TimeQuest Timing Analyzer report for DE0_Top
Thu Mar 21 16:14:51 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'CLOCK_50'
 29. Fast Model Setup: 'arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15'
 30. Fast Model Hold: 'CLOCK_50'
 31. Fast Model Hold: 'arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15'
 32. Fast Model Minimum Pulse Width: 'CLOCK_50'
 33. Fast Model Minimum Pulse Width: 'arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE0_Top                                                            ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C20F484C7                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                         ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; Clock Name                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                    ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 } ;
; CLOCK_50                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                               ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+


+------------------------------------------------+
; Slow Model Fmax Summary                        ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 85.8 MHz ; 85.8 MHz        ; CLOCK_50   ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+----------------------------------------+---------+---------------+
; Clock                                  ; Slack   ; End Point TNS ;
+----------------------------------------+---------+---------------+
; CLOCK_50                               ; -10.655 ; -1595.789     ;
; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; -3.298  ; -3.298        ;
+----------------------------------------+---------+---------------+


+-----------------------------------------------------------------+
; Slow Model Hold Summary                                         ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -1.758 ; -32.489       ;
; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; 2.735  ; 0.000         ;
+----------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -2.064 ; -1164.431     ;
; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; 0.500  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                  ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                               ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.655 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 11.586     ;
; -10.655 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 11.586     ;
; -10.655 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 11.586     ;
; -10.655 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.107     ; 11.586     ;
; -10.261 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.113     ; 11.186     ;
; -10.261 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.113     ; 11.186     ;
; -10.261 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.113     ; 11.186     ;
; -10.261 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.113     ; 11.186     ;
; -10.232 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 11.175     ;
; -10.232 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 11.175     ;
; -10.232 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 11.175     ;
; -10.232 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 11.175     ;
; -10.177 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 11.125     ;
; -10.177 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 11.125     ;
; -10.177 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 11.125     ;
; -10.177 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 11.125     ;
; -10.113 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 11.056     ;
; -10.113 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 11.056     ;
; -10.113 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 11.056     ;
; -10.113 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 11.056     ;
; -10.034 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 10.977     ;
; -10.034 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 10.977     ;
; -10.034 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 10.977     ;
; -10.034 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 10.977     ;
; -9.939  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.874     ;
; -9.939  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.874     ;
; -9.939  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.874     ;
; -9.939  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.874     ;
; -9.930  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[21]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.865     ;
; -9.930  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[21]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.865     ;
; -9.930  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[21]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.865     ;
; -9.930  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[21]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.865     ;
; -9.872  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 10.794     ;
; -9.872  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 10.794     ;
; -9.872  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 10.794     ;
; -9.872  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.116     ; 10.794     ;
; -9.859  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[18]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.794     ;
; -9.859  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[18]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.794     ;
; -9.859  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[18]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.794     ;
; -9.859  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[18]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.794     ;
; -9.840  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[25]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.772     ;
; -9.840  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[25]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.772     ;
; -9.840  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[25]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.772     ;
; -9.840  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[25]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.772     ;
; -9.826  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.758     ;
; -9.826  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.758     ;
; -9.826  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.758     ;
; -9.826  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.758     ;
; -9.796  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[26]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.728     ;
; -9.796  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[26]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.728     ;
; -9.796  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[26]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.728     ;
; -9.796  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[26]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.728     ;
; -9.730  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[27]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.665     ;
; -9.730  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[27]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.665     ;
; -9.730  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[27]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.665     ;
; -9.730  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[27]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 10.665     ;
; -9.727  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.675     ;
; -9.727  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.675     ;
; -9.727  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.675     ;
; -9.727  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.675     ;
; -9.692  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.640     ;
; -9.692  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.640     ;
; -9.692  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.640     ;
; -9.692  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.640     ;
; -9.617  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[24]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.549     ;
; -9.617  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[24]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.549     ;
; -9.617  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[24]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.549     ;
; -9.617  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[24]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.106     ; 10.549     ;
; -9.615  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.563     ;
; -9.615  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.563     ;
; -9.615  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.563     ;
; -9.615  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.563     ;
; -9.559  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 10.501     ;
; -9.559  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 10.501     ;
; -9.559  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 10.501     ;
; -9.559  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 10.501     ;
; -9.541  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[15]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 10.484     ;
; -9.541  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[15]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 10.484     ;
; -9.541  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[15]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 10.484     ;
; -9.541  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[15]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 10.484     ;
; -9.532  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.480     ;
; -9.532  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.480     ;
; -9.532  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.480     ;
; -9.532  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 10.480     ;
; -9.478  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 10.394     ;
; -9.478  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 10.394     ;
; -9.478  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 10.394     ;
; -9.478  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.122     ; 10.394     ;
; -9.449  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 10.383     ;
; -9.449  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 10.383     ;
; -9.449  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 10.383     ;
; -9.449  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 10.383     ;
; -9.394  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.099     ; 10.333     ;
; -9.394  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.099     ; 10.333     ;
; -9.394  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.099     ; 10.333     ;
; -9.394  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.099     ; 10.333     ;
; -9.382  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[19]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 10.324     ;
; -9.382  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[19]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 10.324     ;
; -9.382  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[19]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 10.324     ;
; -9.382  ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[19]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 10.324     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15'                                                                                                                ;
+--------+----------------------------------------+------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------+--------------+----------------------------------------+--------------+------------+------------+
; -3.298 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT17 ; arm:arm_1|MAE:MAE1|isr ; CLOCK_50     ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; 0.500        ; -1.407     ; 0.828      ;
+--------+----------------------------------------+------------------------+--------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -1.758 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.865      ; 1.670      ;
; -1.715 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT0                                                                                                  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.861      ; 1.709      ;
; -1.475 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[6]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.860      ; 1.948      ;
; -1.346 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.848      ; 2.065      ;
; -1.258 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.865      ; 1.670      ;
; -1.215 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT0                                                                                                  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.861      ; 1.709      ;
; -1.128 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[5]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.860      ; 2.295      ;
; -1.127 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[15]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.860      ; 2.296      ;
; -1.082 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[25]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.849      ; 2.330      ;
; -1.082 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[24]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.849      ; 2.330      ;
; -1.081 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[12]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.849      ; 2.331      ;
; -1.080 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[26]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.849      ; 2.332      ;
; -0.987 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[16]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.859      ; 2.435      ;
; -0.984 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[17]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.859      ; 2.438      ;
; -0.984 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[9]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.859      ; 2.438      ;
; -0.983 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[11]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.859      ; 2.439      ;
; -0.981 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[22]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.859      ; 2.441      ;
; -0.981 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[19]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.859      ; 2.441      ;
; -0.981 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[13]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.859      ; 2.441      ;
; -0.980 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[10]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.859      ; 2.442      ;
; -0.975 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[6]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.860      ; 1.948      ;
; -0.888 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[31]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.849      ; 2.524      ;
; -0.846 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.848      ; 2.065      ;
; -0.781 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[14]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.859      ; 2.641      ;
; -0.773 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[4]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.851      ; 2.641      ;
; -0.772 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[3]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.851      ; 2.642      ;
; -0.772 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[2]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.851      ; 2.642      ;
; -0.769 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.860      ; 2.654      ;
; -0.769 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[0]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.851      ; 2.645      ;
; -0.646 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.860      ; 2.777      ;
; -0.646 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[8]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.852      ; 2.769      ;
; -0.628 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[5]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.860      ; 2.295      ;
; -0.627 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[15]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.860      ; 2.296      ;
; -0.582 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[25]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.849      ; 2.330      ;
; -0.582 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[24]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.849      ; 2.330      ;
; -0.581 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[12]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.849      ; 2.331      ;
; -0.580 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[26]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.849      ; 2.332      ;
; -0.537 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_re_reg ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.963      ; 2.953      ;
; -0.494 ; arm:arm_1|MAE:MAE1|isr                            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15                                                                                                 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.470      ; 0.762      ;
; -0.494 ; arm:arm_1|MAE:MAE1|isr                            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT16                                                                                                 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.470      ; 0.762      ;
; -0.492 ; arm:arm_1|MAE:MAE1|isr                            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT2                                                                                                  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.470      ; 0.764      ;
; -0.487 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[16]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.859      ; 2.435      ;
; -0.484 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[17]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.859      ; 2.438      ;
; -0.484 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[9]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.859      ; 2.438      ;
; -0.483 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[11]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.859      ; 2.439      ;
; -0.481 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[22]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.859      ; 2.441      ;
; -0.481 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[19]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.859      ; 2.441      ;
; -0.481 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[13]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.859      ; 2.441      ;
; -0.480 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[10]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.859      ; 2.442      ;
; -0.446 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.860      ; 2.977      ;
; -0.409 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[7]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.852      ; 3.006      ;
; -0.408 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[1]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.852      ; 3.007      ;
; -0.407 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[21]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.852      ; 3.008      ;
; -0.407 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.852      ; 3.008      ;
; -0.406 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[27]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.852      ; 3.009      ;
; -0.406 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[18]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 2.852      ; 3.009      ;
; -0.388 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[31]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.849      ; 2.524      ;
; -0.281 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[14]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.859      ; 2.641      ;
; -0.273 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[4]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.851      ; 2.641      ;
; -0.272 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[3]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.851      ; 2.642      ;
; -0.272 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[2]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.851      ; 2.642      ;
; -0.269 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.860      ; 2.654      ;
; -0.269 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[0]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.851      ; 2.645      ;
; -0.146 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.860      ; 2.777      ;
; -0.146 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[8]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.852      ; 2.769      ;
; -0.037 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_re_reg ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.963      ; 2.953      ;
; -0.016 ; arm:arm_1|MAE:MAE1|isr                            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT3                                                                                                  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.470      ; 1.240      ;
; -0.016 ; arm:arm_1|MAE:MAE1|isr                            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT4                                                                                                  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.470      ; 1.240      ;
; 0.054  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.860      ; 2.977      ;
; 0.091  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[7]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.852      ; 3.006      ;
; 0.092  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[1]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.852      ; 3.007      ;
; 0.093  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[21]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.852      ; 3.008      ;
; 0.093  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.852      ; 3.008      ;
; 0.094  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[27]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.852      ; 3.009      ;
; 0.094  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[18]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 2.852      ; 3.009      ;
; 0.621  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[14]   ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[14]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.622  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[23]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[11] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[11]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[6]  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[6]                                                                                         ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.625  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[5]  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[5]                                                                                         ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.626  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[25] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[25]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.626  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[20]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.626  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[7]  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[7]                                                                                         ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.628  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[22] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[22]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.630  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[12] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[12]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.631  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT10            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT13                                                                                                 ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.731  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[15] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[15]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 1.017      ;
; 0.735  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[19] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[19]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 1.021      ;
; 0.737  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[21] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[21]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 1.023      ;
; 0.737  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[16] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[16]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 1.023      ;
; 0.737  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[14] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[14]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 1.023      ;
; 0.737  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[1]  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[1]                                                                                         ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 1.023      ;
; 0.739  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[26] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[26]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 1.025      ;
; 0.743  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[24] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[24]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 1.029      ;
; 0.770  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[21]   ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[21]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 1.056      ;
; 0.771  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[20]   ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 1.057      ;
; 0.771  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[7]    ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[7]                                                                                       ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 1.057      ;
; 0.774  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[18]   ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[18]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 1.060      ;
; 0.797  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[17] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[17]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 1.083      ;
; 0.816  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT6             ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT10                                                                                                 ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 1.102      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15'                                                                                                                ;
+-------+----------------------------------------+------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------+--------------+----------------------------------------+--------------+------------+------------+
; 2.735 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT17 ; arm:arm_1|MAE:MAE1|isr ; CLOCK_50     ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; -0.500       ; -1.407     ; 0.828      ;
+-------+----------------------------------------+------------------------+--------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_re_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_re_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a12~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15'                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Fall       ; arm:arm_1|MAE:MAE1|isr                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Fall       ; arm:arm_1|MAE:MAE1|isr                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Rise       ; arm_1|MAE1|ETAT_PRESENT.ETAT15|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Rise       ; arm_1|MAE1|ETAT_PRESENT.ETAT15|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Fall       ; arm_1|MAE1|Selector10~0|combout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Fall       ; arm_1|MAE1|Selector10~0|combout       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Rise       ; arm_1|MAE1|Selector10~0|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Rise       ; arm_1|MAE1|Selector10~0|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Fall       ; arm_1|MAE1|isr|datab                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Fall       ; arm_1|MAE1|isr|datab                  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 1.053  ; 1.053  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 1.053  ; 1.053  ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -1.299 ; -1.299 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; -1.427 ; -1.427 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 1.631  ; 1.631  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -0.804 ; -0.804 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 1.485  ; 1.485  ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; 1.631  ; 1.631  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 10.006 ; 10.006 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 9.428  ; 9.428  ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 9.169  ; 9.169  ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 9.468  ; 9.468  ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 9.347  ; 9.347  ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 9.306  ; 9.306  ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 9.072  ; 9.072  ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 10.006 ; 10.006 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 9.174  ; 9.174  ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 8.937  ; 8.937  ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 8.933  ; 8.933  ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 8.898  ; 8.898  ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 9.169  ; 9.169  ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 8.893  ; 8.893  ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 9.174  ; 9.174  ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 8.906  ; 8.906  ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 9.612  ; 9.612  ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 9.141  ; 9.141  ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 9.612  ; 9.612  ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 9.436  ; 9.436  ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 9.256  ; 9.256  ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 9.142  ; 9.142  ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 9.579  ; 9.579  ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 9.239  ; 9.239  ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 9.308  ; 9.308  ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 9.032  ; 9.032  ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 8.777  ; 8.777  ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 9.087  ; 9.087  ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 9.308  ; 9.308  ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 9.200  ; 9.200  ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 8.906  ; 8.906  ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 9.234  ; 9.234  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 8.283 ; 8.283 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 8.591 ; 8.591 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 8.338 ; 8.338 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 8.632 ; 8.632 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 8.522 ; 8.522 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 8.484 ; 8.484 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 8.283 ; 8.283 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 9.171 ; 9.171 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 8.408 ; 8.408 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 8.447 ; 8.447 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 8.446 ; 8.446 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 8.413 ; 8.413 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 8.685 ; 8.685 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 8.408 ; 8.408 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 8.684 ; 8.684 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 8.420 ; 8.420 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 8.460 ; 8.460 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 8.460 ; 8.460 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 8.927 ; 8.927 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 8.768 ; 8.768 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 8.575 ; 8.575 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 8.471 ; 8.471 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 8.906 ; 8.906 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 8.556 ; 8.556 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 8.160 ; 8.160 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 8.453 ; 8.453 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 8.160 ; 8.160 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 8.482 ; 8.482 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 8.691 ; 8.691 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 8.580 ; 8.580 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 8.299 ; 8.299 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 8.625 ; 8.625 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LEDG[0]     ;        ; 5.229  ; 5.229  ;        ;
; KEY[1]     ; LEDG[1]     ;        ; 4.635  ; 4.635  ;        ;
; KEY[2]     ; LEDG[2]     ;        ; 5.116  ; 5.116  ;        ;
; SW[0]      ; HEX0[0]     ;        ; 10.754 ; 10.754 ;        ;
; SW[0]      ; HEX0[1]     ; 11.435 ;        ;        ; 11.435 ;
; SW[0]      ; HEX0[2]     ; 10.934 ;        ;        ; 10.934 ;
; SW[0]      ; HEX0[3]     ; 11.450 ;        ;        ; 11.450 ;
; SW[0]      ; HEX0[4]     ;        ; 11.084 ; 11.084 ;        ;
; SW[0]      ; HEX0[5]     ;        ; 10.494 ; 10.494 ;        ;
; SW[0]      ; HEX0[6]     ;        ; 10.582 ; 10.582 ;        ;
; SW[0]      ; HEX1[0]     ;        ; 10.376 ; 10.376 ;        ;
; SW[0]      ; HEX1[1]     ; 10.326 ;        ;        ; 10.326 ;
; SW[0]      ; HEX1[2]     ; 10.305 ;        ;        ; 10.305 ;
; SW[0]      ; HEX1[3]     ; 10.571 ;        ;        ; 10.571 ;
; SW[0]      ; HEX1[4]     ;        ; 10.337 ; 10.337 ;        ;
; SW[0]      ; HEX1[5]     ;        ; 10.613 ; 10.613 ;        ;
; SW[0]      ; HEX1[6]     ;        ; 10.310 ; 10.310 ;        ;
; SW[0]      ; HEX2[0]     ;        ; 9.856  ; 9.856  ;        ;
; SW[0]      ; HEX2[1]     ; 10.301 ;        ;        ; 10.301 ;
; SW[0]      ; HEX2[2]     ; 10.254 ;        ;        ; 10.254 ;
; SW[0]      ; HEX2[3]     ; 9.947  ;        ;        ; 9.947  ;
; SW[0]      ; HEX2[4]     ;        ; 9.864  ; 9.864  ;        ;
; SW[0]      ; HEX2[5]     ;        ; 10.183 ; 10.183 ;        ;
; SW[0]      ; HEX2[6]     ;        ; 9.929  ; 9.929  ;        ;
; SW[0]      ; HEX3[0]     ;        ; 10.795 ; 10.795 ;        ;
; SW[0]      ; HEX3[1]     ; 10.571 ;        ;        ; 10.571 ;
; SW[0]      ; HEX3[2]     ; 10.914 ;        ;        ; 10.914 ;
; SW[0]      ; HEX3[3]     ; 11.013 ;        ;        ; 11.013 ;
; SW[0]      ; HEX3[4]     ;        ; 10.795 ; 10.795 ;        ;
; SW[0]      ; HEX3[5]     ;        ; 10.512 ; 10.512 ;        ;
; SW[0]      ; HEX3[6]     ;        ; 10.940 ; 10.940 ;        ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LEDG[0]     ;        ; 5.229  ; 5.229  ;        ;
; KEY[1]     ; LEDG[1]     ;        ; 4.635  ; 4.635  ;        ;
; KEY[2]     ; LEDG[2]     ;        ; 5.116  ; 5.116  ;        ;
; SW[0]      ; HEX0[0]     ;        ; 10.754 ; 10.754 ;        ;
; SW[0]      ; HEX0[1]     ; 11.435 ;        ;        ; 11.435 ;
; SW[0]      ; HEX0[2]     ; 10.934 ;        ;        ; 10.934 ;
; SW[0]      ; HEX0[3]     ; 11.450 ;        ;        ; 11.450 ;
; SW[0]      ; HEX0[4]     ;        ; 11.084 ; 11.084 ;        ;
; SW[0]      ; HEX0[5]     ;        ; 10.494 ; 10.494 ;        ;
; SW[0]      ; HEX0[6]     ;        ; 10.582 ; 10.582 ;        ;
; SW[0]      ; HEX1[0]     ;        ; 10.376 ; 10.376 ;        ;
; SW[0]      ; HEX1[1]     ; 10.326 ;        ;        ; 10.326 ;
; SW[0]      ; HEX1[2]     ; 10.305 ;        ;        ; 10.305 ;
; SW[0]      ; HEX1[3]     ; 10.571 ;        ;        ; 10.571 ;
; SW[0]      ; HEX1[4]     ;        ; 10.337 ; 10.337 ;        ;
; SW[0]      ; HEX1[5]     ;        ; 10.613 ; 10.613 ;        ;
; SW[0]      ; HEX1[6]     ;        ; 10.310 ; 10.310 ;        ;
; SW[0]      ; HEX2[0]     ;        ; 9.856  ; 9.856  ;        ;
; SW[0]      ; HEX2[1]     ; 10.301 ;        ;        ; 10.301 ;
; SW[0]      ; HEX2[2]     ; 10.254 ;        ;        ; 10.254 ;
; SW[0]      ; HEX2[3]     ; 9.947  ;        ;        ; 9.947  ;
; SW[0]      ; HEX2[4]     ;        ; 9.864  ; 9.864  ;        ;
; SW[0]      ; HEX2[5]     ;        ; 10.183 ; 10.183 ;        ;
; SW[0]      ; HEX2[6]     ;        ; 9.929  ; 9.929  ;        ;
; SW[0]      ; HEX3[0]     ;        ; 10.795 ; 10.795 ;        ;
; SW[0]      ; HEX3[1]     ; 10.571 ;        ;        ; 10.571 ;
; SW[0]      ; HEX3[2]     ; 10.914 ;        ;        ; 10.914 ;
; SW[0]      ; HEX3[3]     ; 11.013 ;        ;        ; 11.013 ;
; SW[0]      ; HEX3[4]     ;        ; 10.795 ; 10.795 ;        ;
; SW[0]      ; HEX3[5]     ;        ; 10.512 ; 10.512 ;        ;
; SW[0]      ; HEX3[6]     ;        ; 10.940 ; 10.940 ;        ;
+------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------------+
; Fast Model Setup Summary                                        ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -4.169 ; -609.933      ;
; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; -1.279 ; -1.279        ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast Model Hold Summary                                         ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -1.452 ; -40.708       ;
; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; 1.736  ; 0.000         ;
+----------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -1.627 ; -925.118      ;
; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; 0.500  ; 0.000         ;
+----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.169 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 5.136      ;
; -4.169 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 5.136      ;
; -4.169 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 5.136      ;
; -4.169 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 5.136      ;
; -4.085 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 5.047      ;
; -4.085 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 5.047      ;
; -4.085 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 5.047      ;
; -4.085 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 5.047      ;
; -4.030 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 5.005      ;
; -4.030 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 5.005      ;
; -4.030 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 5.005      ;
; -4.030 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 5.005      ;
; -3.985 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.960      ;
; -3.985 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.960      ;
; -3.985 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.960      ;
; -3.985 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.960      ;
; -3.949 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.924      ;
; -3.949 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.924      ;
; -3.949 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.924      ;
; -3.949 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 4.924      ;
; -3.929 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 4.908      ;
; -3.929 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 4.908      ;
; -3.929 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 4.908      ;
; -3.929 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 4.908      ;
; -3.927 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.888      ;
; -3.927 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.888      ;
; -3.927 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.888      ;
; -3.927 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.888      ;
; -3.887 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.855      ;
; -3.887 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.855      ;
; -3.887 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.855      ;
; -3.887 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[31]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.855      ;
; -3.843 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.799      ;
; -3.843 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.799      ;
; -3.843 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.799      ;
; -3.843 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.799      ;
; -3.841 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[21]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.811      ;
; -3.841 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[21]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.811      ;
; -3.841 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[21]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.811      ;
; -3.841 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[21]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.811      ;
; -3.822 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.802      ;
; -3.822 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.802      ;
; -3.822 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.802      ;
; -3.822 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.802      ;
; -3.820 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[25]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.788      ;
; -3.820 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[25]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.788      ;
; -3.820 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[25]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.788      ;
; -3.820 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[25]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.788      ;
; -3.817 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[26]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.785      ;
; -3.817 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[26]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.785      ;
; -3.817 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[26]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.785      ;
; -3.817 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[26]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.785      ;
; -3.813 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.783      ;
; -3.813 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.783      ;
; -3.813 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.783      ;
; -3.813 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.783      ;
; -3.804 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[27]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.774      ;
; -3.804 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[27]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.774      ;
; -3.804 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[27]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.774      ;
; -3.804 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[27]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.774      ;
; -3.794 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.774      ;
; -3.794 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.774      ;
; -3.794 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.774      ;
; -3.794 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.774      ;
; -3.791 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[18]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.761      ;
; -3.791 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[18]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.761      ;
; -3.791 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[18]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.761      ;
; -3.791 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[18]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.761      ;
; -3.788 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.757      ;
; -3.788 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.757      ;
; -3.788 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.757      ;
; -3.788 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.757      ;
; -3.761 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.741      ;
; -3.761 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.741      ;
; -3.761 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.741      ;
; -3.761 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.741      ;
; -3.743 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.712      ;
; -3.743 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.712      ;
; -3.743 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.712      ;
; -3.743 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.712      ;
; -3.737 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[24]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.705      ;
; -3.737 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[24]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.705      ;
; -3.737 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[24]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.705      ;
; -3.737 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[24]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.705      ;
; -3.721 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.701      ;
; -3.721 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.701      ;
; -3.721 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.701      ;
; -3.721 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|REG32:RegALU0|data[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.701      ;
; -3.707 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.676      ;
; -3.707 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.676      ;
; -3.707 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.676      ;
; -3.707 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.676      ;
; -3.693 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.667      ;
; -3.693 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.667      ;
; -3.693 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.667      ;
; -3.693 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_1|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[22]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 4.667      ;
; -3.687 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg0 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.660      ;
; -3.687 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg1 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.660      ;
; -3.687 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg2 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.660      ;
; -3.687 ; arm:arm_1|DataPath:DataPath1|register_bank:BancReg|altsyncram:Banc_rtl_0|altsyncram_qtl1:auto_generated|ram_block1a0~portb_address_reg3 ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.660      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15'                                                                                                                ;
+--------+----------------------------------------+------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------+--------------+----------------------------------------+--------------+------------+------------+
; -1.279 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT17 ; arm:arm_1|MAE:MAE1|isr ; CLOCK_50     ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; 0.500        ; -0.878     ; 0.358      ;
+--------+----------------------------------------+------------------------+--------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -1.452 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.833      ; 0.674      ;
; -1.431 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT0                                                                                                  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.832      ; 0.694      ;
; -1.271 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[6]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.829      ; 0.851      ;
; -1.268 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.821      ; 0.846      ;
; -1.175 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[25]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.822      ; 0.940      ;
; -1.174 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[24]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.822      ; 0.941      ;
; -1.174 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[12]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.822      ; 0.941      ;
; -1.173 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[26]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.822      ; 0.942      ;
; -1.154 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[5]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.829      ; 0.968      ;
; -1.153 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[15]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.829      ; 0.969      ;
; -1.108 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[16]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.828      ; 1.013      ;
; -1.108 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[31]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.822      ; 1.007      ;
; -1.106 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[17]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.828      ; 1.015      ;
; -1.106 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[9]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.828      ; 1.015      ;
; -1.104 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[13]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.828      ; 1.017      ;
; -1.104 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[11]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.828      ; 1.017      ;
; -1.103 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[10]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.828      ; 1.018      ;
; -1.102 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[22]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.828      ; 1.019      ;
; -1.102 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[19]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.828      ; 1.019      ;
; -1.030 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[4]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.822      ; 1.085      ;
; -1.030 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[3]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.822      ; 1.085      ;
; -1.029 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[14]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.828      ; 1.092      ;
; -1.028 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[2]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.822      ; 1.087      ;
; -1.027 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[0]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.822      ; 1.088      ;
; -1.021 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.829      ; 1.101      ;
; -0.984 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_re_reg ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.892      ; 1.187      ;
; -0.984 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.829      ; 1.138      ;
; -0.957 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[8]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.824      ; 1.160      ;
; -0.952 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.833      ; 0.674      ;
; -0.931 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT0                                                                                                  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.832      ; 0.694      ;
; -0.910 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.829      ; 1.212      ;
; -0.878 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[7]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.824      ; 1.239      ;
; -0.877 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.824      ; 1.240      ;
; -0.877 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[1]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.824      ; 1.240      ;
; -0.876 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[27]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.824      ; 1.241      ;
; -0.876 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[21]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.824      ; 1.241      ;
; -0.876 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[18]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; 0.000        ; 1.824      ; 1.241      ;
; -0.771 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[6]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.829      ; 0.851      ;
; -0.768 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:CPSR0|data[31]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.821      ; 0.846      ;
; -0.691 ; arm:arm_1|MAE:MAE1|isr                            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT16                                                                                                 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.318      ; 0.279      ;
; -0.686 ; arm:arm_1|MAE:MAE1|isr                            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT2                                                                                                  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.318      ; 0.284      ;
; -0.675 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[25]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.822      ; 0.940      ;
; -0.674 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[24]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.822      ; 0.941      ;
; -0.674 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[12]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.822      ; 0.941      ;
; -0.673 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[26]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.822      ; 0.942      ;
; -0.665 ; arm:arm_1|MAE:MAE1|isr                            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15                                                                                                 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.318      ; 0.305      ;
; -0.654 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[5]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.829      ; 0.968      ;
; -0.653 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[15]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.829      ; 0.969      ;
; -0.608 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[16]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.828      ; 1.013      ;
; -0.608 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[31]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.822      ; 1.007      ;
; -0.606 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[17]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.828      ; 1.015      ;
; -0.606 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[9]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.828      ; 1.015      ;
; -0.604 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[13]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.828      ; 1.017      ;
; -0.604 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[11]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.828      ; 1.017      ;
; -0.603 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[10]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.828      ; 1.018      ;
; -0.602 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[22]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.828      ; 1.019      ;
; -0.602 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[19]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.828      ; 1.019      ;
; -0.530 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[4]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.822      ; 1.085      ;
; -0.530 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[3]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.822      ; 1.085      ;
; -0.529 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[14]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.828      ; 1.092      ;
; -0.528 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[2]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.822      ; 1.087      ;
; -0.527 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[0]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.822      ; 1.088      ;
; -0.521 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[28]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.829      ; 1.101      ;
; -0.519 ; arm:arm_1|MAE:MAE1|isr                            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT3                                                                                                  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.318      ; 0.451      ;
; -0.519 ; arm:arm_1|MAE:MAE1|isr                            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT4                                                                                                  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.318      ; 0.451      ;
; -0.484 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_re_reg ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.892      ; 1.187      ;
; -0.484 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[30]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.829      ; 1.138      ;
; -0.457 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[8]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.824      ; 1.160      ;
; -0.410 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[29]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.829      ; 1.212      ;
; -0.378 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[7]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.824      ; 1.239      ;
; -0.377 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.824      ; 1.240      ;
; -0.377 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[1]                                                                                       ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.824      ; 1.240      ;
; -0.376 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[27]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.824      ; 1.241      ;
; -0.376 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[21]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.824      ; 1.241      ;
; -0.376 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[18]                                                                                      ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50    ; -0.500       ; 1.824      ; 1.241      ;
; 0.227  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT17            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[22]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.436      ; 0.815      ;
; 0.227  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT17            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[19]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.436      ; 0.815      ;
; 0.227  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT17            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[17]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.436      ; 0.815      ;
; 0.227  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT17            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[16]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.436      ; 0.815      ;
; 0.227  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT17            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[14]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.436      ; 0.815      ;
; 0.227  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT17            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[13]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.436      ; 0.815      ;
; 0.227  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT17            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[11]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.436      ; 0.815      ;
; 0.227  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT17            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[10]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.436      ; 0.815      ;
; 0.227  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT17            ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[9]                                                                                       ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.436      ; 0.815      ;
; 0.240  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[23] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[23]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[11] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[11]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[6]  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[6]                                                                                         ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[22] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[22]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[14]   ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[14]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[5]  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[5]                                                                                         ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[20]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[7]  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[7]                                                                                         ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[12] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[12]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT10            ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT13                                                                                                 ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[25] ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[25]                                                                                        ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.291  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[21]   ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[21]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.443      ;
; 0.292  ; arm:arm_1|DataPath:DataPath1|VIC:VIC0|IRQ0_n      ; arm:arm_1|DataPath:DataPath1|VIC:VIC0|IRQ0_n_1                                                                                         ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.143      ; 0.587      ;
; 0.292  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[20]   ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[20]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.444      ;
; 0.293  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[7]    ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[7]                                                                                       ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.445      ;
; 0.296  ; arm:arm_1|DataPath:DataPath1|RegLd:LR0|data[18]   ; arm:arm_1|DataPath:DataPath1|RegLd:RegPC|data[18]                                                                                      ; CLOCK_50                               ; CLOCK_50    ; 0.000        ; 0.000      ; 0.448      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15'                                                                                                                ;
+-------+----------------------------------------+------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------+--------------+----------------------------------------+--------------+------------+------------+
; 1.736 ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT17 ; arm:arm_1|MAE:MAE1|isr ; CLOCK_50     ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; -0.500       ; -0.878     ; 0.358      ;
+-------+----------------------------------------+------------------------+--------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; arm:arm_1|DataPath:DataPath1|RAM64x32:Memoire|altsyncram:altsyncram_component|altsyncram_8bt1:auto_generated|ram_block1a12~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15'                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Fall       ; arm:arm_1|MAE:MAE1|isr                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Fall       ; arm:arm_1|MAE:MAE1|isr                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Rise       ; arm_1|MAE1|ETAT_PRESENT.ETAT15|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Rise       ; arm_1|MAE1|ETAT_PRESENT.ETAT15|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Fall       ; arm_1|MAE1|Selector10~0|combout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Fall       ; arm_1|MAE1|Selector10~0|combout       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Rise       ; arm_1|MAE1|Selector10~0|datad         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Rise       ; arm_1|MAE1|Selector10~0|datad         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Fall       ; arm_1|MAE1|isr|datab                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; Fall       ; arm_1|MAE1|isr|datab                  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -0.096 ; -0.096 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -0.096 ; -0.096 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -0.886 ; -0.886 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; -1.037 ; -1.037 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 1.138 ; 1.138 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 0.218 ; 0.218 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 0.972 ; 0.972 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; 1.138 ; 1.138 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 5.030 ; 5.030 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 4.810 ; 4.810 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 4.680 ; 4.680 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 4.855 ; 4.855 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 4.798 ; 4.798 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 4.788 ; 4.788 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 4.683 ; 4.683 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 5.030 ; 5.030 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 4.718 ; 4.718 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 4.643 ; 4.643 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 4.640 ; 4.640 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 4.616 ; 4.616 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 4.718 ; 4.718 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 4.610 ; 4.610 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 4.714 ; 4.714 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 4.618 ; 4.618 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 4.809 ; 4.809 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 4.614 ; 4.614 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 4.809 ; 4.809 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 4.711 ; 4.711 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 4.667 ; 4.667 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 4.613 ; 4.613 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 4.776 ; 4.776 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 4.649 ; 4.649 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 4.809 ; 4.809 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 4.674 ; 4.674 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 4.552 ; 4.552 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 4.685 ; 4.685 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 4.809 ; 4.809 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 4.738 ; 4.738 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 4.613 ; 4.613 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 4.754 ; 4.754 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 4.372 ; 4.372 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 4.491 ; 4.491 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 4.372 ; 4.372 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 4.535 ; 4.535 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 4.492 ; 4.492 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 4.486 ; 4.486 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 4.383 ; 4.383 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 4.717 ; 4.717 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 4.419 ; 4.419 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 4.456 ; 4.456 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 4.454 ; 4.454 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 4.423 ; 4.423 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 4.526 ; 4.526 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 4.419 ; 4.419 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 4.527 ; 4.527 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 4.433 ; 4.433 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 4.374 ; 4.374 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 4.374 ; 4.374 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 4.562 ; 4.562 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 4.480 ; 4.480 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 4.425 ; 4.425 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 4.379 ; 4.379 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 4.542 ; 4.542 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 4.404 ; 4.404 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 4.332 ; 4.332 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 4.458 ; 4.458 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 4.332 ; 4.332 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 4.477 ; 4.477 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 4.589 ; 4.589 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 4.516 ; 4.516 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 4.406 ; 4.406 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 4.548 ; 4.548 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[0]     ; LEDG[0]     ;       ; 2.696 ; 2.696 ;       ;
; KEY[1]     ; LEDG[1]     ;       ; 2.395 ; 2.395 ;       ;
; KEY[2]     ; LEDG[2]     ;       ; 2.631 ; 2.631 ;       ;
; SW[0]      ; HEX0[0]     ;       ; 5.673 ; 5.673 ;       ;
; SW[0]      ; HEX0[1]     ; 5.865 ;       ;       ; 5.865 ;
; SW[0]      ; HEX0[2]     ; 5.743 ;       ;       ; 5.743 ;
; SW[0]      ; HEX0[3]     ; 5.918 ;       ;       ; 5.918 ;
; SW[0]      ; HEX0[4]     ;       ; 5.785 ; 5.785 ;       ;
; SW[0]      ; HEX0[5]     ;       ; 5.586 ; 5.586 ;       ;
; SW[0]      ; HEX0[6]     ;       ; 5.591 ; 5.591 ;       ;
; SW[0]      ; HEX1[0]     ;       ; 5.513 ; 5.513 ;       ;
; SW[0]      ; HEX1[1]     ; 5.506 ;       ;       ; 5.506 ;
; SW[0]      ; HEX1[2]     ; 5.486 ;       ;       ; 5.486 ;
; SW[0]      ; HEX1[3]     ; 5.583 ;       ;       ; 5.583 ;
; SW[0]      ; HEX1[4]     ;       ; 5.475 ; 5.475 ;       ;
; SW[0]      ; HEX1[5]     ;       ; 5.579 ; 5.579 ;       ;
; SW[0]      ; HEX1[6]     ;       ; 5.494 ; 5.494 ;       ;
; SW[0]      ; HEX2[0]     ;       ; 5.241 ; 5.241 ;       ;
; SW[0]      ; HEX2[1]     ; 5.379 ;       ;       ; 5.379 ;
; SW[0]      ; HEX2[2]     ; 5.346 ;       ;       ; 5.346 ;
; SW[0]      ; HEX2[3]     ; 5.239 ;       ;       ; 5.239 ;
; SW[0]      ; HEX2[4]     ;       ; 5.245 ; 5.245 ;       ;
; SW[0]      ; HEX2[5]     ;       ; 5.332 ; 5.332 ;       ;
; SW[0]      ; HEX2[6]     ;       ; 5.222 ; 5.222 ;       ;
; SW[0]      ; HEX3[0]     ;       ; 5.701 ; 5.701 ;       ;
; SW[0]      ; HEX3[1]     ; 5.566 ;       ;       ; 5.566 ;
; SW[0]      ; HEX3[2]     ; 5.716 ;       ;       ; 5.716 ;
; SW[0]      ; HEX3[3]     ; 5.780 ;       ;       ; 5.780 ;
; SW[0]      ; HEX3[4]     ;       ; 5.680 ; 5.680 ;       ;
; SW[0]      ; HEX3[5]     ;       ; 5.566 ; 5.566 ;       ;
; SW[0]      ; HEX3[6]     ;       ; 5.732 ; 5.732 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[0]     ; LEDG[0]     ;       ; 2.696 ; 2.696 ;       ;
; KEY[1]     ; LEDG[1]     ;       ; 2.395 ; 2.395 ;       ;
; KEY[2]     ; LEDG[2]     ;       ; 2.631 ; 2.631 ;       ;
; SW[0]      ; HEX0[0]     ;       ; 5.673 ; 5.673 ;       ;
; SW[0]      ; HEX0[1]     ; 5.865 ;       ;       ; 5.865 ;
; SW[0]      ; HEX0[2]     ; 5.743 ;       ;       ; 5.743 ;
; SW[0]      ; HEX0[3]     ; 5.918 ;       ;       ; 5.918 ;
; SW[0]      ; HEX0[4]     ;       ; 5.785 ; 5.785 ;       ;
; SW[0]      ; HEX0[5]     ;       ; 5.586 ; 5.586 ;       ;
; SW[0]      ; HEX0[6]     ;       ; 5.591 ; 5.591 ;       ;
; SW[0]      ; HEX1[0]     ;       ; 5.513 ; 5.513 ;       ;
; SW[0]      ; HEX1[1]     ; 5.506 ;       ;       ; 5.506 ;
; SW[0]      ; HEX1[2]     ; 5.486 ;       ;       ; 5.486 ;
; SW[0]      ; HEX1[3]     ; 5.583 ;       ;       ; 5.583 ;
; SW[0]      ; HEX1[4]     ;       ; 5.475 ; 5.475 ;       ;
; SW[0]      ; HEX1[5]     ;       ; 5.579 ; 5.579 ;       ;
; SW[0]      ; HEX1[6]     ;       ; 5.494 ; 5.494 ;       ;
; SW[0]      ; HEX2[0]     ;       ; 5.241 ; 5.241 ;       ;
; SW[0]      ; HEX2[1]     ; 5.379 ;       ;       ; 5.379 ;
; SW[0]      ; HEX2[2]     ; 5.346 ;       ;       ; 5.346 ;
; SW[0]      ; HEX2[3]     ; 5.239 ;       ;       ; 5.239 ;
; SW[0]      ; HEX2[4]     ;       ; 5.245 ; 5.245 ;       ;
; SW[0]      ; HEX2[5]     ;       ; 5.332 ; 5.332 ;       ;
; SW[0]      ; HEX2[6]     ;       ; 5.222 ; 5.222 ;       ;
; SW[0]      ; HEX3[0]     ;       ; 5.701 ; 5.701 ;       ;
; SW[0]      ; HEX3[1]     ; 5.566 ;       ;       ; 5.566 ;
; SW[0]      ; HEX3[2]     ; 5.716 ;       ;       ; 5.716 ;
; SW[0]      ; HEX3[3]     ; 5.780 ;       ;       ; 5.780 ;
; SW[0]      ; HEX3[4]     ;       ; 5.680 ; 5.680 ;       ;
; SW[0]      ; HEX3[5]     ;       ; 5.566 ; 5.566 ;       ;
; SW[0]      ; HEX3[6]     ;       ; 5.732 ; 5.732 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+-----------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                   ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                        ; -10.655   ; -1.758  ; N/A      ; N/A     ; -2.064              ;
;  CLOCK_50                               ; -10.655   ; -1.758  ; N/A      ; N/A     ; -2.064              ;
;  arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; -3.298    ; 1.736   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                         ; -1599.087 ; -40.708 ; 0.0      ; 0.0     ; -1164.431           ;
;  CLOCK_50                               ; -1595.789 ; -40.708 ; N/A      ; N/A     ; -1164.431           ;
;  arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; -3.298    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 1.053  ; 1.053  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 1.053  ; 1.053  ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; -0.886 ; -0.886 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; -1.037 ; -1.037 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 1.631 ; 1.631 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 0.218 ; 0.218 ; Rise       ; CLOCK_50        ;
;  KEY[1]   ; CLOCK_50   ; 1.485 ; 1.485 ; Rise       ; CLOCK_50        ;
;  KEY[2]   ; CLOCK_50   ; 1.631 ; 1.631 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 10.006 ; 10.006 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 9.428  ; 9.428  ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 9.169  ; 9.169  ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 9.468  ; 9.468  ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 9.347  ; 9.347  ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 9.306  ; 9.306  ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 9.072  ; 9.072  ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 10.006 ; 10.006 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 9.174  ; 9.174  ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 8.937  ; 8.937  ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 8.933  ; 8.933  ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 8.898  ; 8.898  ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 9.169  ; 9.169  ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 8.893  ; 8.893  ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 9.174  ; 9.174  ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 8.906  ; 8.906  ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 9.612  ; 9.612  ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 9.141  ; 9.141  ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 9.612  ; 9.612  ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 9.436  ; 9.436  ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 9.256  ; 9.256  ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 9.142  ; 9.142  ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 9.579  ; 9.579  ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 9.239  ; 9.239  ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 9.308  ; 9.308  ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 9.032  ; 9.032  ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 8.777  ; 8.777  ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 9.087  ; 9.087  ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 9.308  ; 9.308  ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 9.200  ; 9.200  ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 8.906  ; 8.906  ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 9.234  ; 9.234  ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; CLOCK_50   ; 4.372 ; 4.372 ; Rise       ; CLOCK_50        ;
;  HEX0[0]  ; CLOCK_50   ; 4.491 ; 4.491 ; Rise       ; CLOCK_50        ;
;  HEX0[1]  ; CLOCK_50   ; 4.372 ; 4.372 ; Rise       ; CLOCK_50        ;
;  HEX0[2]  ; CLOCK_50   ; 4.535 ; 4.535 ; Rise       ; CLOCK_50        ;
;  HEX0[3]  ; CLOCK_50   ; 4.492 ; 4.492 ; Rise       ; CLOCK_50        ;
;  HEX0[4]  ; CLOCK_50   ; 4.486 ; 4.486 ; Rise       ; CLOCK_50        ;
;  HEX0[5]  ; CLOCK_50   ; 4.383 ; 4.383 ; Rise       ; CLOCK_50        ;
;  HEX0[6]  ; CLOCK_50   ; 4.717 ; 4.717 ; Rise       ; CLOCK_50        ;
; HEX1[*]   ; CLOCK_50   ; 4.419 ; 4.419 ; Rise       ; CLOCK_50        ;
;  HEX1[0]  ; CLOCK_50   ; 4.456 ; 4.456 ; Rise       ; CLOCK_50        ;
;  HEX1[1]  ; CLOCK_50   ; 4.454 ; 4.454 ; Rise       ; CLOCK_50        ;
;  HEX1[2]  ; CLOCK_50   ; 4.423 ; 4.423 ; Rise       ; CLOCK_50        ;
;  HEX1[3]  ; CLOCK_50   ; 4.526 ; 4.526 ; Rise       ; CLOCK_50        ;
;  HEX1[4]  ; CLOCK_50   ; 4.419 ; 4.419 ; Rise       ; CLOCK_50        ;
;  HEX1[5]  ; CLOCK_50   ; 4.527 ; 4.527 ; Rise       ; CLOCK_50        ;
;  HEX1[6]  ; CLOCK_50   ; 4.433 ; 4.433 ; Rise       ; CLOCK_50        ;
; HEX2[*]   ; CLOCK_50   ; 4.374 ; 4.374 ; Rise       ; CLOCK_50        ;
;  HEX2[0]  ; CLOCK_50   ; 4.374 ; 4.374 ; Rise       ; CLOCK_50        ;
;  HEX2[1]  ; CLOCK_50   ; 4.562 ; 4.562 ; Rise       ; CLOCK_50        ;
;  HEX2[2]  ; CLOCK_50   ; 4.480 ; 4.480 ; Rise       ; CLOCK_50        ;
;  HEX2[3]  ; CLOCK_50   ; 4.425 ; 4.425 ; Rise       ; CLOCK_50        ;
;  HEX2[4]  ; CLOCK_50   ; 4.379 ; 4.379 ; Rise       ; CLOCK_50        ;
;  HEX2[5]  ; CLOCK_50   ; 4.542 ; 4.542 ; Rise       ; CLOCK_50        ;
;  HEX2[6]  ; CLOCK_50   ; 4.404 ; 4.404 ; Rise       ; CLOCK_50        ;
; HEX3[*]   ; CLOCK_50   ; 4.332 ; 4.332 ; Rise       ; CLOCK_50        ;
;  HEX3[0]  ; CLOCK_50   ; 4.458 ; 4.458 ; Rise       ; CLOCK_50        ;
;  HEX3[1]  ; CLOCK_50   ; 4.332 ; 4.332 ; Rise       ; CLOCK_50        ;
;  HEX3[2]  ; CLOCK_50   ; 4.477 ; 4.477 ; Rise       ; CLOCK_50        ;
;  HEX3[3]  ; CLOCK_50   ; 4.589 ; 4.589 ; Rise       ; CLOCK_50        ;
;  HEX3[4]  ; CLOCK_50   ; 4.516 ; 4.516 ; Rise       ; CLOCK_50        ;
;  HEX3[5]  ; CLOCK_50   ; 4.406 ; 4.406 ; Rise       ; CLOCK_50        ;
;  HEX3[6]  ; CLOCK_50   ; 4.548 ; 4.548 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LEDG[0]     ;        ; 5.229  ; 5.229  ;        ;
; KEY[1]     ; LEDG[1]     ;        ; 4.635  ; 4.635  ;        ;
; KEY[2]     ; LEDG[2]     ;        ; 5.116  ; 5.116  ;        ;
; SW[0]      ; HEX0[0]     ;        ; 10.754 ; 10.754 ;        ;
; SW[0]      ; HEX0[1]     ; 11.435 ;        ;        ; 11.435 ;
; SW[0]      ; HEX0[2]     ; 10.934 ;        ;        ; 10.934 ;
; SW[0]      ; HEX0[3]     ; 11.450 ;        ;        ; 11.450 ;
; SW[0]      ; HEX0[4]     ;        ; 11.084 ; 11.084 ;        ;
; SW[0]      ; HEX0[5]     ;        ; 10.494 ; 10.494 ;        ;
; SW[0]      ; HEX0[6]     ;        ; 10.582 ; 10.582 ;        ;
; SW[0]      ; HEX1[0]     ;        ; 10.376 ; 10.376 ;        ;
; SW[0]      ; HEX1[1]     ; 10.326 ;        ;        ; 10.326 ;
; SW[0]      ; HEX1[2]     ; 10.305 ;        ;        ; 10.305 ;
; SW[0]      ; HEX1[3]     ; 10.571 ;        ;        ; 10.571 ;
; SW[0]      ; HEX1[4]     ;        ; 10.337 ; 10.337 ;        ;
; SW[0]      ; HEX1[5]     ;        ; 10.613 ; 10.613 ;        ;
; SW[0]      ; HEX1[6]     ;        ; 10.310 ; 10.310 ;        ;
; SW[0]      ; HEX2[0]     ;        ; 9.856  ; 9.856  ;        ;
; SW[0]      ; HEX2[1]     ; 10.301 ;        ;        ; 10.301 ;
; SW[0]      ; HEX2[2]     ; 10.254 ;        ;        ; 10.254 ;
; SW[0]      ; HEX2[3]     ; 9.947  ;        ;        ; 9.947  ;
; SW[0]      ; HEX2[4]     ;        ; 9.864  ; 9.864  ;        ;
; SW[0]      ; HEX2[5]     ;        ; 10.183 ; 10.183 ;        ;
; SW[0]      ; HEX2[6]     ;        ; 9.929  ; 9.929  ;        ;
; SW[0]      ; HEX3[0]     ;        ; 10.795 ; 10.795 ;        ;
; SW[0]      ; HEX3[1]     ; 10.571 ;        ;        ; 10.571 ;
; SW[0]      ; HEX3[2]     ; 10.914 ;        ;        ; 10.914 ;
; SW[0]      ; HEX3[3]     ; 11.013 ;        ;        ; 11.013 ;
; SW[0]      ; HEX3[4]     ;        ; 10.795 ; 10.795 ;        ;
; SW[0]      ; HEX3[5]     ;        ; 10.512 ; 10.512 ;        ;
; SW[0]      ; HEX3[6]     ;        ; 10.940 ; 10.940 ;        ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; KEY[0]     ; LEDG[0]     ;       ; 2.696 ; 2.696 ;       ;
; KEY[1]     ; LEDG[1]     ;       ; 2.395 ; 2.395 ;       ;
; KEY[2]     ; LEDG[2]     ;       ; 2.631 ; 2.631 ;       ;
; SW[0]      ; HEX0[0]     ;       ; 5.673 ; 5.673 ;       ;
; SW[0]      ; HEX0[1]     ; 5.865 ;       ;       ; 5.865 ;
; SW[0]      ; HEX0[2]     ; 5.743 ;       ;       ; 5.743 ;
; SW[0]      ; HEX0[3]     ; 5.918 ;       ;       ; 5.918 ;
; SW[0]      ; HEX0[4]     ;       ; 5.785 ; 5.785 ;       ;
; SW[0]      ; HEX0[5]     ;       ; 5.586 ; 5.586 ;       ;
; SW[0]      ; HEX0[6]     ;       ; 5.591 ; 5.591 ;       ;
; SW[0]      ; HEX1[0]     ;       ; 5.513 ; 5.513 ;       ;
; SW[0]      ; HEX1[1]     ; 5.506 ;       ;       ; 5.506 ;
; SW[0]      ; HEX1[2]     ; 5.486 ;       ;       ; 5.486 ;
; SW[0]      ; HEX1[3]     ; 5.583 ;       ;       ; 5.583 ;
; SW[0]      ; HEX1[4]     ;       ; 5.475 ; 5.475 ;       ;
; SW[0]      ; HEX1[5]     ;       ; 5.579 ; 5.579 ;       ;
; SW[0]      ; HEX1[6]     ;       ; 5.494 ; 5.494 ;       ;
; SW[0]      ; HEX2[0]     ;       ; 5.241 ; 5.241 ;       ;
; SW[0]      ; HEX2[1]     ; 5.379 ;       ;       ; 5.379 ;
; SW[0]      ; HEX2[2]     ; 5.346 ;       ;       ; 5.346 ;
; SW[0]      ; HEX2[3]     ; 5.239 ;       ;       ; 5.239 ;
; SW[0]      ; HEX2[4]     ;       ; 5.245 ; 5.245 ;       ;
; SW[0]      ; HEX2[5]     ;       ; 5.332 ; 5.332 ;       ;
; SW[0]      ; HEX2[6]     ;       ; 5.222 ; 5.222 ;       ;
; SW[0]      ; HEX3[0]     ;       ; 5.701 ; 5.701 ;       ;
; SW[0]      ; HEX3[1]     ; 5.566 ;       ;       ; 5.566 ;
; SW[0]      ; HEX3[2]     ; 5.716 ;       ;       ; 5.716 ;
; SW[0]      ; HEX3[3]     ; 5.780 ;       ;       ; 5.780 ;
; SW[0]      ; HEX3[4]     ;       ; 5.680 ; 5.680 ;       ;
; SW[0]      ; HEX3[5]     ;       ; 5.566 ; 5.566 ;       ;
; SW[0]      ; HEX3[6]     ;       ; 5.732 ; 5.732 ;       ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; CLOCK_50                               ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; 0        ; 0        ; 1        ; 0        ;
; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50                               ; 72       ; 79       ; 0        ; 0        ;
; CLOCK_50                               ; CLOCK_50                               ; 31482    ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; CLOCK_50                               ; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; 0        ; 0        ; 1        ; 0        ;
; arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 ; CLOCK_50                               ; 72       ; 79       ; 0        ; 0        ;
; CLOCK_50                               ; CLOCK_50                               ; 31482    ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 230   ; 230  ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 143   ; 143  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Mar 21 16:14:47 2019
Info: Command: quartus_sta DE0_Top -c DE0_Top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE0_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.655
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.655     -1595.789 CLOCK_50 
    Info (332119):    -3.298        -3.298 arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 
Info (332146): Worst-case hold slack is -1.758
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.758       -32.489 CLOCK_50 
    Info (332119):     2.735         0.000 arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1164.431 CLOCK_50 
    Info (332119):     0.500         0.000 arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.169
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.169      -609.933 CLOCK_50 
    Info (332119):    -1.279        -1.279 arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 
Info (332146): Worst-case hold slack is -1.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.452       -40.708 CLOCK_50 
    Info (332119):     1.736         0.000 arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -925.118 CLOCK_50 
    Info (332119):     0.500         0.000 arm:arm_1|MAE:MAE1|ETAT_PRESENT.ETAT15 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 525 megabytes
    Info: Processing ended: Thu Mar 21 16:14:51 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


