

================================================================
== Vitis HLS Report for 'yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS'
================================================================
* Date:           Mon Nov 18 23:58:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_max_pool_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2076679|  2076679|  20.767 ms|  20.767 ms|  2076679|  2076679|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_window_max_pool_fu_715  |window_max_pool  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_window_max_pool_fu_716  |window_max_pool  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5  |  2076677|  2076677|         9|          3|          1|  692224|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    961|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|      98|    469|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    477|    -|
|Register         |        -|    -|    1086|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1184|   1939|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+---------------------+---------+----+----+-----+-----+
    |          Instance          |        Module       | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------+---------------------+---------+----+----+-----+-----+
    |mul_4ns_10ns_12_1_1_U9      |mul_4ns_10ns_12_1_1  |        0|   0|   0|   63|    0|
    |mul_9ns_2ns_11_1_1_U5       |mul_9ns_2ns_11_1_1   |        0|   0|   0|   51|    0|
    |mul_9ns_2ns_11_1_1_U6       |mul_9ns_2ns_11_1_1   |        0|   0|   0|   51|    0|
    |mul_9ns_2ns_11_1_1_U7       |mul_9ns_2ns_11_1_1   |        0|   0|   0|   51|    0|
    |mul_9ns_2ns_11_1_1_U8       |mul_9ns_2ns_11_1_1   |        0|   0|   0|   51|    0|
    |grp_window_max_pool_fu_715  |window_max_pool      |        0|   0|  49|  101|    0|
    |grp_window_max_pool_fu_716  |window_max_pool      |        0|   0|  49|  101|    0|
    +----------------------------+---------------------+---------+----+----+-----+-----+
    |Total                       |                     |        0|   0|  98|  469|    0|
    +----------------------------+---------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_1_fu_1640_p2            |         +|   0|  0|  20|          15|           1|
    |add_ln1027_2_fu_1652_p2            |         +|   0|  0|  24|          17|           1|
    |add_ln1027_3_fu_1189_p2            |         +|   0|  0|  33|          26|           1|
    |add_ln1027_fu_1628_p2              |         +|   0|  0|  14|           6|           1|
    |add_ln144_1_fu_1746_p2             |         +|   0|  0|  12|          11|           1|
    |add_ln144_2_fu_1779_p2             |         +|   0|  0|  12|          11|           1|
    |add_ln144_fu_1709_p2               |         +|   0|  0|  12|          11|           1|
    |add_ln39_fu_1848_p2                |         +|   0|  0|  13|           4|           1|
    |add_ln871_fu_1801_p2               |         +|   0|  0|  12|          12|          12|
    |add_ln984_1_fu_1823_p2             |         +|   0|  0|  12|          12|          12|
    |add_ln984_fu_1806_p2               |         +|   0|  0|  12|          12|          12|
    |col_idx_fu_972_p2                  |         +|   0|  0|  12|          11|          11|
    |col_idx_mid1_fu_1425_p2            |         +|   0|  0|  12|          11|          11|
    |col_stride_3_fu_1399_p2            |         +|   0|  0|  10|           2|           1|
    |conv_count_fu_1147_p2              |         +|   0|  0|  12|          12|           2|
    |conv_count_mid125_fu_1325_p2       |         +|   0|  0|  12|          12|           2|
    |conv_count_mid1_fu_1435_p2         |         +|   0|  0|  12|          12|           2|
    |out_col_3_fu_1089_p2               |         +|   0|  0|  14|           9|           1|
    |out_row_3_fu_876_p2                |         +|   0|  0|  14|           9|           1|
    |row_idx_fu_935_p2                  |         +|   0|  0|  12|          11|          11|
    |row_idx_mid1_fu_1065_p2            |         +|   0|  0|  12|          11|          11|
    |row_stride_3_fu_1049_p2            |         +|   0|  0|  10|           2|           1|
    |and_ln105_fu_1618_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter1_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter1_stage2  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state7_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state8_pp0_iter2_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op201_read_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op266_load_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op287_load_state6     |       and|   0|  0|   2|           1|           1|
    |last_fu_1623_p2                    |       and|   0|  0|   2|           1|           1|
    |cmp51_not_fu_1153_p2               |      icmp|   0|  0|  11|          11|           1|
    |cmp51_not_mid129_fu_1331_p2        |      icmp|   0|  0|  11|          11|           1|
    |cmp51_not_mid1_fu_1445_p2          |      icmp|   0|  0|  11|          11|           1|
    |cmp_not_fu_944_p2                  |      icmp|   0|  0|  11|          11|           1|
    |cmp_not_mid1178_fu_1010_p2         |      icmp|   0|  0|  11|          11|           1|
    |cmp_not_mid1_fu_1241_p2            |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln1019_fu_1613_p2             |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln1027_3_fu_871_p2            |      icmp|   0|  0|  16|          26|          26|
    |icmp_ln1027_4_fu_882_p2            |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1027_5_fu_1027_p2           |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1027_6_fu_1038_p2           |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln1027_7_fu_904_p2            |      icmp|   0|  0|  12|          15|          15|
    |notlhs1_fu_955_p2                  |      icmp|   0|  0|   8|           3|           3|
    |notlhs1_mid1_fu_1270_p2            |      icmp|   0|  0|   8|           3|           3|
    |notlhs_fu_857_p2                   |      icmp|   0|  0|  11|          10|          10|
    |notlhs_mid1_fu_891_p2              |      icmp|   0|  0|  11|          10|          10|
    |notrhs2_fu_981_p2                  |      icmp|   0|  0|   8|           3|           3|
    |notrhs2_mid1_fu_1490_p2            |      icmp|   0|  0|   8|           3|           3|
    |notrhs_fu_963_p2                   |      icmp|   0|  0|  11|          10|          10|
    |notrhs_mid1_fu_1126_p2             |      icmp|   0|  0|  11|          10|          10|
    |ult53_fu_1163_p2                   |      icmp|   0|  0|  11|          11|          11|
    |ult55_fu_1016_p2                   |      icmp|   0|  0|  11|          11|          11|
    |ult57_fu_1253_p2                   |      icmp|   0|  0|  11|          11|          11|
    |ult59_fu_1342_p2                   |      icmp|   0|  0|  11|          11|          11|
    |ult61_fu_1457_p2                   |      icmp|   0|  0|  11|          11|          11|
    |ult_fu_950_p2                      |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0                       |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |brmerge1676_fu_1173_p2             |        or|   0|  0|   2|           1|           1|
    |brmerge1676_mid1114_fu_1288_p2     |        or|   0|  0|   2|           1|           1|
    |brmerge1676_mid1216_fu_1216_p2     |        or|   0|  0|   2|           1|           1|
    |brmerge1676_mid139_fu_1352_p2      |        or|   0|  0|   2|           1|           1|
    |brmerge1676_mid1_fu_1468_p2        |        or|   0|  0|   2|           1|           1|
    |brmerge1680_fu_1184_p2             |        or|   0|  0|   2|           1|           1|
    |brmerge1680_mid147_fu_1377_p2      |        or|   0|  0|   2|           1|           1|
    |brmerge1680_mid1_fu_1501_p2        |        or|   0|  0|   2|           1|           1|
    |brmerge_fu_1158_p2                 |        or|   0|  0|   2|           1|           1|
    |brmerge_mid131_fu_1336_p2          |        or|   0|  0|   2|           1|           1|
    |brmerge_mid1_fu_1451_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln1027_1_fu_916_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1027_2_fu_1306_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1027_3_fu_1095_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1027_4_fu_1100_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1027_5_fu_1404_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1027_6_fu_1409_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1027_fu_1228_p2               |        or|   0|  0|   2|           1|           1|
    |tmp_fu_1179_p2                     |        or|   0|  0|   2|           1|           1|
    |tmp_mid145_fu_1371_p2              |        or|   0|  0|   2|           1|           1|
    |tmp_mid1_fu_1495_p2                |        or|   0|  0|   2|           1|           1|
    |conv_count_2_fu_1699_p3            |    select|   0|  0|  12|           1|           1|
    |select_ln1027_10_fu_909_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_11_fu_1233_p3        |    select|   0|  0|   9|           1|           9|
    |select_ln1027_12_fu_1055_p3        |    select|   0|  0|   9|           1|           1|
    |select_ln1027_13_fu_1246_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_14_fu_1263_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_15_fu_1275_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_16_fu_1282_p3        |    select|   0|  0|  11|           1|           1|
    |select_ln1027_17_fu_1071_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_18_fu_1715_p3        |    select|   0|  0|  12|           1|           1|
    |select_ln1027_19_fu_1293_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_1_fu_1004_p3         |    select|   0|  0|  11|           1|          11|
    |select_ln1027_20_fu_1300_p3        |    select|   0|  0|  11|           1|           1|
    |select_ln1027_21_fu_1722_p3        |    select|   0|  0|  11|           1|           1|
    |select_ln1027_22_fu_1077_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_23_fu_1083_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_24_fu_1311_p3        |    select|   0|  0|   2|           1|           2|
    |select_ln1027_25_fu_1105_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_26_fu_1316_p3        |    select|   0|  0|  11|           1|          11|
    |select_ln1027_27_fu_1131_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_28_fu_1735_p3        |    select|   0|  0|  12|           1|          12|
    |select_ln1027_29_fu_1358_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_2_fu_896_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln1027_30_fu_1365_p3        |    select|   0|  0|  11|           1|          11|
    |select_ln1027_31_fu_1382_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_32_fu_1752_p3        |    select|   0|  0|  11|           1|          11|
    |select_ln1027_33_fu_1389_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_34_fu_1394_p3        |    select|   0|  0|   9|           1|           9|
    |select_ln1027_35_fu_1414_p3        |    select|   0|  0|   4|           1|           1|
    |select_ln1027_36_fu_1765_p3        |    select|   0|  0|  12|           1|          12|
    |select_ln1027_37_fu_1474_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_38_fu_1482_p3        |    select|   0|  0|  11|           1|          11|
    |select_ln1027_39_fu_1507_p3        |    select|   0|  0|   2|           1|           1|
    |select_ln1027_3_fu_1194_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_40_fu_1785_p3        |    select|   0|  0|  11|           1|          11|
    |select_ln1027_41_fu_1796_p3        |    select|   0|  0|   2|           1|           2|
    |select_ln1027_42_fu_1633_p3        |    select|   0|  0|   6|           1|           1|
    |select_ln1027_43_fu_1645_p3        |    select|   0|  0|  15|           1|           1|
    |select_ln1027_44_fu_1657_p3        |    select|   0|  0|  17|           1|           1|
    |select_ln1027_4_fu_1204_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_5_fu_1211_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_6_fu_1021_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_7_fu_1221_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_8_fu_1032_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_9_fu_1043_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1027_fu_989_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln984_1_fu_1729_p3          |    select|   0|  0|  12|           1|           1|
    |select_ln984_2_fu_1759_p3          |    select|   0|  0|  12|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |rev52_fu_1139_p2                   |       xor|   0|  0|   2|           1|           2|
    |rev54_fu_1167_p2                   |       xor|   0|  0|   2|           1|           2|
    |rev56_fu_1199_p2                   |       xor|   0|  0|   2|           1|           2|
    |rev58_fu_1257_p2                   |       xor|   0|  0|   2|           1|           2|
    |rev60_fu_1346_p2                   |       xor|   0|  0|   2|           1|           2|
    |rev62_fu_1462_p2                   |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 961|         586|         492|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |                             Name                            | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                    |  20|          4|    1|          4|
    |ap_done_int                                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                                      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                             |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_667  |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_679  |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_691  |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_703  |  14|          3|   16|         48|
    |col_stride_fu_226                                            |   9|          2|    2|          4|
    |grp_window_max_pool_fu_715_p_read1                           |  14|          3|   16|         48|
    |grp_window_max_pool_fu_715_p_read2                           |  14|          3|   16|         48|
    |grp_window_max_pool_fu_715_p_read3                           |  14|          3|   16|         48|
    |grp_window_max_pool_fu_715_p_read4                           |  14|          3|   16|         48|
    |grp_window_max_pool_fu_716_p_read1                           |  14|          3|   16|         48|
    |grp_window_max_pool_fu_716_p_read2                           |  14|          3|   16|         48|
    |grp_window_max_pool_fu_716_p_read3                           |  14|          3|   16|         48|
    |grp_window_max_pool_fu_716_p_read4                           |  14|          3|   16|         48|
    |inStream_TDATA_blk_n                                         |   9|          2|    1|          2|
    |indvar_flatten136_fu_246                                     |   9|          2|   17|         34|
    |indvar_flatten242_fu_254                                     |   9|          2|   26|         52|
    |indvar_flatten57_fu_238                                      |   9|          2|   15|         30|
    |indvar_flatten_fu_230                                        |   9|          2|    6|         12|
    |input_ch_idx_fu_222                                          |   9|          2|    4|          8|
    |line_buff_group_0_val_V_2_address0                           |  20|          4|   12|         48|
    |line_buff_group_0_val_V_address0                             |  14|          3|   12|         36|
    |line_buff_group_1_val_V_2_address0                           |  20|          4|   12|         48|
    |line_buff_group_1_val_V_address0                             |  14|          3|   12|         36|
    |line_buff_group_2_val_V_2_address0                           |  20|          4|   12|         48|
    |line_buff_group_2_val_V_address0                             |  14|          3|   12|         36|
    |line_buff_group_3_val_V_2_address0                           |  20|          4|   12|         48|
    |line_buff_group_3_val_V_address0                             |  14|          3|   12|         36|
    |outStream_TDATA_blk_n                                        |   9|          2|    1|          2|
    |out_col_fu_234                                               |   9|          2|    9|         18|
    |out_row_fu_250                                               |   9|          2|    9|         18|
    |row_stride_fu_242                                            |   9|          2|    2|          4|
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                        | 477|        102|  387|       1112|
    +-------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |add_ln871_reg_2460                                           |  12|   0|   12|          0|
    |add_ln984_1_reg_2470                                         |  12|   0|   12|          0|
    |ap_CS_fsm                                                    |   3|   0|    3|          0|
    |ap_done_reg                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_667  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_679  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_691  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_703  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_667  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_679  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_691  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_703  |  16|   0|   16|          0|
    |brmerge_mid131_reg_2358                                      |   1|   0|    1|          0|
    |brmerge_mid1_reg_2385                                        |   1|   0|    1|          0|
    |brmerge_reg_2348                                             |   1|   0|    1|          0|
    |cmp_not_mid1178_reg_2268                                     |   1|   0|    1|          0|
    |cmp_not_reg_2228                                             |   1|   0|    1|          0|
    |col_idx_reg_2245                                             |  11|   0|   11|          0|
    |col_stride_3_reg_2370                                        |   2|   0|    2|          0|
    |col_stride_fu_226                                            |   2|   0|    2|          0|
    |conv3_i_i_i2821604_reg_2154                                  |  11|   0|   11|          0|
    |conv3_i_i_i3291606_mid1_reg_2329                             |  11|   0|   11|          0|
    |conv3_i_i_i3291606_reg_2160                                  |  11|   0|   11|          0|
    |conv_count_mid125_reg_2353                                   |  12|   0|   12|          0|
    |conv_count_mid1_reg_2380                                     |  12|   0|   12|          0|
    |conv_count_reg_2343                                          |  12|   0|   12|          0|
    |curr_input_data_sub_data_0_V_reg_2410                        |  16|   0|   16|          0|
    |curr_input_data_sub_data_1_V_reg_2415                        |  16|   0|   16|          0|
    |curr_input_data_sub_data_2_V_reg_2420                        |  16|   0|   16|          0|
    |curr_input_data_sub_data_3_V_reg_2425                        |  16|   0|   16|          0|
    |curr_input_dest_V_1_reg_2450                                 |   6|   0|    6|          0|
    |curr_input_dest_V_fu_274                                     |   6|   0|    6|          0|
    |curr_input_dest_V_load_reg_2690                              |   6|   0|    6|          0|
    |curr_input_id_V_1_reg_2445                                   |   5|   0|    5|          0|
    |curr_input_id_V_fu_270                                       |   5|   0|    5|          0|
    |curr_input_id_V_load_reg_2685                                |   5|   0|    5|          0|
    |curr_input_keep_V_1_reg_2430                                 |   8|   0|    8|          0|
    |curr_input_keep_V_fu_258                                     |   8|   0|    8|          0|
    |curr_input_keep_V_load_reg_2670                              |   8|   0|    8|          0|
    |curr_input_strb_V_1_reg_2435                                 |   8|   0|    8|          0|
    |curr_input_strb_V_fu_262                                     |   8|   0|    8|          0|
    |curr_input_strb_V_load_reg_2675                              |   8|   0|    8|          0|
    |curr_input_user_V_1_reg_2440                                 |   2|   0|    2|          0|
    |curr_input_user_V_fu_266                                     |   2|   0|    2|          0|
    |curr_input_user_V_load_reg_2680                              |   2|   0|    2|          0|
    |icmp_ln1027_3_reg_2166                                       |   1|   0|    1|          0|
    |icmp_ln1027_4_reg_2176                                       |   1|   0|    1|          0|
    |indvar_flatten136_fu_246                                     |  17|   0|   17|          0|
    |indvar_flatten136_load_reg_2139                              |  17|   0|   17|          0|
    |indvar_flatten242_fu_254                                     |  26|   0|   26|          0|
    |indvar_flatten242_load_reg_2149                              |  26|   0|   26|          0|
    |indvar_flatten57_fu_238                                      |  15|   0|   15|          0|
    |indvar_flatten57_load_reg_2134                               |  15|   0|   15|          0|
    |indvar_flatten_fu_230                                        |   6|   0|    6|          0|
    |indvar_flatten_load_reg_2223                                 |   6|   0|    6|          0|
    |input_ch_idx_fu_222                                          |   4|   0|    4|          0|
    |input_ch_idx_load_reg_2258                                   |   4|   0|    4|          0|
    |input_h_cast_cast_reg_2121                                   |   9|   0|   11|          2|
    |input_w_cast_cast_reg_2114                                   |   9|   0|   11|          2|
    |kernel_window_val_V_10_reg_2575                              |  16|   0|   16|          0|
    |kernel_window_val_V_11_reg_2655                              |  16|   0|   16|          0|
    |kernel_window_val_V_12_reg_2580                              |  16|   0|   16|          0|
    |kernel_window_val_V_13_reg_2660                              |  16|   0|   16|          0|
    |kernel_window_val_V_14_reg_2585                              |  16|   0|   16|          0|
    |kernel_window_val_V_15_reg_2665                              |  16|   0|   16|          0|
    |kernel_window_val_V_1_reg_2630                               |  16|   0|   16|          0|
    |kernel_window_val_V_2_reg_2555                               |  16|   0|   16|          0|
    |kernel_window_val_V_3_reg_2635                               |  16|   0|   16|          0|
    |kernel_window_val_V_4_reg_2560                               |  16|   0|   16|          0|
    |kernel_window_val_V_5_reg_2640                               |  16|   0|   16|          0|
    |kernel_window_val_V_6_reg_2565                               |  16|   0|   16|          0|
    |kernel_window_val_V_7_reg_2645                               |  16|   0|   16|          0|
    |kernel_window_val_V_8_reg_2570                               |  16|   0|   16|          0|
    |kernel_window_val_V_9_reg_2650                               |  16|   0|   16|          0|
    |kernel_window_val_V_reg_2550                                 |  16|   0|   16|          0|
    |last_reg_2455                                                |   1|   0|    1|          0|
    |last_reg_2455_pp0_iter2_reg                                  |   1|   0|    1|          0|
    |line_buff_group_0_val_V_addr_reg_2590                        |  12|   0|   12|          0|
    |line_buff_group_1_val_V_addr_reg_2600                        |  12|   0|   12|          0|
    |line_buff_group_2_val_V_addr_reg_2610                        |  12|   0|   12|          0|
    |line_buff_group_3_val_V_addr_reg_2620                        |  12|   0|   12|          0|
    |mul_ln871_reg_2403                                           |  12|   0|   12|          0|
    |notlhs1_reg_2239                                             |   1|   0|    1|          0|
    |notrhs2_reg_2253                                             |   1|   0|    1|          0|
    |or_ln1027_1_reg_2212                                         |   1|   0|    1|          0|
    |or_ln1027_4_reg_2318                                         |   1|   0|    1|          0|
    |out_col_1_reg_2128                                           |   9|   0|    9|          0|
    |out_col_3_reg_2313                                           |   9|   0|    9|          0|
    |out_col_fu_234                                               |   9|   0|    9|          0|
    |out_row_1_reg_2144                                           |   9|   0|    9|          0|
    |out_row_3_reg_2170                                           |   9|   0|    9|          0|
    |out_row_fu_250                                               |   9|   0|    9|          0|
    |row_idx_mid1_reg_2289                                        |  11|   0|   11|          0|
    |row_stride_3_reg_2278                                        |   2|   0|    2|          0|
    |row_stride_fu_242                                            |   2|   0|    2|          0|
    |select_ln1027_10_reg_2198                                    |   1|   0|    1|          0|
    |select_ln1027_12_reg_2284                                    |   9|   0|    9|          0|
    |select_ln1027_22_reg_2295                                    |   1|   0|    1|          0|
    |select_ln1027_23_reg_2300                                    |   1|   0|    1|          0|
    |select_ln1027_25_reg_2323                                    |   2|   0|    2|          0|
    |select_ln1027_27_reg_2338                                    |   1|   0|    1|          0|
    |select_ln1027_2_reg_2193                                     |   1|   0|    1|          0|
    |select_ln1027_33_reg_2363                                    |   1|   0|    1|          0|
    |select_ln1027_35_reg_2375                                    |   4|   0|    4|          0|
    |select_ln1027_37_reg_2390                                    |   1|   0|    1|          0|
    |select_ln1027_38_reg_2394                                    |  11|   0|   11|          0|
    |select_ln1027_39_reg_2399                                    |   1|   0|    1|          0|
    |select_ln1027_39_reg_2399_pp0_iter2_reg                      |   1|   0|    1|          0|
    |select_ln1027_reg_2263                                       |   2|   0|    2|          0|
    |stride_cast6_cast_reg_2106                                   |   2|   0|   11|          9|
    |ult55_reg_2273                                               |   1|   0|    1|          0|
    |ult_reg_2234                                                 |   1|   0|    1|          0|
    |val_output_0_V_reg_2695                                      |  16|   0|   16|          0|
    |val_output_1_V_reg_2700                                      |  16|   0|   16|          0|
    |icmp_ln1027_3_reg_2166                                       |  64|  32|    1|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |1086|  32| 1036|         13|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS|  return value|
|stride_cast6                        |   in|    2|     ap_none|                                                                      stride_cast6|        scalar|
|sub_i_i87                           |   in|   10|     ap_none|                                                                         sub_i_i87|        scalar|
|input_h_cast                        |   in|    9|     ap_none|                                                                      input_h_cast|        scalar|
|sub_i_i270                          |   in|    3|     ap_none|                                                                        sub_i_i270|        scalar|
|sub_i_i56                           |   in|   10|     ap_none|                                                                         sub_i_i56|        scalar|
|input_w_cast                        |   in|    9|     ap_none|                                                                      input_w_cast|        scalar|
|mul_ln4_3                           |   in|   26|     ap_none|                                                                         mul_ln4_3|        scalar|
|mul_ln4_2                           |   in|   17|     ap_none|                                                                         mul_ln4_2|        scalar|
|notlhs1_mid1182                     |   in|    1|     ap_none|                                                                   notlhs1_mid1182|        scalar|
|notrhs_mid1192                      |   in|    1|     ap_none|                                                                    notrhs_mid1192|        scalar|
|cmp_i_i606_not_mid1214              |   in|    1|     ap_none|                                                            cmp_i_i606_not_mid1214|        scalar|
|input_fold_ch                       |   in|    4|     ap_none|                                                                     input_fold_ch|        scalar|
|icmp_ln1027                         |   in|    1|     ap_none|                                                                       icmp_ln1027|        scalar|
|mul_ln4                             |   in|    6|     ap_none|                                                                           mul_ln4|        scalar|
|icmp_ln1027_1                       |   in|    1|     ap_none|                                                                     icmp_ln1027_1|        scalar|
|mul_ln4_1                           |   in|   15|     ap_none|                                                                         mul_ln4_1|        scalar|
|icmp_ln1027_2                       |   in|    1|     ap_none|                                                                     icmp_ln1027_2|        scalar|
|line_buff_group_0_val_V_address0    |  out|   12|   ap_memory|                                                           line_buff_group_0_val_V|         array|
|line_buff_group_0_val_V_ce0         |  out|    1|   ap_memory|                                                           line_buff_group_0_val_V|         array|
|line_buff_group_0_val_V_q0          |   in|   16|   ap_memory|                                                           line_buff_group_0_val_V|         array|
|line_buff_group_0_val_V_address1    |  out|   12|   ap_memory|                                                           line_buff_group_0_val_V|         array|
|line_buff_group_0_val_V_ce1         |  out|    1|   ap_memory|                                                           line_buff_group_0_val_V|         array|
|line_buff_group_0_val_V_we1         |  out|    1|   ap_memory|                                                           line_buff_group_0_val_V|         array|
|line_buff_group_0_val_V_d1          |  out|   16|   ap_memory|                                                           line_buff_group_0_val_V|         array|
|line_buff_group_0_val_V_2_address0  |  out|   12|   ap_memory|                                                         line_buff_group_0_val_V_2|         array|
|line_buff_group_0_val_V_2_ce0       |  out|    1|   ap_memory|                                                         line_buff_group_0_val_V_2|         array|
|line_buff_group_0_val_V_2_q0        |   in|   16|   ap_memory|                                                         line_buff_group_0_val_V_2|         array|
|line_buff_group_0_val_V_2_address1  |  out|   12|   ap_memory|                                                         line_buff_group_0_val_V_2|         array|
|line_buff_group_0_val_V_2_ce1       |  out|    1|   ap_memory|                                                         line_buff_group_0_val_V_2|         array|
|line_buff_group_0_val_V_2_we1       |  out|    1|   ap_memory|                                                         line_buff_group_0_val_V_2|         array|
|line_buff_group_0_val_V_2_d1        |  out|   16|   ap_memory|                                                         line_buff_group_0_val_V_2|         array|
|line_buff_group_1_val_V_address0    |  out|   12|   ap_memory|                                                           line_buff_group_1_val_V|         array|
|line_buff_group_1_val_V_ce0         |  out|    1|   ap_memory|                                                           line_buff_group_1_val_V|         array|
|line_buff_group_1_val_V_q0          |   in|   16|   ap_memory|                                                           line_buff_group_1_val_V|         array|
|line_buff_group_1_val_V_address1    |  out|   12|   ap_memory|                                                           line_buff_group_1_val_V|         array|
|line_buff_group_1_val_V_ce1         |  out|    1|   ap_memory|                                                           line_buff_group_1_val_V|         array|
|line_buff_group_1_val_V_we1         |  out|    1|   ap_memory|                                                           line_buff_group_1_val_V|         array|
|line_buff_group_1_val_V_d1          |  out|   16|   ap_memory|                                                           line_buff_group_1_val_V|         array|
|line_buff_group_1_val_V_2_address0  |  out|   12|   ap_memory|                                                         line_buff_group_1_val_V_2|         array|
|line_buff_group_1_val_V_2_ce0       |  out|    1|   ap_memory|                                                         line_buff_group_1_val_V_2|         array|
|line_buff_group_1_val_V_2_q0        |   in|   16|   ap_memory|                                                         line_buff_group_1_val_V_2|         array|
|line_buff_group_1_val_V_2_address1  |  out|   12|   ap_memory|                                                         line_buff_group_1_val_V_2|         array|
|line_buff_group_1_val_V_2_ce1       |  out|    1|   ap_memory|                                                         line_buff_group_1_val_V_2|         array|
|line_buff_group_1_val_V_2_we1       |  out|    1|   ap_memory|                                                         line_buff_group_1_val_V_2|         array|
|line_buff_group_1_val_V_2_d1        |  out|   16|   ap_memory|                                                         line_buff_group_1_val_V_2|         array|
|line_buff_group_2_val_V_address0    |  out|   12|   ap_memory|                                                           line_buff_group_2_val_V|         array|
|line_buff_group_2_val_V_ce0         |  out|    1|   ap_memory|                                                           line_buff_group_2_val_V|         array|
|line_buff_group_2_val_V_q0          |   in|   16|   ap_memory|                                                           line_buff_group_2_val_V|         array|
|line_buff_group_2_val_V_address1    |  out|   12|   ap_memory|                                                           line_buff_group_2_val_V|         array|
|line_buff_group_2_val_V_ce1         |  out|    1|   ap_memory|                                                           line_buff_group_2_val_V|         array|
|line_buff_group_2_val_V_we1         |  out|    1|   ap_memory|                                                           line_buff_group_2_val_V|         array|
|line_buff_group_2_val_V_d1          |  out|   16|   ap_memory|                                                           line_buff_group_2_val_V|         array|
|line_buff_group_2_val_V_2_address0  |  out|   12|   ap_memory|                                                         line_buff_group_2_val_V_2|         array|
|line_buff_group_2_val_V_2_ce0       |  out|    1|   ap_memory|                                                         line_buff_group_2_val_V_2|         array|
|line_buff_group_2_val_V_2_q0        |   in|   16|   ap_memory|                                                         line_buff_group_2_val_V_2|         array|
|line_buff_group_2_val_V_2_address1  |  out|   12|   ap_memory|                                                         line_buff_group_2_val_V_2|         array|
|line_buff_group_2_val_V_2_ce1       |  out|    1|   ap_memory|                                                         line_buff_group_2_val_V_2|         array|
|line_buff_group_2_val_V_2_we1       |  out|    1|   ap_memory|                                                         line_buff_group_2_val_V_2|         array|
|line_buff_group_2_val_V_2_d1        |  out|   16|   ap_memory|                                                         line_buff_group_2_val_V_2|         array|
|line_buff_group_3_val_V_address0    |  out|   12|   ap_memory|                                                           line_buff_group_3_val_V|         array|
|line_buff_group_3_val_V_ce0         |  out|    1|   ap_memory|                                                           line_buff_group_3_val_V|         array|
|line_buff_group_3_val_V_q0          |   in|   16|   ap_memory|                                                           line_buff_group_3_val_V|         array|
|line_buff_group_3_val_V_address1    |  out|   12|   ap_memory|                                                           line_buff_group_3_val_V|         array|
|line_buff_group_3_val_V_ce1         |  out|    1|   ap_memory|                                                           line_buff_group_3_val_V|         array|
|line_buff_group_3_val_V_we1         |  out|    1|   ap_memory|                                                           line_buff_group_3_val_V|         array|
|line_buff_group_3_val_V_d1          |  out|   16|   ap_memory|                                                           line_buff_group_3_val_V|         array|
|line_buff_group_3_val_V_2_address0  |  out|   12|   ap_memory|                                                         line_buff_group_3_val_V_2|         array|
|line_buff_group_3_val_V_2_ce0       |  out|    1|   ap_memory|                                                         line_buff_group_3_val_V_2|         array|
|line_buff_group_3_val_V_2_q0        |   in|   16|   ap_memory|                                                         line_buff_group_3_val_V_2|         array|
|line_buff_group_3_val_V_2_address1  |  out|   12|   ap_memory|                                                         line_buff_group_3_val_V_2|         array|
|line_buff_group_3_val_V_2_ce1       |  out|    1|   ap_memory|                                                         line_buff_group_3_val_V_2|         array|
|line_buff_group_3_val_V_2_we1       |  out|    1|   ap_memory|                                                         line_buff_group_3_val_V_2|         array|
|line_buff_group_3_val_V_2_d1        |  out|   16|   ap_memory|                                                         line_buff_group_3_val_V_2|         array|
|inStream_TDATA                      |   in|  112|        axis|                                                                          inStream|       pointer|
|inStream_TVALID                     |   in|    1|        axis|                                                                          inStream|       pointer|
|inStream_TREADY                     |  out|    1|        axis|                                                                          inStream|       pointer|
|sub_i_i                             |   in|    5|     ap_none|                                                                           sub_i_i|        scalar|
|outStream_TDATA                     |  out|  112|        axis|                                                                         outStream|       pointer|
|outStream_TVALID                    |  out|    1|        axis|                                                                         outStream|       pointer|
|outStream_TREADY                    |   in|    1|        axis|                                                                         outStream|       pointer|
+------------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

