Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 15 15:28:31 2023
| Host         : DESKTOP-PTU0TRS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   117 |
|    Minimum number of control sets                        |   117 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   136 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   117 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |    96 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             542 |          216 |
| Yes          | No                    | No                     |             164 |           79 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             336 |          146 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------+------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |             Enable Signal             |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_divider0/CLK |                                       |                                    |                1 |              1 |         1.00 |
|  clk_divider0/CLK |                                       | vs0/clk_wait1                      |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG    | now_s2[3]_i_2_n_0                     | btn_db0/SR[0]                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG    | now_s1[3]_i_1_n_0                     | btn_db0/SR[0]                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG    | BALL_HPOS_R_NXT[31]_i_1_n_0           | BALL_HPOS_R_NXT[3]_i_1_n_0         |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG    | BALL_HPOS_R_NXT[31]_i_1_n_0           | BALL_HPOS_R_NXT[4]_i_1_n_0         |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG    | BALL_HPOS_R_NXT[31]_i_1_n_0           | BALL_VPOS_TOP_NXT[7]_i_1_n_0       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG    | speed_x[4]_i_1_n_0                    |                                    |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG    | clk_ball[31]_i_2_n_0                  | clk_ball[31]_i_1_n_0               |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG    |                                       | vs0/clk_wait1                      |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG    |                                       | clk_divider0/counter[7]_i_1_n_0    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG    | btn_db1/pika20_reg                    | btn_db1/jumping0_in[0]             |                5 |              9 |         1.80 |
|  clk_divider0/CLK | vs0/pixel_tick                        | vs0/h_count_reg[9]_i_1_n_0         |                2 |             10 |         5.00 |
|  clk_divider0/CLK | vs0/v_count_reg[9]_i_2_n_0            | vs0/v_count_reg[9]_i_1_n_0         |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG    | BALL_HPOS_R[8]_i_1_n_0                |                                    |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_0_15_0_0_i_1_n_0         |                                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_0_15_0_0__0_i_1_n_0      |                                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG    | ram4/RAM_reg_0_15_0_0_i_1__0_n_0      |                                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG    | vs0/pixel_tick                        | vs0/SR[0]                          |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG    | ram5/RAM_reg_0_15_0_0_i_1__1_n_0      |                                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG    | vs0/E[0]                              | vs0/clk_wait1                      |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG    |                                       | btn_db0/counter[0]_i_1__2_n_0      |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG    |                                       | btn_db2/counter[0]_i_1__3_n_0      |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG    | ram4/RAM_reg_0_127_0_0_i_1__0_n_0     |                                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_0_127_0_0_i_1_n_0        |                                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_0_127_0_0_i_1__3_n_0     |                                    |               12 |             24 |         2.00 |
|  clk_IBUF_BUFG    | ram5/RAM_reg_0_127_0_0_i_1__1_n_0     |                                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_0_127_0_0_i_1__2_n_0     |                                    |               12 |             24 |         2.00 |
|  clk_IBUF_BUFG    | BALL_HPOS_R_NXT[31]_i_1_n_0           | btn_db0/reset_n                    |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG    |                                       | clk_pika[0]_i_1_n_0                |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG    | clk_ball[25]_i_1_n_0                  | clk_ball[31]_i_1_n_0               |                9 |             26 |         2.89 |
|  clk_IBUF_BUFG    |                                       | clk_pika_bot[0]_i_1_n_0            |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG    | speed_x[4]_i_1_n_0                    | speed_x[31]_i_1_n_0                |               11 |             27 |         2.45 |
|  clk_IBUF_BUFG    | speed_y[31]_i_2_n_0                   | clk_ball1                          |               19 |             30 |         1.58 |
|  clk_IBUF_BUFG    |                                       | btn_db1/clear                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG    |                                       | btn_db3/clear                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG    |                                       | clk_cloud2[0]_i_1_n_0              |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG    |                                       | btn_db0/reset_n                    |               13 |             31 |         2.38 |
|  clk_IBUF_BUFG    | btn_db0/BALL_HPOS_R                   | btn_db0/reset_n                    |               20 |             31 |         1.55 |
|  clk_IBUF_BUFG    | usr_led_OBUF[3]                       | btn_db3/smash_cnt_down_reg_14_sn_1 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    |                                       | clk_cloud1[0]_i_1_n_0              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    |                                       | clk_wait[0]_i_1_n_0                |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | PIKA_BOT_HPOS_R                       | btn_db0/reset_n                    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_2560_2815_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram5/RAM_reg_512_767_0_0_i_1__1_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram5/RAM_reg_256_511_0_0_i_1__1_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram5/RAM_reg_0_255_0_0_i_1__1_n_0     |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_3072_3327_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_2816_3071_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_256_511_0_0_i_1__2_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_2304_2559_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_256_511_0_0_i_1__3_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_1024_1279_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_1280_1535_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_1536_1791_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_0_255_0_0_i_1__2_n_0     |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_2304_2559_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_2560_2815_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_2048_2303_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_3328_3583_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_1792_2047_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_2048_2303_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_1536_1791_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_1024_1279_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_2816_3071_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_3584_3839_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_1280_1535_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_0_255_0_0_i_1__3_n_0     |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_1792_2047_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_5376_5631_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_5120_5375_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_512_767_0_0_i_1__2_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_4096_4351_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_3328_3583_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_4352_4607_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_3584_3839_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_3840_4095_0_0_i_1__1_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_5120_5375_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_4864_5119_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_4608_4863_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_512_767_0_0_i_1__3_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_768_1023_0_0_i_1__1_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram7/RAM_reg_5376_5631_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_768_1023_0_0_i_1__0_n_0  |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_4864_5119_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_3840_4095_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_0_255_0_0_i_1_n_0        |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_4096_4351_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_4352_4607_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_2048_2303_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_1280_1535_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_1792_2047_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_1024_1279_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_1536_1791_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_256_511_0_0_i_1_n_0      |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_2304_2559_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_2560_2815_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_2816_3071_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_3072_3327_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_3840_4095_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_4096_4351_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_3328_3583_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_4608_4863_0_0_i_1_n_0    |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_768_1023_0_0_i_1_n_0     |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram3/RAM_reg_512_767_0_0_i_1_n_0      |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_3584_3839_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram6/RAM_reg_3072_3327_0_0_i_1__0_n_0 |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram4/RAM_reg_0_255_0_0_i_1__0_n_0     |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram4/RAM_reg_512_767_0_0_i_1__0_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | ram4/RAM_reg_256_511_0_0_i_1__0_n_0   |                                    |               12 |             48 |         4.00 |
|  clk_IBUF_BUFG    | BALL_HPOS_R[8]_i_1_n_0                | btn_db0/reset_n                    |               31 |             52 |         1.68 |
|  clk_IBUF_BUFG    |                                       |                                    |               26 |             53 |         2.04 |
|  clk_IBUF_BUFG    | BALL_HPOS_R_NXT[31]_i_1_n_0           |                                    |               48 |             53 |         1.10 |
|  clk_IBUF_BUFG    |                                       | usr_sw_IBUF[3]                     |               53 |             60 |         1.13 |
|  clk_IBUF_BUFG    |                                       | vs0/reset_n_0                      |               44 |             95 |         2.16 |
|  clk_IBUF_BUFG    |                                       | vs0/reset_n                        |               32 |             95 |         2.97 |
|  clk_IBUF_BUFG    | BALL_VPOS_TOP_CAL                     |                                    |               24 |             96 |         4.00 |
+-------------------+---------------------------------------+------------------------------------+------------------+----------------+--------------+


