Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Nov 27 21:15:36 2018
| Host         : laptop-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.546       -1.732                      4                   99        0.056        0.000                      0                   99        3.500        0.000                       0                    46  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk_pin        {0.000 4.000}        8.000           125.000         
virtual_clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             4.300        0.000                      0                   93        0.129        0.000                      0                   93        3.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk_pin              5.200        0.000                      0                    2        0.136        0.000                      0                    2  
clk_pin        virtual_clock       -0.546       -1.732                      4                    4        0.056        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.867ns (25.395%)  route 2.547ns (74.605%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.758     5.392    U0/uart_rx_i0/uart_baud_gen_rx_i0/clk_pin
    SLICE_X41Y49         FDSE                                         r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDSE (Prop_fdse_C_Q)         0.419     5.811 r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[1]/Q
                         net (fo=5, routed)           0.963     6.775    U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[1]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.296     7.071 r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[2]_i_2/O
                         net (fo=2, routed)           0.962     8.033    U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[2]_i_2_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.152     8.185 r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[2]_i_1/O
                         net (fo=1, routed)           0.621     8.806    U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_0[2]
    SLICE_X41Y49         FDRE                                         r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.580    12.938    U0/uart_rx_i0/uart_baud_gen_rx_i0/clk_pin
    SLICE_X41Y49         FDRE                                         r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]/C
                         clock pessimism              0.454    13.392    
                         clock uncertainty           -0.035    13.357    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)       -0.251    13.106    U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.106    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.642ns (20.066%)  route 2.557ns (79.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.720     5.354    U0/meta_harden_rst_i0/clk_pin
    SLICE_X42Y75         FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     5.872 f  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=40, routed)          1.487     7.359    U0/meta_harden_rst_i0/rst_clk_rx
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  U0/meta_harden_rst_i0/led_pipeline_reg[3]_i_1/O
                         net (fo=4, routed)           1.071     8.554    U0/led_ctl_i0/signal_dst_reg[0]
    SLICE_X43Y37         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.575    12.933    U0/led_ctl_i0/clk_pin
    SLICE_X43Y37         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
                         clock pessimism              0.276    13.210    
                         clock uncertainty           -0.035    13.174    
    SLICE_X43Y37         FDRE (Setup_fdre_C_CE)      -0.205    12.969    U0/led_ctl_i0/led_pipeline_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.969    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.642ns (20.066%)  route 2.557ns (79.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.720     5.354    U0/meta_harden_rst_i0/clk_pin
    SLICE_X42Y75         FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     5.872 f  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=40, routed)          1.487     7.359    U0/meta_harden_rst_i0/rst_clk_rx
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.483 r  U0/meta_harden_rst_i0/led_pipeline_reg[3]_i_1/O
                         net (fo=4, routed)           1.071     8.554    U0/led_ctl_i0/signal_dst_reg[0]
    SLICE_X43Y37         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.575    12.933    U0/led_ctl_i0/clk_pin
    SLICE_X43Y37         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
                         clock pessimism              0.276    13.210    
                         clock uncertainty           -0.035    13.174    
    SLICE_X43Y37         FDRE (Setup_fdre_C_CE)      -0.205    12.969    U0/led_ctl_i0/led_pipeline_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.969    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.518ns (19.219%)  route 2.177ns (80.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.720     5.354    U0/meta_harden_rst_i0/clk_pin
    SLICE_X42Y75         FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     5.872 r  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=40, routed)          2.177     8.049    U0/uart_rx_i0/meta_harden_rxd_i0/rst_clk_rx
    SLICE_X42Y46         FDRE                                         r  U0/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.579    12.937    U0/uart_rx_i0/meta_harden_rxd_i0/clk_pin
    SLICE_X42Y46         FDRE                                         r  U0/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                         clock pessimism              0.276    13.214    
                         clock uncertainty           -0.035    13.178    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    12.654    U0/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.518ns (19.219%)  route 2.177ns (80.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.720     5.354    U0/meta_harden_rst_i0/clk_pin
    SLICE_X42Y75         FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     5.872 r  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=40, routed)          2.177     8.049    U0/uart_rx_i0/meta_harden_rxd_i0/rst_clk_rx
    SLICE_X42Y46         FDRE                                         r  U0/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.579    12.937    U0/uart_rx_i0/meta_harden_rxd_i0/clk_pin
    SLICE_X42Y46         FDRE                                         r  U0/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.276    13.214    
                         clock uncertainty           -0.035    13.178    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    12.654    U0/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.518ns (19.219%)  route 2.177ns (80.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.720     5.354    U0/meta_harden_rst_i0/clk_pin
    SLICE_X42Y75         FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     5.872 r  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=40, routed)          2.177     8.049    U0/uart_rx_i0/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X42Y46         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.579    12.937    U0/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X42Y46         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                         clock pessimism              0.276    13.214    
                         clock uncertainty           -0.035    13.178    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    12.654    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.518ns (19.219%)  route 2.177ns (80.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.720     5.354    U0/meta_harden_rst_i0/clk_pin
    SLICE_X42Y75         FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     5.872 r  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=40, routed)          2.177     8.049    U0/uart_rx_i0/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X42Y46         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.579    12.937    U0/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X42Y46         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                         clock pessimism              0.276    13.214    
                         clock uncertainty           -0.035    13.178    
    SLICE_X42Y46         FDRE (Setup_fdre_C_R)       -0.524    12.654    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.518ns (20.289%)  route 2.035ns (79.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.720     5.354    U0/meta_harden_rst_i0/clk_pin
    SLICE_X42Y75         FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     5.872 r  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=40, routed)          2.035     7.907    U0/led_ctl_i0/rst_clk_rx
    SLICE_X42Y48         FDRE                                         r  U0/led_ctl_i0/char_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.580    12.938    U0/led_ctl_i0/clk_pin
    SLICE_X42Y48         FDRE                                         r  U0/led_ctl_i0/char_data_reg[4]/C
                         clock pessimism              0.276    13.215    
                         clock uncertainty           -0.035    13.179    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    12.655    U0/led_ctl_i0/char_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.518ns (20.289%)  route 2.035ns (79.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.720     5.354    U0/meta_harden_rst_i0/clk_pin
    SLICE_X42Y75         FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     5.872 r  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=40, routed)          2.035     7.907    U0/led_ctl_i0/rst_clk_rx
    SLICE_X42Y48         FDRE                                         r  U0/led_ctl_i0/char_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.580    12.938    U0/led_ctl_i0/clk_pin
    SLICE_X42Y48         FDRE                                         r  U0/led_ctl_i0/char_data_reg[6]/C
                         clock pessimism              0.276    13.215    
                         clock uncertainty           -0.035    13.179    
    SLICE_X42Y48         FDRE (Setup_fdre_C_R)       -0.524    12.655    U0/led_ctl_i0/char_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.518ns (20.243%)  route 2.041ns (79.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.720     5.354    U0/meta_harden_rst_i0/clk_pin
    SLICE_X42Y75         FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     5.872 r  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=40, routed)          2.041     7.913    U0/uart_rx_i0/uart_rx_ctl_i0/rst_clk_rx
    SLICE_X40Y47         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.580    12.938    U0/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X40Y47         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism              0.276    13.215    
                         clock uncertainty           -0.035    13.179    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    12.750    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                  4.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/char_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.404%)  route 0.298ns (61.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     1.473    U0/led_ctl_i0/clk_pin
    SLICE_X40Y49         FDRE                                         r  U0/led_ctl_i0/char_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U0/led_ctl_i0/char_data_reg[2]/Q
                         net (fo=1, routed)           0.298     1.912    U0/led_ctl_i0/char_data[2]
    SLICE_X41Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.957 r  U0/led_ctl_i0/led_pipeline_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.957    U0/led_ctl_i0/led_pipeline_reg[2]_i_1_n_0
    SLICE_X41Y55         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.983    U0/led_ctl_i0/clk_pin
    SLICE_X41Y55         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
                         clock pessimism             -0.247     1.736    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.092     1.828    U0/led_ctl_i0/led_pipeline_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/old_rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     1.473    U0/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X41Y48         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=3, routed)           0.121     1.735    U0/led_ctl_i0/rx_data_rdy
    SLICE_X41Y49         FDRE                                         r  U0/led_ctl_i0/old_rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.989    U0/led_ctl_i0/clk_pin
    SLICE_X41Y49         FDRE                                         r  U0/led_ctl_i0/old_rx_data_rdy_reg/C
                         clock pessimism             -0.500     1.489    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.075     1.564    U0/led_ctl_i0/old_rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.231ns (42.745%)  route 0.309ns (57.255%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.467    U0/uart_rx_i0/uart_baud_gen_rx_i0/clk_pin
    SLICE_X40Y50         FDRE                                         r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/Q
                         net (fo=5, routed)           0.157     1.765    U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[4]
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.810 f  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[2]_i_2/O
                         net (fo=2, routed)           0.152     1.962    U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[2]_i_2_n_0
    SLICE_X41Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.007 r  U0/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_i_1/O
                         net (fo=1, routed)           0.000     2.007    U0/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg
    SLICE_X41Y49         FDRE                                         r  U0/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.989    U0/uart_rx_i0/uart_baud_gen_rx_i0/clk_pin
    SLICE_X41Y49         FDRE                                         r  U0/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                         clock pessimism             -0.247     1.742    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.091     1.833    U0/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.021%)  route 0.125ns (46.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     1.473    U0/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X40Y48         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.125     1.739    U0/led_ctl_i0/D[2]
    SLICE_X40Y49         FDRE                                         r  U0/led_ctl_i0/char_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.989    U0/led_ctl_i0/clk_pin
    SLICE_X40Y49         FDRE                                         r  U0/led_ctl_i0/char_data_reg[2]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.066     1.555    U0/led_ctl_i0/char_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.087%)  route 0.115ns (44.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     1.473    U0/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X40Y48         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.115     1.729    U0/led_ctl_i0/D[6]
    SLICE_X42Y48         FDRE                                         r  U0/led_ctl_i0/char_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.989    U0/led_ctl_i0/clk_pin
    SLICE_X42Y48         FDRE                                         r  U0/led_ctl_i0/char_data_reg[6]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.052     1.541    U0/led_ctl_i0/char_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.786%)  route 0.120ns (39.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     1.473    U0/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X40Y47         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.120     1.734    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.779 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.779    U0/uart_rx_i0/uart_rx_ctl_i0/p_0_in[3]
    SLICE_X41Y47         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.989    U0/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X41Y47         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                         clock pessimism             -0.503     1.486    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.092     1.578    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.984%)  route 0.152ns (45.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     1.473    U0/uart_rx_i0/uart_baud_gen_rx_i0/clk_pin
    SLICE_X41Y49         FDRE                                         r  U0/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U0/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=15, routed)          0.152     1.766    U0/uart_rx_i0/uart_rx_ctl_i0/baud_x16_en
    SLICE_X42Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.811 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.811    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.989    U0/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X42Y49         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.121     1.610    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.153%)  route 0.123ns (39.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     1.473    U0/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X40Y48         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/Q
                         net (fo=19, routed)          0.123     1.737    U0/uart_rx_i0/uart_rx_ctl_i0/state_reg_n_0_[1]
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_i_1/O
                         net (fo=1, routed)           0.000     1.782    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.989    U0/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X41Y48         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                         clock pessimism             -0.503     1.486    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.092     1.578    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.594     1.472    U0/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X42Y46         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.123     1.759    U0/led_ctl_i0/D[0]
    SLICE_X42Y47         FDRE                                         r  U0/led_ctl_i0/char_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.989    U0/led_ctl_i0/clk_pin
    SLICE_X42Y47         FDRE                                         r  U0/led_ctl_i0/char_data_reg[0]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.059     1.548    U0/led_ctl_i0/char_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     1.473    U0/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X41Y47         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           0.131     1.745    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[0]
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.790 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    U0/uart_rx_i0/uart_rx_ctl_i0/p_0_in[1]
    SLICE_X40Y47         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.864     1.989    U0/uart_rx_i0/uart_rx_ctl_i0/clk_pin
    SLICE_X40Y47         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism             -0.503     1.486    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.091     1.577    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_pin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y47    U0/led_ctl_i0/char_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y49    U0/led_ctl_i0/char_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y49    U0/led_ctl_i0/char_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y50    U0/led_ctl_i0/char_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y48    U0/led_ctl_i0/char_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y47    U0/led_ctl_i0/char_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y48    U0/led_ctl_i0/char_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y50    U0/led_ctl_i0/char_data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y37    U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    U0/led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    U0/led_ctl_i0/char_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y55    U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y55    U0/led_ctl_i0/led_pipeline_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y55    U0/meta_harden_btn_i0/signal_dst_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y61    U0/meta_harden_btn_i0/signal_meta_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y61    U0/meta_harden_btn_i0/signal_meta_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y78    U0/meta_harden_rst_i0/signal_meta_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y47    U0/led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y49    U0/led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y49    U0/led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    U0/led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y48    U0/led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y47    U0/led_ctl_i0/char_data_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y48    U0/led_ctl_i0/char_data_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    U0/led_ctl_i0/char_data_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    U0/led_ctl_i0/led_pipeline_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.662ns  (logic 1.477ns (19.280%)  route 6.184ns (80.720%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 12.918 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    D19                                               0.000     0.000 r  btn_pin (IN)
                         net (fo=0)                   0.000     0.000    btn_pin
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           6.184     7.662    U0/meta_harden_btn_i0/btn_pin
    SLICE_X42Y61         FDRE                                         r  U0/meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.560    12.918    U0/meta_harden_btn_i0/clk_pin
    SLICE_X42Y61         FDRE                                         r  U0/meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000    12.918    
                         clock uncertainty           -0.025    12.893    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)       -0.031    12.862    U0/meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 rst_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 1.509ns (21.466%)  route 5.522ns (78.534%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    L19                                               0.000     0.000 r  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    L19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  rst_pin_IBUF_inst/O
                         net (fo=1, routed)           5.522     7.031    U0/meta_harden_rst_i0/rst_pin_IBUF
    SLICE_X42Y78         FDRE                                         r  U0/meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     8.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.551    12.909    U0/meta_harden_rst_i0/clk_pin
    SLICE_X42Y78         FDRE                                         r  U0/meta_harden_rst_i0/signal_meta_reg/C
                         clock pessimism              0.000    12.909    
                         clock uncertainty           -0.025    12.884    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)       -0.031    12.853    U0/meta_harden_rst_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                  5.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rst_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 1.438ns (22.963%)  route 4.826ns (77.037%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        5.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    L19                                               0.000    -0.500 r  rst_pin (IN)
                         net (fo=0)                   0.000    -0.500    rst_pin
    L19                  IBUF (Prop_ibuf_I_O)         1.438     0.938 r  rst_pin_IBUF_inst/O
                         net (fo=1, routed)           4.826     5.764    U0/meta_harden_rst_i0/rst_pin_IBUF
    SLICE_X42Y78         FDRE                                         r  U0/meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.726     5.360    U0/meta_harden_rst_i0/clk_pin
    SLICE_X42Y78         FDRE                                         r  U0/meta_harden_rst_i0/signal_meta_reg/C
                         clock pessimism              0.000     5.360    
                         clock uncertainty            0.025     5.385    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.243     5.628    U0/meta_harden_rst_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -5.628    
                         arrival time                           5.764    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0/meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.245ns (8.572%)  route 2.613ns (91.428%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    D19                                               0.000    -0.500 r  btn_pin (IN)
                         net (fo=0)                   0.000    -0.500    btn_pin
    D19                  IBUF (Prop_ibuf_I_O)         0.245    -0.255 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           2.613     2.358    U0/meta_harden_btn_i0/btn_pin
    SLICE_X42Y61         FDRE                                         r  U0/meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.981    U0/meta_harden_btn_i0/clk_pin
    SLICE_X42Y61         FDRE                                         r  U0/meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.025     2.006    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.059     2.065    U0/meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.294    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  virtual_clock

Setup :            4  Failing Endpoints,  Worst Slack       -0.546ns,  Total Violation       -1.732ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 3.985ns (61.813%)  route 2.462ns (38.187%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.300ns
  Clock Path Skew:        -5.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.740     5.374    U0/led_ctl_i0/clk_pin
    SLICE_X41Y55         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/Q
                         net (fo=1, routed)           2.462     8.292    led_pins_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.529    11.821 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.821    led_pins[2]
    N16                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                 3.300    11.275    
  -------------------------------------------------------------------
                         required time                         11.275    
                         arrival time                         -11.821    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 4.023ns (63.379%)  route 2.325ns (36.621%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.300ns
  Clock Path Skew:        -5.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.753     5.387    U0/led_ctl_i0/clk_pin
    SLICE_X43Y37         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456     5.843 r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/Q
                         net (fo=1, routed)           2.325     8.168    led_pins_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.567    11.735 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.735    led_pins[0]
    R14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                 3.300    11.275    
  -------------------------------------------------------------------
                         required time                         11.275    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.407ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 4.125ns (65.398%)  route 2.183ns (34.602%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.300ns
  Clock Path Skew:        -5.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.740     5.374    U0/led_ctl_i0/clk_pin
    SLICE_X41Y55         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.419     5.793 r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/Q
                         net (fo=1, routed)           2.183     7.976    led_pins_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.706    11.682 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.682    led_pins[3]
    M14                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                 3.300    11.275    
  -------------------------------------------------------------------
                         required time                         11.275    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                 -0.407    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (virtual_clock rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 4.163ns (67.074%)  route 2.044ns (32.926%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.300ns
  Clock Path Skew:        -5.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.753     5.387    U0/led_ctl_i0/clk_pin
    SLICE_X43Y37         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.419     5.806 r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/Q
                         net (fo=1, routed)           2.044     7.850    led_pins_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.744    11.594 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.594    led_pins[1]
    P14                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      8.000     8.000 r  
                         ideal clock network latency
                                                      0.000     8.000    
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.025     7.975    
                         output delay                 3.300    11.275    
  -------------------------------------------------------------------
                         required time                         11.275    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                 -0.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 1.454ns (76.015%)  route 0.459ns (23.985%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.300ns
  Clock Path Skew:        -1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.469    U0/led_ctl_i0/clk_pin
    SLICE_X43Y37         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/Q
                         net (fo=1, routed)           0.459     2.056    led_pins_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.326     3.381 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.381    led_pins[1]
    P14                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 3.300     3.325    
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.381    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 1.413ns (73.724%)  route 0.504ns (26.276%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.300ns
  Clock Path Skew:        -1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.466    U0/led_ctl_i0/clk_pin
    SLICE_X41Y55         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/Q
                         net (fo=1, routed)           0.504     2.098    led_pins_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.285     3.383 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.383    led_pins[3]
    M14                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 3.300     3.325    
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.383    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 1.371ns (69.490%)  route 0.602ns (30.510%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.300ns
  Clock Path Skew:        -1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.466    U0/led_ctl_i0/clk_pin
    SLICE_X41Y55         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/Q
                         net (fo=1, routed)           0.602     2.209    led_pins_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.230     3.439 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.439    led_pins[2]
    N16                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 3.300     3.325    
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 1.409ns (71.495%)  route 0.562ns (28.505%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.300ns
  Clock Path Skew:        -1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.469    U0/led_ctl_i0/clk_pin
    SLICE_X43Y37         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/Q
                         net (fo=1, routed)           0.562     2.172    led_pins_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.439 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.439    led_pins[0]
    R14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                 3.300     3.325    
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.114    





