Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto faaf9094e2b44f90b11ce91c4efa580b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg_1_testbench_behav xil_defaultlib.sseg_1_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4_2b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1_
Compiling module xil_defaultlib.sseg1_wrapper
Compiling module xil_defaultlib.sseg_1_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg_1_testbench_behav
