`timescale 1ns / 1ps

module Adder(
input [31:0]in_1, 
input [31:0]in_2, 
output [31:0]Sum_out
    );
    assign Sum_out=in_1+in_2;

endmodule
