# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FLS.srcs/sources_1/new/ALU.v" \
"../../../../FLS.srcs/sources_1/new/FLS.v" \
"../../../../FLS.srcs/sources_1/new/d_trigger.v" \
"../../../../FLS.srcs/sources_1/new/mux.v" \
"../../../../FLS.srcs/sources_1/new/onebit_add.v" \
"../../../../FLS.srcs/sim_1/new/fls_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
