{"vcs1":{"timestamp_begin":1731056288.039158549, "rt":2.76, "ut":1.54, "st":0.34}}
{"vcselab":{"timestamp_begin":1731056290.897183679, "rt":0.97, "ut":0.27, "st":0.21}}
{"link":{"timestamp_begin":1731056291.960292871, "rt":0.36, "ut":0.11, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731056287.169078363}
{"VCS_COMP_START_TIME": 1731056287.169078363}
{"VCS_COMP_END_TIME": 1731056295.918688717}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 334908}}
{"stitch_vcselab": {"peak_mem": 231620}}
