============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Tue Nov  1 19:46:57 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in ../../RTL/image_process.v(246)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(56)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(60)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(67)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(71)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(78)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(81)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(82)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 34 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.224628s wall, 1.187500s user + 0.046875s system = 1.234375s CPU (100.8%)

RUN-1004 : used memory is 238 MB, reserved memory is 217 MB, peak memory is 241 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 8004 instances
RUN-0007 : 2810 luts, 3224 seqs, 1149 mslices, 623 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 10743 nets
RUN-6004 WARNING: There are 179 nets with only 1 pin.
RUN-1001 : 7351 nets have 2 pins
RUN-1001 : 2158 nets have [3 - 5] pins
RUN-1001 : 881 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     330     
RUN-1001 :   No   |  No   |  Yes  |    1908     
RUN-1001 :   No   |  Yes  |  No   |     248     
RUN-1001 :   Yes  |  No   |  No   |     24      
RUN-1001 :   Yes  |  No   |  Yes  |     690     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    60   |  39   |    105     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 203
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8000 instances, 2810 luts, 3224 seqs, 1772 slices, 297 macros(1772 instances: 1149 mslices 623 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 2410 pins
PHY-0007 : Cell area utilization is 32%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 39963, tnet num: 10739, tinst num: 8000, tnode num: 50133, tedge num: 77875.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.361279s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (99.9%)

RUN-1004 : used memory is 344 MB, reserved memory is 325 MB, peak memory is 344 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10739 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.575691s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.84844e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8000.
PHY-3001 : Level 1 #clusters 1727.
PHY-3001 : End clustering;  0.029939s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 991340, overlap = 240.656
PHY-3002 : Step(2): len = 885197, overlap = 251.5
PHY-3002 : Step(3): len = 539873, overlap = 373.562
PHY-3002 : Step(4): len = 469076, overlap = 403.969
PHY-3002 : Step(5): len = 363314, overlap = 434.562
PHY-3002 : Step(6): len = 312321, overlap = 475.406
PHY-3002 : Step(7): len = 256006, overlap = 531.125
PHY-3002 : Step(8): len = 215408, overlap = 577.312
PHY-3002 : Step(9): len = 182275, overlap = 620.344
PHY-3002 : Step(10): len = 159627, overlap = 655.656
PHY-3002 : Step(11): len = 139021, overlap = 698.062
PHY-3002 : Step(12): len = 126243, overlap = 715.844
PHY-3002 : Step(13): len = 111718, overlap = 735.656
PHY-3002 : Step(14): len = 103250, overlap = 743.656
PHY-3002 : Step(15): len = 93459.4, overlap = 790.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.0721e-07
PHY-3002 : Step(16): len = 93818.9, overlap = 769.156
PHY-3002 : Step(17): len = 108498, overlap = 744
PHY-3002 : Step(18): len = 98615.2, overlap = 755.406
PHY-3002 : Step(19): len = 103107, overlap = 722.656
PHY-3002 : Step(20): len = 92306, overlap = 711.906
PHY-3002 : Step(21): len = 94845.9, overlap = 701.938
PHY-3002 : Step(22): len = 88664.7, overlap = 672.75
PHY-3002 : Step(23): len = 91650.2, overlap = 643.375
PHY-3002 : Step(24): len = 87018, overlap = 671.719
PHY-3002 : Step(25): len = 89987.6, overlap = 673.656
PHY-3002 : Step(26): len = 85539.8, overlap = 675.562
PHY-3002 : Step(27): len = 85948.4, overlap = 658.125
PHY-3002 : Step(28): len = 84118.4, overlap = 651.125
PHY-3002 : Step(29): len = 85794.6, overlap = 626.938
PHY-3002 : Step(30): len = 82910.1, overlap = 623.281
PHY-3002 : Step(31): len = 84192.7, overlap = 596.812
PHY-3002 : Step(32): len = 80755.1, overlap = 603.562
PHY-3002 : Step(33): len = 81915.9, overlap = 597.031
PHY-3002 : Step(34): len = 79087.2, overlap = 596.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.41442e-06
PHY-3002 : Step(35): len = 84400.1, overlap = 592.75
PHY-3002 : Step(36): len = 93075.8, overlap = 539.281
PHY-3002 : Step(37): len = 91702.9, overlap = 530.844
PHY-3002 : Step(38): len = 93258.4, overlap = 500
PHY-3002 : Step(39): len = 90673.1, overlap = 543.5
PHY-3002 : Step(40): len = 91015.6, overlap = 560.25
PHY-3002 : Step(41): len = 88064.3, overlap = 567.062
PHY-3002 : Step(42): len = 88703.6, overlap = 567.844
PHY-3002 : Step(43): len = 87414.2, overlap = 564.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.82884e-06
PHY-3002 : Step(44): len = 92596.3, overlap = 536.25
PHY-3002 : Step(45): len = 103457, overlap = 467.5
PHY-3002 : Step(46): len = 103969, overlap = 464.406
PHY-3002 : Step(47): len = 106819, overlap = 462.75
PHY-3002 : Step(48): len = 104392, overlap = 444.562
PHY-3002 : Step(49): len = 105937, overlap = 430
PHY-3002 : Step(50): len = 104565, overlap = 424.125
PHY-3002 : Step(51): len = 104918, overlap = 420.438
PHY-3002 : Step(52): len = 103259, overlap = 414
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.65768e-06
PHY-3002 : Step(53): len = 110264, overlap = 387.688
PHY-3002 : Step(54): len = 118864, overlap = 354.719
PHY-3002 : Step(55): len = 118156, overlap = 339.5
PHY-3002 : Step(56): len = 120313, overlap = 332.375
PHY-3002 : Step(57): len = 119432, overlap = 334.625
PHY-3002 : Step(58): len = 121442, overlap = 331.312
PHY-3002 : Step(59): len = 118899, overlap = 361.156
PHY-3002 : Step(60): len = 119839, overlap = 347.531
PHY-3002 : Step(61): len = 118265, overlap = 337.094
PHY-3002 : Step(62): len = 118987, overlap = 339.344
PHY-3002 : Step(63): len = 117249, overlap = 344
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.13154e-05
PHY-3002 : Step(64): len = 126317, overlap = 302.844
PHY-3002 : Step(65): len = 134079, overlap = 256.25
PHY-3002 : Step(66): len = 134697, overlap = 239.875
PHY-3002 : Step(67): len = 137016, overlap = 253.438
PHY-3002 : Step(68): len = 135342, overlap = 242.094
PHY-3002 : Step(69): len = 136341, overlap = 239.719
PHY-3002 : Step(70): len = 133826, overlap = 241
PHY-3002 : Step(71): len = 134507, overlap = 239.469
PHY-3002 : Step(72): len = 132815, overlap = 244.812
PHY-3002 : Step(73): len = 133513, overlap = 237.375
PHY-3002 : Step(74): len = 132786, overlap = 245.219
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.26307e-05
PHY-3002 : Step(75): len = 141611, overlap = 237.688
PHY-3002 : Step(76): len = 148644, overlap = 226.219
PHY-3002 : Step(77): len = 150308, overlap = 205.469
PHY-3002 : Step(78): len = 152855, overlap = 196.469
PHY-3002 : Step(79): len = 153248, overlap = 199.469
PHY-3002 : Step(80): len = 156470, overlap = 193.5
PHY-3002 : Step(81): len = 154170, overlap = 198.719
PHY-3002 : Step(82): len = 154821, overlap = 198.25
PHY-3002 : Step(83): len = 154104, overlap = 198.219
PHY-3002 : Step(84): len = 154688, overlap = 197.094
PHY-3002 : Step(85): len = 153334, overlap = 197.656
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.52614e-05
PHY-3002 : Step(86): len = 162590, overlap = 180.562
PHY-3002 : Step(87): len = 168552, overlap = 156.594
PHY-3002 : Step(88): len = 168447, overlap = 160.469
PHY-3002 : Step(89): len = 169895, overlap = 161.562
PHY-3002 : Step(90): len = 170793, overlap = 151.938
PHY-3002 : Step(91): len = 172260, overlap = 152.562
PHY-3002 : Step(92): len = 170144, overlap = 152.875
PHY-3002 : Step(93): len = 170539, overlap = 147.469
PHY-3002 : Step(94): len = 171801, overlap = 153.594
PHY-3002 : Step(95): len = 172837, overlap = 149
PHY-3002 : Step(96): len = 171067, overlap = 148.062
PHY-3002 : Step(97): len = 171539, overlap = 145.312
PHY-3002 : Step(98): len = 172470, overlap = 145.438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 9.05229e-05
PHY-3002 : Step(99): len = 180210, overlap = 145.469
PHY-3002 : Step(100): len = 185222, overlap = 135.125
PHY-3002 : Step(101): len = 185341, overlap = 130.219
PHY-3002 : Step(102): len = 186415, overlap = 121.531
PHY-3002 : Step(103): len = 187980, overlap = 122.5
PHY-3002 : Step(104): len = 188898, overlap = 124.594
PHY-3002 : Step(105): len = 188626, overlap = 123.156
PHY-3002 : Step(106): len = 188769, overlap = 120.594
PHY-3002 : Step(107): len = 189313, overlap = 123.031
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000181046
PHY-3002 : Step(108): len = 194744, overlap = 118.938
PHY-3002 : Step(109): len = 200234, overlap = 114.438
PHY-3002 : Step(110): len = 201276, overlap = 105.188
PHY-3002 : Step(111): len = 201740, overlap = 111.25
PHY-3002 : Step(112): len = 202333, overlap = 110.094
PHY-3002 : Step(113): len = 202532, overlap = 106.156
PHY-3002 : Step(114): len = 201970, overlap = 104.906
PHY-3002 : Step(115): len = 202274, overlap = 103.531
PHY-3002 : Step(116): len = 203191, overlap = 105.656
PHY-3002 : Step(117): len = 203407, overlap = 107.531
PHY-3002 : Step(118): len = 202352, overlap = 107.219
PHY-3002 : Step(119): len = 201941, overlap = 103.969
PHY-3002 : Step(120): len = 202338, overlap = 103.969
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000345577
PHY-3002 : Step(121): len = 206624, overlap = 101.75
PHY-3002 : Step(122): len = 211126, overlap = 100.781
PHY-3002 : Step(123): len = 213289, overlap = 89.0938
PHY-3002 : Step(124): len = 215360, overlap = 87.1875
PHY-3002 : Step(125): len = 217010, overlap = 87.1875
PHY-3002 : Step(126): len = 218249, overlap = 85.125
PHY-3002 : Step(127): len = 218707, overlap = 84.3125
PHY-3002 : Step(128): len = 219106, overlap = 83.6875
PHY-3002 : Step(129): len = 219454, overlap = 86.6875
PHY-3002 : Step(130): len = 219942, overlap = 81.5
PHY-3002 : Step(131): len = 219661, overlap = 79.75
PHY-3002 : Step(132): len = 219952, overlap = 79.125
PHY-3002 : Step(133): len = 219880, overlap = 76.125
PHY-3002 : Step(134): len = 220176, overlap = 76.1562
PHY-3002 : Step(135): len = 220346, overlap = 75.7812
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000682519
PHY-3002 : Step(136): len = 223326, overlap = 73.875
PHY-3002 : Step(137): len = 227232, overlap = 70.3125
PHY-3002 : Step(138): len = 228890, overlap = 67.4062
PHY-3002 : Step(139): len = 230266, overlap = 67.2812
PHY-3002 : Step(140): len = 231434, overlap = 69.5312
PHY-3002 : Step(141): len = 232521, overlap = 74.0312
PHY-3002 : Step(142): len = 232993, overlap = 74.2188
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00117435
PHY-3002 : Step(143): len = 234200, overlap = 69.7188
PHY-3002 : Step(144): len = 235973, overlap = 69.7188
PHY-3002 : Step(145): len = 237396, overlap = 70.4688
PHY-3002 : Step(146): len = 238763, overlap = 68.2188
PHY-3002 : Step(147): len = 239276, overlap = 68.2188
PHY-3002 : Step(148): len = 239712, overlap = 68.2188
PHY-3002 : Step(149): len = 240214, overlap = 66.5625
PHY-3002 : Step(150): len = 241206, overlap = 66.125
PHY-3002 : Step(151): len = 241248, overlap = 66.125
PHY-3002 : Step(152): len = 241175, overlap = 66.125
PHY-3002 : Step(153): len = 241150, overlap = 66.125
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00200373
PHY-3002 : Step(154): len = 242109, overlap = 66.125
PHY-3002 : Step(155): len = 243761, overlap = 65.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031917s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (146.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10743.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 384864, over cnt = 1027(2%), over = 5711, worst = 31
PHY-1001 : End global iterations;  0.330748s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (165.3%)

PHY-1001 : Congestion index: top1 = 78.97, top5 = 52.41, top10 = 41.50, top15 = 35.25.
PHY-3001 : End congestion estimation;  0.473899s wall, 0.625000s user + 0.062500s system = 0.687500s CPU (145.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10739 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.246080s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.78484e-05
PHY-3002 : Step(156): len = 358614, overlap = 10.6875
PHY-3002 : Step(157): len = 355769, overlap = 8.78125
PHY-3002 : Step(158): len = 342428, overlap = 11.9375
PHY-3002 : Step(159): len = 335864, overlap = 16.3125
PHY-3002 : Step(160): len = 330883, overlap = 20.9062
PHY-3002 : Step(161): len = 328928, overlap = 12.9375
PHY-3002 : Step(162): len = 321435, overlap = 10.1875
PHY-3002 : Step(163): len = 313220, overlap = 10.1875
PHY-3002 : Step(164): len = 312415, overlap = 10.9375
PHY-3002 : Step(165): len = 302658, overlap = 11.0625
PHY-3002 : Step(166): len = 302243, overlap = 11.75
PHY-3002 : Step(167): len = 296081, overlap = 10.5312
PHY-3002 : Step(168): len = 296081, overlap = 10.5312
PHY-3002 : Step(169): len = 293522, overlap = 11.6562
PHY-3002 : Step(170): len = 293372, overlap = 11.5938
PHY-3002 : Step(171): len = 292283, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000175697
PHY-3002 : Step(172): len = 295245, overlap = 9.90625
PHY-3002 : Step(173): len = 296194, overlap = 9.125
PHY-3002 : Step(174): len = 298649, overlap = 9.40625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000351393
PHY-3002 : Step(175): len = 303239, overlap = 10
PHY-3002 : Step(176): len = 312371, overlap = 9.25
PHY-3002 : Step(177): len = 319154, overlap = 7.1875
PHY-3002 : Step(178): len = 320774, overlap = 8.25
PHY-3002 : Step(179): len = 319040, overlap = 8.75
PHY-3002 : Step(180): len = 318003, overlap = 8.875
PHY-3002 : Step(181): len = 315425, overlap = 8.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000702787
PHY-3002 : Step(182): len = 318210, overlap = 9.4375
PHY-3002 : Step(183): len = 321768, overlap = 10.125
PHY-3002 : Step(184): len = 326920, overlap = 9.4375
PHY-3002 : Step(185): len = 332014, overlap = 9.875
PHY-3002 : Step(186): len = 336936, overlap = 10.6875
PHY-3002 : Step(187): len = 339317, overlap = 11.125
PHY-3002 : Step(188): len = 338740, overlap = 9.6875
PHY-3002 : Step(189): len = 337446, overlap = 9.25
PHY-3002 : Step(190): len = 335896, overlap = 9.5625
PHY-3002 : Step(191): len = 334515, overlap = 9.6875
PHY-3002 : Step(192): len = 333689, overlap = 10.5
PHY-3002 : Step(193): len = 332867, overlap = 10
PHY-3002 : Step(194): len = 332004, overlap = 7.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00140557
PHY-3002 : Step(195): len = 332785, overlap = 6.625
PHY-3002 : Step(196): len = 335665, overlap = 6.1875
PHY-3002 : Step(197): len = 339019, overlap = 6.375
PHY-3002 : Step(198): len = 341772, overlap = 5.375
PHY-3002 : Step(199): len = 343642, overlap = 4.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00262462
PHY-3002 : Step(200): len = 344424, overlap = 4.9375
PHY-3002 : Step(201): len = 346635, overlap = 4.4375
PHY-3002 : Step(202): len = 349104, overlap = 4.4375
PHY-3002 : Step(203): len = 351458, overlap = 4.4375
PHY-3002 : Step(204): len = 354241, overlap = 4.625
PHY-3002 : Step(205): len = 355302, overlap = 5.0625
PHY-3002 : Step(206): len = 355901, overlap = 5.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 48/10743.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 400848, over cnt = 1462(4%), over = 5971, worst = 24
PHY-1001 : End global iterations;  0.580102s wall, 0.921875s user + 0.078125s system = 1.000000s CPU (172.4%)

PHY-1001 : Congestion index: top1 = 59.66, top5 = 46.70, top10 = 40.15, top15 = 35.91.
PHY-3001 : End congestion estimation;  0.716093s wall, 1.062500s user + 0.078125s system = 1.140625s CPU (159.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10739 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.255825s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000126632
PHY-3002 : Step(207): len = 346786, overlap = 79.4375
PHY-3002 : Step(208): len = 345603, overlap = 65.125
PHY-3002 : Step(209): len = 337266, overlap = 52.1562
PHY-3002 : Step(210): len = 334296, overlap = 52.5938
PHY-3002 : Step(211): len = 329420, overlap = 51.4062
PHY-3002 : Step(212): len = 326994, overlap = 49.1562
PHY-3002 : Step(213): len = 323215, overlap = 44.25
PHY-3002 : Step(214): len = 321460, overlap = 47.25
PHY-3002 : Step(215): len = 318089, overlap = 44.25
PHY-3002 : Step(216): len = 315339, overlap = 44.6875
PHY-3002 : Step(217): len = 313774, overlap = 44.625
PHY-3002 : Step(218): len = 310503, overlap = 43.1562
PHY-3002 : Step(219): len = 309259, overlap = 42.4062
PHY-3002 : Step(220): len = 307899, overlap = 42.3125
PHY-3002 : Step(221): len = 307079, overlap = 40.0312
PHY-3002 : Step(222): len = 303976, overlap = 38.625
PHY-3002 : Step(223): len = 302928, overlap = 39.9062
PHY-3002 : Step(224): len = 300944, overlap = 39.9688
PHY-3002 : Step(225): len = 299634, overlap = 40.875
PHY-3002 : Step(226): len = 298242, overlap = 43.4062
PHY-3002 : Step(227): len = 297534, overlap = 39.9062
PHY-3002 : Step(228): len = 296358, overlap = 38.0312
PHY-3002 : Step(229): len = 295485, overlap = 33.7812
PHY-3002 : Step(230): len = 294637, overlap = 35.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000253264
PHY-3002 : Step(231): len = 298916, overlap = 35.375
PHY-3002 : Step(232): len = 302115, overlap = 35
PHY-3002 : Step(233): len = 305558, overlap = 32.875
PHY-3002 : Step(234): len = 307042, overlap = 34.2188
PHY-3002 : Step(235): len = 307152, overlap = 33.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000506528
PHY-3002 : Step(236): len = 310489, overlap = 33.8438
PHY-3002 : Step(237): len = 313310, overlap = 33.4062
PHY-3002 : Step(238): len = 317421, overlap = 30.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 39963, tnet num: 10739, tinst num: 8000, tnode num: 50133, tedge num: 77875.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.430475s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (100.5%)

RUN-1004 : used memory is 388 MB, reserved memory is 372 MB, peak memory is 407 MB
OPT-1001 : Total overflow 295.59 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 158/10743.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 370552, over cnt = 1392(3%), over = 4865, worst = 19
PHY-1001 : End global iterations;  0.626471s wall, 1.000000s user + 0.187500s system = 1.187500s CPU (189.6%)

PHY-1001 : Congestion index: top1 = 67.03, top5 = 44.94, top10 = 37.04, top15 = 32.74.
PHY-1001 : End incremental global routing;  0.778085s wall, 1.156250s user + 0.187500s system = 1.343750s CPU (172.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10739 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.271725s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.217030s wall, 1.593750s user + 0.187500s system = 1.781250s CPU (146.4%)

OPT-1001 : Current memory(MB): used = 400, reserve = 385, peak = 407.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8338/10743.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 370552, over cnt = 1392(3%), over = 4865, worst = 19
PHY-1002 : len = 391744, over cnt = 829(2%), over = 2035, worst = 19
PHY-1002 : len = 406392, over cnt = 286(0%), over = 622, worst = 12
PHY-1002 : len = 410800, over cnt = 42(0%), over = 101, worst = 8
PHY-1002 : len = 411824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.596177s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (157.3%)

PHY-1001 : Congestion index: top1 = 56.59, top5 = 40.52, top10 = 34.31, top15 = 31.05.
OPT-1001 : End congestion update;  0.730832s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (147.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10739 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.209130s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.1%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.940118s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (136.3%)

OPT-1001 : Current memory(MB): used = 403, reserve = 388, peak = 407.
OPT-1001 : End physical optimization;  3.666496s wall, 4.390625s user + 0.187500s system = 4.578125s CPU (124.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2810 LUT to BLE ...
SYN-4008 : Packed 2810 LUT and 1618 SEQ to BLE.
SYN-4003 : Packing 1606 remaining SEQ's ...
SYN-4005 : Packed 707 SEQ with LUT/SLICE
SYN-4006 : 716 single LUT's are left
SYN-4006 : 899 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3709/8195 primitive instances ...
PHY-3001 : End packing;  0.408715s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.4%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4066 instances
RUN-1001 : 1934 mslices, 1934 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9197 nets
RUN-6004 WARNING: There are 179 nets with only 1 pin.
RUN-1001 : 5751 nets have 2 pins
RUN-1001 : 2198 nets have [3 - 5] pins
RUN-1001 : 903 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4062 instances, 3868 slices, 297 macros(1772 instances: 1149 mslices 623 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1353 pins
PHY-3001 : Cell area utilization is 46%
PHY-3001 : After packing: Len = 316527, Over = 94.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4766/9197.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 393968, over cnt = 524(1%), over = 804, worst = 7
PHY-1002 : len = 396216, over cnt = 310(0%), over = 411, worst = 7
PHY-1002 : len = 398960, over cnt = 138(0%), over = 175, worst = 5
PHY-1002 : len = 400592, over cnt = 30(0%), over = 38, worst = 4
PHY-1002 : len = 400992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.631660s wall, 0.875000s user + 0.046875s system = 0.921875s CPU (145.9%)

PHY-1001 : Congestion index: top1 = 54.63, top5 = 38.82, top10 = 32.59, top15 = 29.42.
PHY-3001 : End congestion estimation;  0.808734s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (135.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 34519, tnet num: 9193, tinst num: 4062, tnode num: 41854, tedge num: 71547.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.516236s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (100.0%)

RUN-1004 : used memory is 409 MB, reserved memory is 396 MB, peak memory is 409 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9193 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.768578s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.69742e-05
PHY-3002 : Step(239): len = 300953, overlap = 98.5
PHY-3002 : Step(240): len = 298237, overlap = 102.5
PHY-3002 : Step(241): len = 289843, overlap = 101.25
PHY-3002 : Step(242): len = 286829, overlap = 105
PHY-3002 : Step(243): len = 282535, overlap = 111.75
PHY-3002 : Step(244): len = 280452, overlap = 115
PHY-3002 : Step(245): len = 280174, overlap = 115.25
PHY-3002 : Step(246): len = 278905, overlap = 115
PHY-3002 : Step(247): len = 278278, overlap = 122
PHY-3002 : Step(248): len = 277285, overlap = 123
PHY-3002 : Step(249): len = 276161, overlap = 123.25
PHY-3002 : Step(250): len = 275909, overlap = 127.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.39484e-05
PHY-3002 : Step(251): len = 281324, overlap = 117.75
PHY-3002 : Step(252): len = 282763, overlap = 114.25
PHY-3002 : Step(253): len = 288011, overlap = 107.25
PHY-3002 : Step(254): len = 290342, overlap = 102
PHY-3002 : Step(255): len = 292417, overlap = 97.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107897
PHY-3002 : Step(256): len = 299804, overlap = 87
PHY-3002 : Step(257): len = 301440, overlap = 83.5
PHY-3002 : Step(258): len = 305093, overlap = 78.5
PHY-3002 : Step(259): len = 306960, overlap = 80.75
PHY-3002 : Step(260): len = 310213, overlap = 72
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.739261s wall, 0.468750s user + 1.531250s system = 2.000000s CPU (270.5%)

PHY-3001 : Trial Legalized: Len = 343524
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 348/9197.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 404512, over cnt = 823(2%), over = 1523, worst = 9
PHY-1002 : len = 410000, over cnt = 481(1%), over = 773, worst = 8
PHY-1002 : len = 415784, over cnt = 157(0%), over = 225, worst = 6
PHY-1002 : len = 416976, over cnt = 62(0%), over = 88, worst = 4
PHY-1002 : len = 418016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.159970s wall, 1.781250s user + 0.015625s system = 1.796875s CPU (154.9%)

PHY-1001 : Congestion index: top1 = 46.38, top5 = 36.60, top10 = 31.93, top15 = 29.27.
PHY-3001 : End congestion estimation;  1.348506s wall, 1.968750s user + 0.015625s system = 1.984375s CPU (147.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9193 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.242176s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.52835e-05
PHY-3002 : Step(261): len = 331239, overlap = 4.75
PHY-3002 : Step(262): len = 321569, overlap = 16.25
PHY-3002 : Step(263): len = 316409, overlap = 23.5
PHY-3002 : Step(264): len = 315096, overlap = 28
PHY-3002 : Step(265): len = 313197, overlap = 30
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009269s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (168.6%)

PHY-3001 : Legalized: Len = 324971, Over = 0
PHY-3001 : Spreading special nets. 35 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030229s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.7%)

PHY-3001 : 43 instances has been re-located, deltaX = 8, deltaY = 27, maxDist = 2.
PHY-3001 : Final: Len = 325611, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 34519, tnet num: 9193, tinst num: 4062, tnode num: 41854, tedge num: 71547.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.638806s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (100.1%)

RUN-1004 : used memory is 413 MB, reserved memory is 401 MB, peak memory is 423 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4096/9197.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 396928, over cnt = 646(1%), over = 925, worst = 8
PHY-1002 : len = 399168, over cnt = 365(1%), over = 501, worst = 5
PHY-1002 : len = 402048, over cnt = 187(0%), over = 254, worst = 5
PHY-1002 : len = 404664, over cnt = 27(0%), over = 35, worst = 3
PHY-1002 : len = 405104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.841931s wall, 1.171875s user + 0.093750s system = 1.265625s CPU (150.3%)

PHY-1001 : Congestion index: top1 = 46.55, top5 = 36.19, top10 = 31.65, top15 = 29.04.
PHY-1001 : End incremental global routing;  1.017535s wall, 1.343750s user + 0.093750s system = 1.437500s CPU (141.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9193 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.253167s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.442977s wall, 1.765625s user + 0.093750s system = 1.859375s CPU (128.9%)

OPT-1001 : Current memory(MB): used = 417, reserve = 405, peak = 423.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7814/9197.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 405104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055225s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (84.9%)

PHY-1001 : Congestion index: top1 = 46.55, top5 = 36.19, top10 = 31.65, top15 = 29.04.
OPT-1001 : End congestion update;  0.208962s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9193 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.227563s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (103.0%)

OPT-0007 : Start: WNS 4195 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.436651s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (100.2%)

OPT-1001 : Current memory(MB): used = 419, reserve = 406, peak = 423.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9193 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.224313s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7814/9197.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 405104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.056125s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (111.4%)

PHY-1001 : Congestion index: top1 = 46.55, top5 = 36.19, top10 = 31.65, top15 = 29.04.
PHY-1001 : End incremental global routing;  0.211001s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9193 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.288504s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (97.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7814/9197.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 405104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.059243s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (79.1%)

PHY-1001 : Congestion index: top1 = 46.55, top5 = 36.19, top10 = 31.65, top15 = 29.04.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9193 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.229726s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4195 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 46.137931
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.765956s wall, 5.312500s user + 0.109375s system = 5.421875s CPU (113.8%)

RUN-1003 : finish command "place" in  25.937312s wall, 44.250000s user + 10.625000s system = 54.875000s CPU (211.6%)

RUN-1004 : used memory is 384 MB, reserved memory is 368 MB, peak memory is 423 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_place.db" in  1.094844s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (165.5%)

RUN-1004 : used memory is 384 MB, reserved memory is 369 MB, peak memory is 437 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4066 instances
RUN-1001 : 1934 mslices, 1934 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9197 nets
RUN-6004 WARNING: There are 179 nets with only 1 pin.
RUN-1001 : 5751 nets have 2 pins
RUN-1001 : 2198 nets have [3 - 5] pins
RUN-1001 : 903 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 73 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 34519, tnet num: 9193, tinst num: 4062, tnode num: 41854, tedge num: 71547.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.512784s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (99.2%)

RUN-1004 : used memory is 402 MB, reserved memory is 389 MB, peak memory is 437 MB
PHY-1001 : 1934 mslices, 1934 lslices, 144 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9193 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 380136, over cnt = 904(2%), over = 1617, worst = 9
PHY-1002 : len = 385544, over cnt = 577(1%), over = 971, worst = 9
PHY-1002 : len = 393816, over cnt = 139(0%), over = 214, worst = 6
PHY-1002 : len = 395792, over cnt = 14(0%), over = 26, worst = 4
PHY-1002 : len = 396064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.098609s wall, 1.671875s user + 0.171875s system = 1.843750s CPU (167.8%)

PHY-1001 : Congestion index: top1 = 48.47, top5 = 36.73, top10 = 31.89, top15 = 29.09.
PHY-1001 : End global routing;  1.265270s wall, 1.828125s user + 0.187500s system = 2.015625s CPU (159.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 439, reserve = 426, peak = 441.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0[24] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0[23] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0[22] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0[21] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 693, reserve = 684, peak = 693.
PHY-1001 : End build detailed router design. 4.012764s wall, 4.015625s user + 0.000000s system = 4.015625s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 106176, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.339708s wall, 4.312500s user + 0.000000s system = 4.312500s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 727, reserve = 719, peak = 727.
PHY-1001 : End phase 1; 4.345841s wall, 4.312500s user + 0.000000s system = 4.312500s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 3931 net; 3.658906s wall, 3.656250s user + 0.000000s system = 3.656250s CPU (99.9%)

PHY-1022 : len = 962536, over cnt = 351(0%), over = 351, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 733, reserve = 724, peak = 733.
PHY-1001 : End initial routed; 14.319806s wall, 21.421875s user + 0.062500s system = 21.484375s CPU (150.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7472(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.998928s wall, 1.984375s user + 0.015625s system = 2.000000s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 742, reserve = 734, peak = 742.
PHY-1001 : End phase 2; 16.318801s wall, 23.406250s user + 0.078125s system = 23.484375s CPU (143.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 962536, over cnt = 351(0%), over = 351, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.030942s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 960376, over cnt = 128(0%), over = 128, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.235294s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (159.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 960960, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.154375s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (141.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 960968, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.082288s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (132.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 961056, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.067875s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (115.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7472(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.002084s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 96 feed throughs used by 66 nets
PHY-1001 : End commit to database; 0.967045s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 786, reserve = 779, peak = 786.
PHY-1001 : End phase 3; 3.743591s wall, 3.968750s user + 0.015625s system = 3.984375s CPU (106.4%)

PHY-1003 : Routed, final wirelength = 961056
PHY-1001 : Current memory(MB): used = 788, reserve = 781, peak = 788.
PHY-1001 : End export database. 0.028671s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.0%)

PHY-1001 : End detail routing;  28.746616s wall, 36.000000s user + 0.109375s system = 36.109375s CPU (125.6%)

RUN-1003 : finish command "route" in  31.878864s wall, 39.671875s user + 0.312500s system = 39.984375s CPU (125.4%)

RUN-1004 : used memory is 744 MB, reserved memory is 737 MB, peak memory is 788 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     6495   out of  19600   33.14%
#reg                     3266   out of  19600   16.66%
#le                      7394
  #lut only              4128   out of   7394   55.83%
  #reg only               899   out of   7394   12.16%
  #lut&reg               2367   out of   7394   32.01%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                        Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                             1585
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                          180
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                          46
#4        u_camera_init/divider2[8]                                  GCLK               mslice             Sdram_Control_4Port/control1/lt0_syn_71.q1    22
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                          20
#6        u_camera_init/divider2[7]                                  GCLK               mslice             Sdram_Control_4Port/control1/lt0_syn_71.q0    18
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_RGBYCbCr/reg1_syn_61.f0     10
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_24.f1     9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                              6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                          0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                          0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |7394   |4723    |1772    |3266    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |828    |505     |199     |413     |2       |0       |
|    command1                          |command                                    |62     |61      |0       |48      |0       |0       |
|    control1                          |control_interface                          |99     |62      |24      |52      |0       |0       |
|    data_path1                        |sdr_data_path                              |11     |11      |0       |4       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |131    |60      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |131    |60      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |19      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |20      |0       |35      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |124    |61      |18      |98      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |61      |18      |98      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |21      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |20      |0       |32      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |154    |90      |64      |27      |0       |0       |
|  u_camera_init                       |camera_init                                |541    |522     |13      |96      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |165    |164     |0       |46      |0       |0       |
|  u_camera_reader                     |camera_reader                              |91     |40      |17      |58      |0       |0       |
|  u_image_process                     |image_process                              |5450   |3317    |1401    |2562    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |174    |116     |45      |76      |2       |0       |
|      u_three_martix_4                |three_martix                               |165    |109     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |1      |1       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |178    |119     |45      |82      |2       |0       |
|      u_three_martix_3                |three_martix                               |166    |111     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Gesture_recognition             |Gesture_recognition                        |400    |114     |112     |223     |0       |9       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1928   |1257    |449     |938     |0       |20      |
|      u_Divider_1                     |Divider                                    |162    |99      |32      |92      |0       |0       |
|      u_Divider_2                     |Divider                                    |108    |64      |32      |37      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |266    |150     |46      |162     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |193    |110     |46      |93      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |188    |106     |46      |84      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |159    |106     |45      |65      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |6      |2       |0       |6       |0       |0       |
|      u_three_martix                  |three_martix                               |153    |104     |45      |59      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |726    |431     |235     |262     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |498    |308     |190     |129     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |25      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |15      |0       |0       |
|      u_three_martix                  |three_martix                               |228    |123     |45      |133     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |715    |425     |235     |261     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |490    |300     |190     |124     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |85     |55      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |87     |57      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |14      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |6       |0       |0       |
|      u_three_martix                  |three_martix                               |225    |125     |45      |137     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |398    |284     |81      |206     |0       |0       |
|      u_Divider_1                     |Divider                                    |180    |115     |32      |110     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |165    |82      |14      |143     |0       |0       |
|    u_Sobel_Process                   |Sobel_Process                              |424    |241     |120     |179     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |200    |125     |75      |51      |0       |0       |
|      u_three_martix_2                |three_martix                               |224    |116     |45      |128     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |164    |125     |36      |64      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |99     |75      |24      |32      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5682  
    #2          2       1220  
    #3          3       509   
    #4          4       421   
    #5        5-10      909   
    #6        11-50     127   
    #7       51-100      15   
    #8       101-500     3    
    #9        >500       1    
  Average     2.56            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.294139s wall, 2.093750s user + 0.015625s system = 2.109375s CPU (163.0%)

RUN-1004 : used memory is 745 MB, reserved memory is 738 MB, peak memory is 797 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4062
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 9197, pip num: 76954
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 96
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3092 valid insts, and 230896 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.429398s wall, 79.609375s user + 0.531250s system = 80.140625s CPU (1246.5%)

RUN-1004 : used memory is 742 MB, reserved memory is 735 MB, peak memory is 928 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221101_194657.log"
