{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636977923111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636977923111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 14:05:22 2021 " "Processing started: Mon Nov 15 14:05:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636977923111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636977923111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Assignment2 -c Assignment2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Assignment2 -c Assignment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636977923111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636977923783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636977923783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file assignment2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment2 " "Found entity 1: Assignment2" {  } { { "Assignment2.bdf" "" { Schematic "E:/Microprocessor Lab/Assignment2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636977932811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636977932811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Assignment2 " "Elaborating entity \"Assignment2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636977933123 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoding.bdf 1 1 " "Using design file decoding.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoding " "Found entity 1: decoding" {  } { { "decoding.bdf" "" { Schematic "E:/Microprocessor Lab/decoding.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636977933155 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636977933155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoding decoding:inst " "Elaborating entity \"decoding\" for hierarchy \"decoding:inst\"" {  } { { "Assignment2.bdf" "inst" { Schematic "E:/Microprocessor Lab/Assignment2.bdf" { { 120 280 432 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933155 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg.bdf 1 1 " "Using design file reg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636977933170 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636977933170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg decoding:inst\|Reg:A " "Elaborating entity \"Reg\" for hierarchy \"decoding:inst\|Reg:A\"" {  } { { "decoding.bdf" "A" { Schematic "E:/Microprocessor Lab/decoding.bdf" { { -24 1928 2080 72 "A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX decoding:inst\|Reg:A\|BUSMUX:inst11 " "Elaborating entity \"BUSMUX\" for hierarchy \"decoding:inst\|Reg:A\|BUSMUX:inst11\"" {  } { { "reg.bdf" "inst11" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 104 1392 1504 192 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoding:inst\|Reg:A\|BUSMUX:inst11 " "Elaborated megafunction instantiation \"decoding:inst\|Reg:A\|BUSMUX:inst11\"" {  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 104 1392 1504 192 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoding:inst\|Reg:A\|BUSMUX:inst11 " "Instantiated megafunction \"decoding:inst\|Reg:A\|BUSMUX:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636977933233 ""}  } { { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 104 1392 1504 192 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636977933233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux decoding:inst\|Reg:A\|BUSMUX:inst11\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"decoding:inst\|Reg:A\|BUSMUX:inst11\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoding:inst\|Reg:A\|BUSMUX:inst11\|lpm_mux:\$00000 decoding:inst\|Reg:A\|BUSMUX:inst11 " "Elaborated megafunction instantiation \"decoding:inst\|Reg:A\|BUSMUX:inst11\|lpm_mux:\$00000\", which is child of megafunction instantiation \"decoding:inst\|Reg:A\|BUSMUX:inst11\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "reg.bdf" "" { Schematic "E:/Microprocessor Lab/reg.bdf" { { 104 1392 1504 192 "inst11" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pjc " "Found entity 1: mux_pjc" {  } { { "db/mux_pjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_pjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636977933373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636977933373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pjc decoding:inst\|Reg:A\|BUSMUX:inst11\|lpm_mux:\$00000\|mux_pjc:auto_generated " "Elaborating entity \"mux_pjc\" for hierarchy \"decoding:inst\|Reg:A\|BUSMUX:inst11\|lpm_mux:\$00000\|mux_pjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933373 ""}
{ "Warning" "WSGN_SEARCH_FILE" "integration.bdf 1 1 " "Using design file integration.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Integration " "Found entity 1: Integration" {  } { { "integration.bdf" "" { Schematic "E:/Microprocessor Lab/integration.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636977933405 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636977933405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integration decoding:inst\|Integration:inst3 " "Elaborating entity \"Integration\" for hierarchy \"decoding:inst\|Integration:inst3\"" {  } { { "decoding.bdf" "inst3" { Schematic "E:/Microprocessor Lab/decoding.bdf" { { 224 1240 1392 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX decoding:inst\|Integration:inst3\|BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"decoding:inst\|Integration:inst3\|BUSMUX:inst6\"" {  } { { "integration.bdf" "inst6" { Schematic "E:/Microprocessor Lab/integration.bdf" { { 176 824 936 264 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoding:inst\|Integration:inst3\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"decoding:inst\|Integration:inst3\|BUSMUX:inst6\"" {  } { { "integration.bdf" "" { Schematic "E:/Microprocessor Lab/integration.bdf" { { 176 824 936 264 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoding:inst\|Integration:inst3\|BUSMUX:inst6 " "Instantiated megafunction \"decoding:inst\|Integration:inst3\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636977933420 ""}  } { { "integration.bdf" "" { Schematic "E:/Microprocessor Lab/integration.bdf" { { 176 824 936 264 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636977933420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux decoding:inst\|Integration:inst3\|BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"decoding:inst\|Integration:inst3\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933420 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoding:inst\|Integration:inst3\|BUSMUX:inst6\|lpm_mux:\$00000 decoding:inst\|Integration:inst3\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"decoding:inst\|Integration:inst3\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"decoding:inst\|Integration:inst3\|BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "integration.bdf" "" { Schematic "E:/Microprocessor Lab/integration.bdf" { { 176 824 936 264 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sjc " "Found entity 1: mux_sjc" {  } { { "db/mux_sjc.tdf" "" { Text "E:/Microprocessor Lab/db/mux_sjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636977933467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636977933467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sjc decoding:inst\|Integration:inst3\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated " "Elaborating entity \"mux_sjc\" for hierarchy \"decoding:inst\|Integration:inst3\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_sjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933467 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.bdf 1 1 " "Using design file fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.bdf" "" { Schematic "E:/Microprocessor Lab/fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636977933514 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636977933514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA decoding:inst\|Integration:inst3\|FA:inst1 " "Elaborating entity \"FA\" for hierarchy \"decoding:inst\|Integration:inst3\|FA:inst1\"" {  } { { "integration.bdf" "inst1" { Schematic "E:/Microprocessor Lab/integration.bdf" { { 360 184 328 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933514 ""}
{ "Warning" "WSGN_SEARCH_FILE" "assignment1.bdf 1 1 " "Using design file assignment1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment1 " "Found entity 1: Assignment1" {  } { { "assignment1.bdf" "" { Schematic "E:/Microprocessor Lab/assignment1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636977933530 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636977933530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment1 decoding:inst\|Integration:inst3\|FA:inst1\|Assignment1:inst4 " "Elaborating entity \"Assignment1\" for hierarchy \"decoding:inst\|Integration:inst3\|FA:inst1\|Assignment1:inst4\"" {  } { { "fa.bdf" "inst4" { Schematic "E:/Microprocessor Lab/fa.bdf" { { 192 960 1056 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933530 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bitwise.bdf 1 1 " "Using design file bitwise.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise " "Found entity 1: bitwise" {  } { { "bitwise.bdf" "" { Schematic "E:/Microprocessor Lab/bitwise.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636977933545 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636977933545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise decoding:inst\|Integration:inst3\|bitwise:inst2 " "Elaborating entity \"bitwise\" for hierarchy \"decoding:inst\|Integration:inst3\|bitwise:inst2\"" {  } { { "integration.bdf" "inst2" { Schematic "E:/Microprocessor Lab/integration.bdf" { { 472 176 336 568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX decoding:inst\|BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"decoding:inst\|BUSMUX:inst8\"" {  } { { "decoding.bdf" "inst8" { Schematic "E:/Microprocessor Lab/decoding.bdf" { { -200 280 392 -112 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoding:inst\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"decoding:inst\|BUSMUX:inst8\"" {  } { { "decoding.bdf" "" { Schematic "E:/Microprocessor Lab/decoding.bdf" { { -200 280 392 -112 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977933608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoding:inst\|BUSMUX:inst8 " "Instantiated megafunction \"decoding:inst\|BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636977933608 ""}  } { { "decoding.bdf" "" { Schematic "E:/Microprocessor Lab/decoding.bdf" { { -200 280 392 -112 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636977933608 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636977934233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636977934671 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636977934671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636977934795 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636977934795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636977934795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636977934795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636977934795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 14:05:34 2021 " "Processing ended: Mon Nov 15 14:05:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636977934795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636977934795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636977934795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636977934795 ""}
