Timing Analyzer report for toolflow
Mon Dec  2 18:37:52 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; toolflow                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 2.05        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  35.3%      ;
;     Processor 3            ;  17.2%      ;
;     Processor 4            ;  15.3%      ;
;     Processors 5-16        ;   3.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Mon Dec  2 18:37:37 2024 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 27.71 MHz ; 27.71 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; iCLK  ; -8.046 ; -131.519           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.278 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; iCLK  ; 6.749 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 1.385 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.624 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.046 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.118      ; 17.112     ;
; -7.981 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.118      ; 17.047     ;
; -7.977 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.118      ; 17.043     ;
; -7.604 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:1:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.118      ; 16.670     ;
; -7.331 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:1:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.118      ; 16.397     ;
; -7.089 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.119      ; 16.156     ;
; -7.021 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.118      ; 16.087     ;
; -6.939 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.118      ; 16.005     ;
; -6.916 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.118      ; 15.982     ;
; -6.792 ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_RegWR|s_Q                                                                                              ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.117      ; 15.857     ;
; -6.749 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_we_reg                                                                       ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.242     ; 15.455     ;
; -6.743 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.313     ; 15.378     ;
; -6.743 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.313     ; 15.378     ;
; -6.662 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg                                                                        ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.246     ; 15.364     ;
; -6.611 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                        ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.253     ; 15.306     ;
; -6.573 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.118      ; 15.639     ;
; -6.447 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_we_reg                                                                       ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.235     ; 15.160     ;
; -6.435 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.313     ; 15.070     ;
; -5.994 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:1:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.119      ; 15.061     ;
; -5.868 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0  ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 14.626     ;
; -5.726 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_RegWR|s_Q                                                                                              ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.313     ; 14.361     ;
; -5.596 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a28 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 14.354     ;
; -5.313 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.119      ; 14.380     ;
; -5.293 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg|dffg:\G_n_reg:1:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.119      ; 14.360     ;
; -5.235 ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                                ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.110      ; 14.293     ;
; -5.184 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a19 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.942     ;
; -5.168 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a6  ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.926     ;
; -5.141 ; ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_ALUOp|dffg:\G_n_reg:1:REGI|s_Q                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.313     ; 13.776     ;
; -5.061 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.153     ; 14.906     ;
; -5.014 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.119      ; 14.081     ;
; -4.993 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.119      ; 14.060     ;
; -4.959 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.118      ; 14.025     ;
; -4.940 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a5  ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.698     ;
; -4.939 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.164     ; 14.773     ;
; -4.909 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a24 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.667     ;
; -4.835 ; ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_ALUOp|dffg:\G_n_reg:0:REGI|s_Q                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.118      ; 13.901     ;
; -4.826 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a26 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.584     ;
; -4.817 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:22:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.166     ; 14.649     ;
; -4.811 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a17 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.569     ;
; -4.785 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[22]                 ; iCLK         ; iCLK        ; 10.000       ; -0.154     ; 14.629     ;
; -4.782 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.154     ; 14.626     ;
; -4.729 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a18 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.487     ;
; -4.717 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[28]                 ; iCLK         ; iCLK        ; 10.000       ; -0.154     ; 14.561     ;
; -4.707 ; reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:25:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.178     ; 14.527     ;
; -4.704 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:11:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.176     ; 14.526     ;
; -4.699 ; reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:11:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.176     ; 14.521     ;
; -4.682 ; reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.153     ; 14.527     ;
; -4.676 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[29]                 ; iCLK         ; iCLK        ; 10.000       ; -0.154     ; 14.520     ;
; -4.667 ; reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:22:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.166     ; 14.499     ;
; -4.667 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:9:REGI|s_Q                                                                                                          ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.188     ; 14.477     ;
; -4.663 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[22]                 ; iCLK         ; iCLK        ; 10.000       ; -0.165     ; 14.496     ;
; -4.660 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.165     ; 14.493     ;
; -4.630 ; reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.130     ; 14.498     ;
; -4.625 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:7:REGI|s_Q                                                                                                          ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.174     ; 14.449     ;
; -4.624 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.147     ; 14.475     ;
; -4.624 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a20 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.382     ;
; -4.618 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:5:REGI|s_Q                                                                                                          ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.174     ; 14.442     ;
; -4.604 ; reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:23:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.138     ; 14.464     ;
; -4.601 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.155     ; 14.444     ;
; -4.595 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[28]                 ; iCLK         ; iCLK        ; 10.000       ; -0.165     ; 14.428     ;
; -4.593 ; reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.164     ; 14.427     ;
; -4.590 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a13 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.348     ;
; -4.588 ; reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:2:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.133     ; 14.453     ;
; -4.588 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a23 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.346     ;
; -4.585 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a22 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.343     ;
; -4.582 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[26]                 ; iCLK         ; iCLK        ; 10.000       ; -0.154     ; 14.426     ;
; -4.582 ; reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:16:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.172     ; 14.408     ;
; -4.566 ; reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.155     ; 14.409     ;
; -4.560 ; reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:0:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.169     ; 14.389     ;
; -4.554 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[29]                 ; iCLK         ; iCLK        ; 10.000       ; -0.165     ; 14.387     ;
; -4.554 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a15 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.312     ;
; -4.544 ; reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.154     ; 14.388     ;
; -4.542 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a3  ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.300     ;
; -4.541 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:22:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[22]                 ; iCLK         ; iCLK        ; 10.000       ; -0.167     ; 14.372     ;
; -4.541 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:25:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.178     ; 14.361     ;
; -4.540 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[27]                 ; iCLK         ; iCLK        ; 10.000       ; -0.155     ; 14.383     ;
; -4.538 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:22:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.167     ; 14.369     ;
; -4.536 ; reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:0:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.169     ; 14.365     ;
; -4.533 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[25]                 ; iCLK         ; iCLK        ; 10.000       ; -0.155     ; 14.376     ;
; -4.525 ; reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:16:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.172     ; 14.351     ;
; -4.520 ; reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:18:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.172     ; 14.346     ;
; -4.514 ; reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.154     ; 14.358     ;
; -4.508 ; reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:6:REGI|s_Q                                                                                                          ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.174     ; 14.332     ;
; -4.508 ; reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:18:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.172     ; 14.334     ;
; -4.504 ; reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:16:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.149     ; 14.353     ;
; -4.500 ; reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:9:REGI|s_Q                                                                                                          ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.188     ; 14.310     ;
; -4.500 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a7  ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.258     ;
; -4.489 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.119      ; 13.556     ;
; -4.484 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a29 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.242     ;
; -4.481 ; reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.138     ; 14.341     ;
; -4.481 ; reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:17:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.130     ; 14.349     ;
; -4.479 ; reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:28:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.166     ; 14.311     ;
; -4.479 ; reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:2:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.148     ; 14.329     ;
; -4.474 ; reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:9:REGI|s_Q                                                                                                          ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.187     ; 14.285     ;
; -4.473 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:22:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[28]                 ; iCLK         ; iCLK        ; 10.000       ; -0.167     ; 14.304     ;
; -4.472 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:16:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.174     ; 14.296     ;
; -4.469 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a16 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.190     ; 13.227     ;
; -4.466 ; reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:2:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.169     ; 14.295     ;
; -4.463 ; reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:13:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.162     ; 14.299     ;
; -4.463 ; reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:7:REGI|s_Q                                                                                                          ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.174     ; 14.287     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.278 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:26:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 0.938      ;
; 0.291 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:27:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 0.951      ;
; 0.334 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:7:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.003      ;
; 0.334 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:13:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.003      ;
; 0.340 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:29:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.009      ;
; 0.342 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.011      ;
; 0.347 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.016      ;
; 0.349 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:31:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.018      ;
; 0.350 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.013      ;
; 0.350 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:1:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.014      ;
; 0.354 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.023      ;
; 0.355 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:12:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.024      ;
; 0.355 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:28:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.024      ;
; 0.361 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:6:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.030      ;
; 0.361 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:10:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.030      ;
; 0.361 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.025      ;
; 0.363 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.027      ;
; 0.363 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:25:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.032      ;
; 0.368 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.032      ;
; 0.370 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[0]                         ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.034      ;
; 0.382 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:8:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.051      ;
; 0.395 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:15:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.431      ; 1.048      ;
; 0.397 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.060      ;
; 0.399 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.063      ;
; 0.400 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:16:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.431      ; 1.053      ;
; 0.401 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:18:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.431      ; 1.054      ;
; 0.403 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.674      ;
; 0.418 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:20:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.431      ; 1.071      ;
; 0.421 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:21:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.431      ; 1.074      ;
; 0.429 ; fetch_logic:fetch_component|s_PC[1]                                                                                                                   ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; fetch_logic:fetch_component|s_PC[0]                                                                                                                   ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.469 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.735      ;
; 0.508 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:19:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.479      ; 1.173      ;
; 0.580 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.846      ;
; 0.627 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                  ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.894      ;
; 0.636 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[1]                         ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.300      ;
; 0.654 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:22:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:22:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.920      ;
; 0.655 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.921      ;
; 0.662 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:14:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.327      ;
; 0.670 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:30:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.430      ; 1.322      ;
; 0.672 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.430      ; 1.324      ;
; 0.692 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:22:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.357      ;
; 0.696 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.962      ;
; 0.705 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.971      ;
; 0.719 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q                                                                                        ; fetch_logic:fetch_component|s_PC[1]                                                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.985      ;
; 0.720 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI|s_Q                                                                                        ; fetch_logic:fetch_component|s_PC[0]                                                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.986      ;
; 0.759 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.054      ;
; 0.794 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:2:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.463      ; 1.479      ;
; 0.850 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:19:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.455      ; 1.527      ;
; 0.857 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:14:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.463      ; 1.542      ;
; 0.860 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:31:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:31:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.127      ;
; 0.870 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:12:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.462      ; 1.554      ;
; 0.871 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:7:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.462      ; 1.555      ;
; 0.881 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:10:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.462      ; 1.565      ;
; 0.882 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:26:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.455      ; 1.559      ;
; 0.901 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.462      ; 1.585      ;
; 0.903 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:21:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.574      ;
; 0.904 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:18:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.455      ; 1.581      ;
; 0.908 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:9:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.463      ; 1.593      ;
; 0.919 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.455      ; 1.596      ;
; 0.933 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:5:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.463      ; 1.618      ;
; 0.949 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:29:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.624      ;
; 0.968 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.234      ;
; 0.972 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:28:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:28:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 1.245      ;
; 0.991 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 1.672      ;
; 1.000 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:23:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.675      ;
; 1.000 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.054      ; 1.276      ;
; 1.022 ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.482      ; 1.690      ;
; 1.029 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.704      ;
; 1.050 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                  ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; -0.334     ; 0.902      ;
; 1.051 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:27:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:27:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; -0.333     ; 0.904      ;
; 1.054 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:31:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:31:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 1.339      ;
; 1.056 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:14:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:14:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; -0.333     ; 0.909      ;
; 1.066 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:16:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.741      ;
; 1.073 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:26:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:26:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; -0.334     ; 0.925      ;
; 1.084 ; EX_MEM_Reg:EX_MEM_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 1.297      ;
; 1.093 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:25:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.455      ; 1.770      ;
; 1.094 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:22:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.769      ;
; 1.096 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                        ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 1.371      ;
; 1.111 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:20:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.455      ; 1.788      ;
; 1.117 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:28:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.792      ;
; 1.139 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:17:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.814      ;
; 1.141 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:15:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.455      ; 1.818      ;
; 1.153 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:11:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.110      ; 1.449      ;
; 1.156 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:13:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.831      ;
; 1.179 ; fetch_logic:fetch_component|s_PC[4]                                                                                                                   ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.445      ;
; 1.184 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:6:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.455      ; 1.861      ;
; 1.186 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:28:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:28:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 1.461      ;
; 1.190 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:24:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.116      ; 1.492      ;
; 1.195 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:5:REGI|s_Q                                                                                     ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.092      ; 1.473      ;
; 1.206 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.512      ; 1.904      ;
; 1.208 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                  ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; -0.333     ; 1.061      ;
; 1.234 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:22:REGI|s_Q                                                                                 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:22:REGI|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.500      ;
; 1.234 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                          ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; -0.359     ; 1.061      ;
; 1.253 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                  ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; -0.333     ; 1.106      ;
; 1.254 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:3:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.929      ;
; 1.282 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:17:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.505      ; 1.973      ;
; 1.295 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI|s_Q                                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.017      ; 1.534      ;
; 1.310 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI|s_Q                                                                                       ; fetch_logic:fetch_component|s_PC[31]                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.577      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.749  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[18]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.947      ; 6.196      ;
; 6.749  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[20]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.947      ; 6.196      ;
; 6.749  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[22]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.947      ; 6.196      ;
; 6.749  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[23]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.947      ; 6.196      ;
; 6.749  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[26]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.947      ; 6.196      ;
; 6.749  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[28]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.947      ; 6.196      ;
; 6.749  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[29]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.947      ; 6.196      ;
; 6.749  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[31]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.947      ; 6.196      ;
; 6.852  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[17]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.946      ; 6.092      ;
; 6.982  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[19]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.946      ; 5.962      ;
; 6.982  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[21]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.946      ; 5.962      ;
; 6.982  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[24]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.946      ; 5.962      ;
; 6.982  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[25]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.946      ; 5.962      ;
; 6.982  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[27]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.946      ; 5.962      ;
; 7.047  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUSrc                                                                                                              ; iCLK         ; iCLK        ; 10.000       ; 3.130      ; 5.372      ;
; 7.047  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Branch                                                                                                              ; iCLK         ; iCLK        ; 10.000       ; 3.131      ; 5.373      ;
; 7.139  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jal                                                                                                                 ; iCLK         ; iCLK        ; 10.000       ; 3.033      ; 5.025      ;
; 7.188  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[0]                                                                                                            ; iCLK         ; iCLK        ; 10.000       ; 3.028      ; 5.087      ;
; 7.189  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[1]                                                                                                            ; iCLK         ; iCLK        ; 10.000       ; 3.029      ; 5.087      ;
; 7.233  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Zero_Extend                                                                                                         ; iCLK         ; iCLK        ; 10.000       ; 3.028      ; 5.087      ;
; 7.258  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemtoReg                                                                                                            ; iCLK         ; iCLK        ; 10.000       ; 3.117      ; 5.148      ;
; 7.319  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[3]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.932      ; 5.611      ;
; 7.330  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[1]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.948      ; 5.616      ;
; 7.330  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[30]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.948      ; 5.616      ;
; 7.330  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[0]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.948      ; 5.616      ;
; 7.334  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegDst                                                                                                              ; iCLK         ; iCLK        ; 10.000       ; 3.034      ; 5.006      ;
; 7.350  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegWrite                                                                                                            ; iCLK         ; iCLK        ; 10.000       ; 3.030      ; 4.811      ;
; 7.410  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemWrite                                                                                                            ; iCLK         ; iCLK        ; 10.000       ; 3.187      ; 5.087      ;
; 7.607  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[11]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.939      ; 5.330      ;
; 7.607  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[10]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.939      ; 5.330      ;
; 7.607  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[5]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.939      ; 5.330      ;
; 7.607  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[7]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.939      ; 5.330      ;
; 7.607  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[9]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.939      ; 5.330      ;
; 7.607  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[6]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.939      ; 5.330      ;
; 7.607  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[8]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.939      ; 5.330      ;
; 7.607  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[12]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.939      ; 5.330      ;
; 7.607  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[14]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.939      ; 5.330      ;
; 7.714  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jump                                                                                                                ; iCLK         ; iCLK        ; 10.000       ; 3.139      ; 4.692      ;
; 7.719  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.JumpReturn                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 3.136      ; 4.692      ;
; 7.746  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[2]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.941      ; 5.193      ;
; 7.746  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[4]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.941      ; 5.193      ;
; 7.949  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[13]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.940      ; 4.989      ;
; 7.949  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[15]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.940      ; 4.989      ;
; 7.949  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[16]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.940      ; 4.989      ;
; 16.862 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUSrc                                                                                                              ; iCLK         ; iCLK        ; 20.000       ; 3.130      ; 5.557      ;
; 16.863 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Branch                                                                                                              ; iCLK         ; iCLK        ; 20.000       ; 3.131      ; 5.557      ;
; 16.879 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[18]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.947      ; 6.066      ;
; 16.879 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[20]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.947      ; 6.066      ;
; 16.879 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[22]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.947      ; 6.066      ;
; 16.879 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[23]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.947      ; 6.066      ;
; 16.879 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[26]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.947      ; 6.066      ;
; 16.879 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[28]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.947      ; 6.066      ;
; 16.879 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[29]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.947      ; 6.066      ;
; 16.879 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[31]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.947      ; 6.066      ;
; 17.017 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[0]                                                                                                            ; iCLK         ; iCLK        ; 20.000       ; 3.028      ; 5.258      ;
; 17.018 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[1]                                                                                                            ; iCLK         ; iCLK        ; 20.000       ; 3.029      ; 5.258      ;
; 17.024 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[17]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.946      ; 5.920      ;
; 17.062 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Zero_Extend                                                                                                         ; iCLK         ; iCLK        ; 20.000       ; 3.028      ; 5.258      ;
; 17.063 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jal                                                                                                                 ; iCLK         ; iCLK        ; 20.000       ; 3.033      ; 5.101      ;
; 17.089 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[19]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.946      ; 5.855      ;
; 17.089 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[21]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.946      ; 5.855      ;
; 17.089 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[24]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.946      ; 5.855      ;
; 17.089 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[25]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.946      ; 5.855      ;
; 17.089 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[27]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.946      ; 5.855      ;
; 17.145 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemtoReg                                                                                                            ; iCLK         ; iCLK        ; 20.000       ; 3.117      ; 5.261      ;
; 17.239 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemWrite                                                                                                            ; iCLK         ; iCLK        ; 20.000       ; 3.187      ; 5.258      ;
; 17.249 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegDst                                                                                                              ; iCLK         ; iCLK        ; 20.000       ; 3.034      ; 5.091      ;
; 17.267 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegWrite                                                                                                            ; iCLK         ; iCLK        ; 20.000       ; 3.030      ; 4.894      ;
; 17.410 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[3]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.932      ; 5.520      ;
; 17.433 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[1]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.948      ; 5.513      ;
; 17.433 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[30]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.948      ; 5.513      ;
; 17.433 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[0]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.948      ; 5.513      ;
; 17.562 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jump                                                                                                                ; iCLK         ; iCLK        ; 20.000       ; 3.139      ; 4.844      ;
; 17.566 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.JumpReturn                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 3.136      ; 4.845      ;
; 17.698 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[11]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.939      ; 5.239      ;
; 17.698 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[10]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.939      ; 5.239      ;
; 17.698 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[5]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.939      ; 5.239      ;
; 17.698 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[7]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.939      ; 5.239      ;
; 17.698 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[9]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.939      ; 5.239      ;
; 17.698 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[6]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.939      ; 5.239      ;
; 17.698 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[8]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.939      ; 5.239      ;
; 17.698 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[12]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.939      ; 5.239      ;
; 17.698 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[14]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.939      ; 5.239      ;
; 17.877 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[2]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.941      ; 5.062      ;
; 17.877 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[4]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.941      ; 5.062      ;
; 18.006 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.165      ;
; 18.006 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.165      ;
; 18.006 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.165      ;
; 18.006 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.165      ;
; 18.006 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.165      ;
; 18.006 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.165      ;
; 18.006 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.165      ;
; 18.006 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.165      ;
; 18.006 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.165      ;
; 18.006 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.165      ;
; 18.006 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.165      ;
; 18.006 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.165      ;
; 18.006 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.165      ;
; 18.006 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.165      ;
; 18.006 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.249      ; 2.165      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.385  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jump                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 3.235      ; 4.620      ;
; 1.388  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.JumpReturn                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.232      ; 4.620      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.430  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 2.019      ;
; 1.452  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[13]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.052      ; 4.690      ;
; 1.452  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[15]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.052      ; 4.690      ;
; 1.452  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[16]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.052      ; 4.690      ;
; 1.609  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegWrite                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 3.121      ; 4.730      ;
; 1.640  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[2]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 3.053      ; 4.879      ;
; 1.640  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[4]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 3.053      ; 4.879      ;
; 1.727  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegDst                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 3.125      ; 4.852      ;
; 1.728  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jal                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 3.125      ; 4.853      ;
; 1.732  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemWrite                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 3.285      ; 5.017      ;
; 1.807  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemtoReg                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 3.212      ; 5.019      ;
; 1.812  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[11]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.050      ; 5.048      ;
; 1.812  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[10]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.050      ; 5.048      ;
; 1.812  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[5]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 3.050      ; 5.048      ;
; 1.812  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[7]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 3.050      ; 5.048      ;
; 1.812  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[9]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 3.050      ; 5.048      ;
; 1.812  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[6]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 3.050      ; 5.048      ;
; 1.812  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[8]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 3.050      ; 5.048      ;
; 1.812  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[12]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.050      ; 5.048      ;
; 1.812  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[14]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.050      ; 5.048      ;
; 1.888  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[1]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 3.121      ; 5.009      ;
; 1.908  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Zero_Extend                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 3.120      ; 5.028      ;
; 1.909  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[0]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 3.119      ; 5.028      ;
; 2.065  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[1]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 3.060      ; 5.311      ;
; 2.065  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[30]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.060      ; 5.311      ;
; 2.065  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[0]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 3.060      ; 5.311      ;
; 2.077  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Branch                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 3.227      ; 5.304      ;
; 2.078  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUSrc                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 3.226      ; 5.304      ;
; 2.089  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[3]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 3.043      ; 5.318      ;
; 2.397  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[19]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.057      ; 5.640      ;
; 2.397  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[21]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.057      ; 5.640      ;
; 2.397  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[24]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.057      ; 5.640      ;
; 2.397  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[25]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.057      ; 5.640      ;
; 2.397  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[27]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.057      ; 5.640      ;
; 2.458  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[17]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.058      ; 5.702      ;
; 2.597  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[18]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.059      ; 5.842      ;
; 2.597  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[20]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.059      ; 5.842      ;
; 2.597  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[22]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.059      ; 5.842      ;
; 2.597  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[23]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.059      ; 5.842      ;
; 2.597  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[26]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.059      ; 5.842      ;
; 2.597  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[28]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.059      ; 5.842      ;
; 2.597  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[29]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.059      ; 5.842      ;
; 2.597  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[31]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 3.059      ; 5.842      ;
; 11.218 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jump                                                                                                                ; iCLK         ; iCLK        ; -10.000      ; 3.235      ; 4.473      ;
; 11.222 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.JumpReturn                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 3.232      ; 4.474      ;
; 11.506 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegWrite                                                                                                            ; iCLK         ; iCLK        ; -10.000      ; 3.121      ; 4.647      ;
; 11.547 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemWrite                                                                                                            ; iCLK         ; iCLK        ; -10.000      ; 3.285      ; 4.852      ;
; 11.556 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[13]                                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 3.052      ; 4.814      ;
; 11.556 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[15]                                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 3.052      ; 4.814      ;
; 11.556 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[16]                                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 3.052      ; 4.814      ;
; 11.621 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegDst                                                                                                              ; iCLK         ; iCLK        ; -10.000      ; 3.125      ; 4.766      ;
; 11.622 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jal                                                                                                                 ; iCLK         ; iCLK        ; -10.000      ; 3.125      ; 4.767      ;
; 11.679 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemtoReg                                                                                                            ; iCLK         ; iCLK        ; -10.000      ; 3.212      ; 4.911      ;
; 11.711 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[1]                                                                                                            ; iCLK         ; iCLK        ; -10.000      ; 3.121      ; 4.852      ;
; 11.738 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[0]                                                                                                            ; iCLK         ; iCLK        ; -10.000      ; 3.119      ; 4.877      ;
; 11.738 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Zero_Extend                                                                                                         ; iCLK         ; iCLK        ; -10.000      ; 3.120      ; 4.878      ;
; 11.751 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[2]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 3.053      ; 5.010      ;
; 11.751 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[4]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 3.053      ; 5.010      ;
; 11.880 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUSrc                                                                                                              ; iCLK         ; iCLK        ; -10.000      ; 3.226      ; 5.126      ;
; 11.880 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Branch                                                                                                              ; iCLK         ; iCLK        ; -10.000      ; 3.227      ; 5.127      ;
; 11.886 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[11]                                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 3.050      ; 5.142      ;
; 11.886 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[10]                                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 3.050      ; 5.142      ;
; 11.886 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[5]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 3.050      ; 5.142      ;
; 11.886 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[7]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 3.050      ; 5.142      ;
; 11.886 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[9]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 3.050      ; 5.142      ;
; 11.886 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[6]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 3.050      ; 5.142      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 30.13 MHz ; 30.13 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; -6.594 ; -90.403           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.281 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 6.883 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.292 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.645 ; 0.000                            ;
+-------+-------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.594 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.085      ; 15.725     ;
; -6.522 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.085      ; 15.653     ;
; -6.518 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.085      ; 15.649     ;
; -6.186 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:1:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.085      ; 15.317     ;
; -5.955 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:1:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.085      ; 15.086     ;
; -5.736 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.086      ; 14.868     ;
; -5.683 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.085      ; 14.814     ;
; -5.624 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.085      ; 14.755     ;
; -5.593 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.085      ; 14.724     ;
; -5.494 ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_RegWR|s_Q                                                                                              ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.085      ; 14.625     ;
; -5.429 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_we_reg                                                                       ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.241     ; 14.234     ;
; -5.429 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.311     ; 14.164     ;
; -5.428 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.311     ; 14.163     ;
; -5.358 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg                                                                        ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.242     ; 14.162     ;
; -5.274 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.085      ; 14.405     ;
; -5.200 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                        ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.247     ; 13.999     ;
; -5.158 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_we_reg                                                                       ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.234     ; 13.970     ;
; -5.156 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.311     ; 13.891     ;
; -4.729 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:1:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.086      ; 13.861     ;
; -4.682 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0  ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 13.537     ;
; -4.472 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_RegWR|s_Q                                                                                              ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.311     ; 13.207     ;
; -4.229 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a28 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 13.084     ;
; -4.059 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a6  ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.914     ;
; -4.046 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a19 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.901     ;
; -4.026 ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                                ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.074      ; 13.146     ;
; -3.961 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.086      ; 13.093     ;
; -3.946 ; ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_ALUOp|dffg:\G_n_reg:1:REGI|s_Q                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.311     ; 12.681     ;
; -3.937 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg|dffg:\G_n_reg:1:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.086      ; 13.069     ;
; -3.855 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a5  ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.710     ;
; -3.811 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a24 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.666     ;
; -3.691 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a17 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.546     ;
; -3.685 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.086      ; 12.817     ;
; -3.667 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.085      ; 12.798     ;
; -3.660 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.086      ; 12.792     ;
; -3.657 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.119     ; 13.537     ;
; -3.601 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a26 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.456     ;
; -3.557 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:22:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.132     ; 13.424     ;
; -3.542 ; ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_ALUOp|dffg:\G_n_reg:0:REGI|s_Q                                                                          ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.085      ; 12.673     ;
; -3.510 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.129     ; 13.380     ;
; -3.509 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a20 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.364     ;
; -3.489 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a18 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.344     ;
; -3.463 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.120     ; 13.342     ;
; -3.455 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a13 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.310     ;
; -3.450 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a22 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.305     ;
; -3.433 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a23 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.288     ;
; -3.431 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a7  ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.286     ;
; -3.429 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a3  ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.284     ;
; -3.419 ; reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:22:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.132     ; 13.286     ;
; -3.400 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[22]                 ; iCLK         ; iCLK        ; 10.000       ; -0.120     ; 13.279     ;
; -3.398 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:7:REGI|s_Q                                                                                                          ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.139     ; 13.258     ;
; -3.391 ; reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:25:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.142     ; 13.248     ;
; -3.384 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:11:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.140     ; 13.243     ;
; -3.380 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a16 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.235     ;
; -3.374 ; reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:11:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.140     ; 13.233     ;
; -3.372 ; reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:23:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.098     ; 13.273     ;
; -3.371 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[29]                 ; iCLK         ; iCLK        ; 10.000       ; -0.120     ; 13.250     ;
; -3.370 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a12 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.225     ;
; -3.368 ; reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.119     ; 13.248     ;
; -3.363 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:22:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.133     ; 13.229     ;
; -3.363 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a15 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.218     ;
; -3.348 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:1:REGI|s_Q                                                                                               ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.067      ; 12.461     ;
; -3.340 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:5:REGI|s_Q                                                                                               ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.085      ; 12.471     ;
; -3.338 ; reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:18:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.136     ; 13.201     ;
; -3.335 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[28]                 ; iCLK         ; iCLK        ; 10.000       ; -0.120     ; 13.214     ;
; -3.327 ; reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.090     ; 13.236     ;
; -3.327 ; reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:18:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.136     ; 13.190     ;
; -3.312 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a21 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.167     ;
; -3.311 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.130     ; 13.180     ;
; -3.311 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:9:REGI|s_Q                                                                                                          ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.153     ; 13.157     ;
; -3.306 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a29 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.161     ;
; -3.303 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a31 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.191     ; 12.158     ;
; -3.302 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.107     ; 13.194     ;
; -3.301 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:5:REGI|s_Q                                                                                                          ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.139     ; 13.161     ;
; -3.300 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:22:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[22]                 ; iCLK         ; iCLK        ; 10.000       ; -0.133     ; 13.166     ;
; -3.293 ; reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:6:REGI|s_Q                                                                                                          ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.138     ; 13.154     ;
; -3.289 ; reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:0:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.133     ; 13.155     ;
; -3.287 ; reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:2:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.093     ; 13.193     ;
; -3.280 ; reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:0:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.133     ; 13.146     ;
; -3.280 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                               ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.068      ; 12.394     ;
; -3.271 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:22:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[29]                 ; iCLK         ; iCLK        ; 10.000       ; -0.133     ; 13.137     ;
; -3.268 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.121     ; 13.146     ;
; -3.262 ; reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:16:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.136     ; 13.125     ;
; -3.258 ; reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.121     ; 13.136     ;
; -3.253 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[22]                 ; iCLK         ; iCLK        ; 10.000       ; -0.130     ; 13.122     ;
; -3.251 ; reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:7:REGI|s_Q                                                                                                          ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.139     ; 13.111     ;
; -3.250 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[27]                 ; iCLK         ; iCLK        ; 10.000       ; -0.122     ; 13.127     ;
; -3.248 ; reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:16:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.109     ; 13.138     ;
; -3.244 ; mem:DMem|ram~43                                                                                                                                               ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.074      ; 12.364     ;
; -3.240 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:25:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.142     ; 13.097     ;
; -3.237 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[25]                 ; iCLK         ; iCLK        ; 10.000       ; -0.122     ; 13.114     ;
; -3.235 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:22:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[28]                 ; iCLK         ; iCLK        ; 10.000       ; -0.133     ; 13.101     ;
; -3.227 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:17:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.144     ; 13.082     ;
; -3.225 ; reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:28:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.132     ; 13.092     ;
; -3.225 ; reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:22:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.133     ; 13.091     ;
; -3.223 ; reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.129     ; 13.093     ;
; -3.223 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:11:REGI|s_Q                                                                                         ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; -0.301     ; 11.968     ;
; -3.223 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                            ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.086      ; 12.355     ;
; -3.219 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[29]                 ; iCLK         ; iCLK        ; 10.000       ; -0.130     ; 13.088     ;
; -3.218 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[26]                 ; iCLK         ; iCLK        ; 10.000       ; -0.120     ; 13.097     ;
; -3.218 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:16:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.138     ; 13.079     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.281 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:26:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.391      ; 0.873      ;
; 0.293 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:27:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.391      ; 0.885      ;
; 0.339 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.940      ;
; 0.343 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:7:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.944      ;
; 0.344 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:13:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.945      ;
; 0.344 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:31:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.945      ;
; 0.346 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:1:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.941      ;
; 0.348 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.949      ;
; 0.349 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:29:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.950      ;
; 0.351 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:12:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.952      ;
; 0.355 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:25:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.957      ;
; 0.358 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.953      ;
; 0.358 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:6:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.959      ;
; 0.361 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:28:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.962      ;
; 0.364 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.959      ;
; 0.366 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:10:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.968      ;
; 0.367 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.962      ;
; 0.370 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.965      ;
; 0.378 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[0]                         ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.973      ;
; 0.383 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:8:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.984      ;
; 0.390 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.985      ;
; 0.392 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:15:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.981      ;
; 0.395 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:16:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.984      ;
; 0.396 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:18:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.985      ;
; 0.397 ; fetch_logic:fetch_component|s_PC[1]                                                                                                                   ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; fetch_logic:fetch_component|s_PC[0]                                                                                                                   ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.402 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.997      ;
; 0.410 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:20:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.999      ;
; 0.415 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:21:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.004      ;
; 0.434 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.676      ;
; 0.469 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:19:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.079      ;
; 0.528 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.770      ;
; 0.573 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                  ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.816      ;
; 0.596 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:22:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:22:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.839      ;
; 0.599 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[1]                         ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 1.194      ;
; 0.600 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.842      ;
; 0.632 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:14:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 1.232      ;
; 0.640 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:30:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.387      ; 1.228      ;
; 0.640 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.882      ;
; 0.644 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.886      ;
; 0.646 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.387      ; 1.234      ;
; 0.661 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q                                                                                        ; fetch_logic:fetch_component|s_PC[1]                                                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.903      ;
; 0.661 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:22:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 1.261      ;
; 0.663 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI|s_Q                                                                                        ; fetch_logic:fetch_component|s_PC[0]                                                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.905      ;
; 0.721 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:2:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 1.338      ;
; 0.725 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.983      ;
; 0.760 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:31:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:31:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.003      ;
; 0.777 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:19:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.408      ; 1.386      ;
; 0.778 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:14:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 1.395      ;
; 0.791 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:12:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 1.408      ;
; 0.795 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:7:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 1.412      ;
; 0.802 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:10:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 1.419      ;
; 0.804 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:26:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.408      ; 1.413      ;
; 0.818 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 1.435      ;
; 0.823 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:18:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.408      ; 1.432      ;
; 0.824 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:9:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 1.441      ;
; 0.828 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:21:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.431      ;
; 0.838 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.408      ; 1.447      ;
; 0.848 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:5:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 1.465      ;
; 0.880 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.122      ;
; 0.895 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.412      ; 1.508      ;
; 0.900 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:28:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:28:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.152      ;
; 0.902 ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.513      ;
; 0.903 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:29:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.509      ;
; 0.927 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 1.167      ;
; 0.936 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.542      ;
; 0.952 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:23:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.558      ;
; 0.961 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:27:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:27:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; -0.308     ; 0.824      ;
; 0.961 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                  ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; -0.309     ; 0.823      ;
; 0.965 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:16:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.571      ;
; 0.967 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:14:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:14:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; -0.309     ; 0.829      ;
; 0.976 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:31:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:31:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 1.236      ;
; 0.980 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:26:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:26:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; -0.309     ; 0.842      ;
; 0.989 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:25:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.408      ; 1.598      ;
; 0.991 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:22:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.597      ;
; 0.997 ; EX_MEM_Reg:EX_MEM_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.021     ; 1.177      ;
; 1.006 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:20:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.408      ; 1.615      ;
; 1.015 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                        ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.084      ; 1.270      ;
; 1.018 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:28:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.624      ;
; 1.031 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:15:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.408      ; 1.640      ;
; 1.033 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:17:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.639      ;
; 1.036 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:11:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 1.307      ;
; 1.049 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:13:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.655      ;
; 1.052 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.468      ; 1.691      ;
; 1.066 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:28:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:28:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.318      ;
; 1.071 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:5:REGI|s_Q                                                                                     ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.084      ; 1.326      ;
; 1.073 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:6:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.408      ; 1.682      ;
; 1.080 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:24:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.105      ; 1.356      ;
; 1.093 ; fetch_logic:fetch_component|s_PC[4]                                                                                                                   ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.335      ;
; 1.116 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                  ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; -0.308     ; 0.979      ;
; 1.124 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:22:REGI|s_Q                                                                                 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:22:REGI|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.367      ;
; 1.140 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:3:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.746      ;
; 1.140 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                          ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; -0.331     ; 0.980      ;
; 1.142 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:17:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.464      ; 1.777      ;
; 1.160 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                  ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; -0.308     ; 1.023      ;
; 1.177 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI|s_Q                                                                                       ; fetch_logic:fetch_component|s_PC[31]                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.421      ;
; 1.177 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI|s_Q                                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.003      ; 1.381      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.883  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[18]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.675      ; 5.791      ;
; 6.883  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[20]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.675      ; 5.791      ;
; 6.883  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[22]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.675      ; 5.791      ;
; 6.883  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[23]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.675      ; 5.791      ;
; 6.883  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[26]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.675      ; 5.791      ;
; 6.883  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[28]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.675      ; 5.791      ;
; 6.883  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[29]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.675      ; 5.791      ;
; 6.883  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[31]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.675      ; 5.791      ;
; 6.999  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[17]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.674      ; 5.674      ;
; 7.110  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[19]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.673      ; 5.562      ;
; 7.110  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[21]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.673      ; 5.562      ;
; 7.110  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[24]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.673      ; 5.562      ;
; 7.110  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[25]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.673      ; 5.562      ;
; 7.110  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[27]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.673      ; 5.562      ;
; 7.276  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUSrc                                                                                                              ; iCLK         ; iCLK        ; 10.000       ; 2.810      ; 4.878      ;
; 7.277  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Branch                                                                                                              ; iCLK         ; iCLK        ; 10.000       ; 2.811      ; 4.878      ;
; 7.369  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jal                                                                                                                 ; iCLK         ; iCLK        ; 10.000       ; 2.722      ; 4.559      ;
; 7.407  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[0]                                                                                                            ; iCLK         ; iCLK        ; 10.000       ; 2.717      ; 4.615      ;
; 7.411  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[1]                                                                                                            ; iCLK         ; iCLK        ; 10.000       ; 2.719      ; 4.615      ;
; 7.423  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[3]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.657      ; 5.233      ;
; 7.447  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[1]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.676      ; 5.228      ;
; 7.447  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[30]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.676      ; 5.228      ;
; 7.447  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[0]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.676      ; 5.228      ;
; 7.450  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Zero_Extend                                                                                                         ; iCLK         ; iCLK        ; 10.000       ; 2.717      ; 4.615      ;
; 7.474  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemtoReg                                                                                                            ; iCLK         ; iCLK        ; 10.000       ; 2.798      ; 4.668      ;
; 7.538  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegDst                                                                                                              ; iCLK         ; iCLK        ; 10.000       ; 2.723      ; 4.544      ;
; 7.554  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegWrite                                                                                                            ; iCLK         ; iCLK        ; 10.000       ; 2.719      ; 4.376      ;
; 7.615  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemWrite                                                                                                            ; iCLK         ; iCLK        ; 10.000       ; 2.866      ; 4.615      ;
; 7.701  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[11]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.665      ; 4.963      ;
; 7.701  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[10]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.665      ; 4.963      ;
; 7.701  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[5]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.665      ; 4.963      ;
; 7.701  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[7]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.665      ; 4.963      ;
; 7.701  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[9]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.665      ; 4.963      ;
; 7.701  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[6]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.665      ; 4.963      ;
; 7.701  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[8]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.665      ; 4.963      ;
; 7.701  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[12]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.665      ; 4.963      ;
; 7.701  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[14]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.665      ; 4.963      ;
; 7.824  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[2]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.668      ; 4.843      ;
; 7.824  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[4]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 2.668      ; 4.843      ;
; 7.881  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jump                                                                                                                ; iCLK         ; iCLK        ; 10.000       ; 2.819      ; 4.263      ;
; 7.885  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.JumpReturn                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.816      ; 4.263      ;
; 8.020  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[13]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.667      ; 4.646      ;
; 8.020  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[15]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.667      ; 4.646      ;
; 8.020  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[16]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 2.667      ; 4.646      ;
; 16.959 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUSrc                                                                                                              ; iCLK         ; iCLK        ; 20.000       ; 2.810      ; 5.195      ;
; 16.959 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Branch                                                                                                              ; iCLK         ; iCLK        ; 20.000       ; 2.811      ; 5.196      ;
; 17.107 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[0]                                                                                                            ; iCLK         ; iCLK        ; 20.000       ; 2.717      ; 4.915      ;
; 17.111 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[1]                                                                                                            ; iCLK         ; iCLK        ; 20.000       ; 2.719      ; 4.915      ;
; 17.150 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Zero_Extend                                                                                                         ; iCLK         ; iCLK        ; 20.000       ; 2.717      ; 4.915      ;
; 17.167 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jal                                                                                                                 ; iCLK         ; iCLK        ; 20.000       ; 2.722      ; 4.761      ;
; 17.180 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[18]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.675      ; 5.494      ;
; 17.180 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[20]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.675      ; 5.494      ;
; 17.180 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[22]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.675      ; 5.494      ;
; 17.180 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[23]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.675      ; 5.494      ;
; 17.180 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[26]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.675      ; 5.494      ;
; 17.180 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[28]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.675      ; 5.494      ;
; 17.180 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[29]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.675      ; 5.494      ;
; 17.180 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[31]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.675      ; 5.494      ;
; 17.219 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemtoReg                                                                                                            ; iCLK         ; iCLK        ; 20.000       ; 2.798      ; 4.923      ;
; 17.304 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[17]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.674      ; 5.369      ;
; 17.315 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemWrite                                                                                                            ; iCLK         ; iCLK        ; 20.000       ; 2.866      ; 4.915      ;
; 17.326 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegDst                                                                                                              ; iCLK         ; iCLK        ; 20.000       ; 2.723      ; 4.756      ;
; 17.355 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegWrite                                                                                                            ; iCLK         ; iCLK        ; 20.000       ; 2.719      ; 4.575      ;
; 17.365 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[19]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.673      ; 5.307      ;
; 17.365 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[21]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.673      ; 5.307      ;
; 17.365 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[24]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.673      ; 5.307      ;
; 17.365 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[25]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.673      ; 5.307      ;
; 17.365 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[27]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.673      ; 5.307      ;
; 17.609 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jump                                                                                                                ; iCLK         ; iCLK        ; 20.000       ; 2.819      ; 4.535      ;
; 17.612 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.JumpReturn                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.816      ; 4.536      ;
; 17.651 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[3]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.657      ; 5.005      ;
; 17.670 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[1]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.676      ; 5.005      ;
; 17.670 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[30]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.676      ; 5.005      ;
; 17.670 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[0]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.676      ; 5.005      ;
; 17.909 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[11]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.665      ; 4.755      ;
; 17.909 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[10]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.665      ; 4.755      ;
; 17.909 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[5]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.665      ; 4.755      ;
; 17.909 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[7]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.665      ; 4.755      ;
; 17.909 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[9]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.665      ; 4.755      ;
; 17.909 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[6]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.665      ; 4.755      ;
; 17.909 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[8]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.665      ; 4.755      ;
; 17.909 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[12]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.665      ; 4.755      ;
; 17.909 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[14]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 2.665      ; 4.755      ;
; 18.069 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[2]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.668      ; 4.598      ;
; 18.069 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[4]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 2.668      ; 4.598      ;
; 18.175 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.217      ; 1.973      ;
; 18.175 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.217      ; 1.973      ;
; 18.175 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.217      ; 1.973      ;
; 18.175 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.217      ; 1.973      ;
; 18.175 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.217      ; 1.973      ;
; 18.175 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.217      ; 1.973      ;
; 18.175 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.217      ; 1.973      ;
; 18.175 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.217      ; 1.973      ;
; 18.175 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.217      ; 1.973      ;
; 18.175 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.217      ; 1.973      ;
; 18.175 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.217      ; 1.973      ;
; 18.175 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.217      ; 1.973      ;
; 18.175 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.217      ; 1.973      ;
; 18.175 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.217      ; 1.973      ;
; 18.175 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.217      ; 1.973      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.292  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.360      ; 1.820      ;
; 1.325  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[13]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.766      ; 4.262      ;
; 1.325  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[15]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.766      ; 4.262      ;
; 1.325  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[16]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.766      ; 4.262      ;
; 1.426  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jump                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 2.903      ; 4.329      ;
; 1.430  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.JumpReturn                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.899      ; 4.329      ;
; 1.495  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[2]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 2.767      ; 4.433      ;
; 1.495  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[4]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 2.767      ; 4.433      ;
; 1.623  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegWrite                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 2.799      ; 4.422      ;
; 1.649  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[11]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.764      ; 4.584      ;
; 1.649  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[10]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.764      ; 4.584      ;
; 1.649  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[5]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 2.764      ; 4.584      ;
; 1.649  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[7]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 2.764      ; 4.584      ;
; 1.649  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[9]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 2.764      ; 4.584      ;
; 1.649  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[6]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 2.764      ; 4.584      ;
; 1.649  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[8]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 2.764      ; 4.584      ;
; 1.649  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[12]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.764      ; 4.584      ;
; 1.649  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[14]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.764      ; 4.584      ;
; 1.733  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegDst                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 2.804      ; 4.537      ;
; 1.735  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jal                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 2.803      ; 4.538      ;
; 1.741  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemWrite                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 2.952      ; 4.693      ;
; 1.820  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemtoReg                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 2.881      ; 4.701      ;
; 1.878  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[1]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 2.775      ; 4.824      ;
; 1.878  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[30]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.775      ; 4.824      ;
; 1.878  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[0]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 2.775      ; 4.824      ;
; 1.888  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[1]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 2.799      ; 4.687      ;
; 1.897  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[3]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 2.756      ; 4.824      ;
; 1.899  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Zero_Extend                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 2.798      ; 4.697      ;
; 1.900  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[0]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 2.797      ; 4.697      ;
; 2.069  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUSrc                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 2.893      ; 4.962      ;
; 2.069  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Branch                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 2.894      ; 4.963      ;
; 2.171  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[19]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.772      ; 5.114      ;
; 2.171  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[21]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.772      ; 5.114      ;
; 2.171  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[24]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.772      ; 5.114      ;
; 2.171  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[25]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.772      ; 5.114      ;
; 2.171  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[27]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.772      ; 5.114      ;
; 2.230  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[17]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.773      ; 5.174      ;
; 2.348  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[18]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.774      ; 5.293      ;
; 2.348  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[20]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.774      ; 5.293      ;
; 2.348  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[22]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.774      ; 5.293      ;
; 2.348  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[23]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.774      ; 5.293      ;
; 2.348  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[26]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.774      ; 5.293      ;
; 2.348  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[28]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.774      ; 5.293      ;
; 2.348  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[29]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.774      ; 5.293      ;
; 2.348  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[31]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.774      ; 5.293      ;
; 11.142 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jump                                                                                                                ; iCLK         ; iCLK        ; -10.000      ; 2.903      ; 4.065      ;
; 11.147 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.JumpReturn                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 2.899      ; 4.066      ;
; 11.412 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegWrite                                                                                                            ; iCLK         ; iCLK        ; -10.000      ; 2.799      ; 4.231      ;
; 11.431 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemWrite                                                                                                            ; iCLK         ; iCLK        ; -10.000      ; 2.952      ; 4.403      ;
; 11.505 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegDst                                                                                                              ; iCLK         ; iCLK        ; -10.000      ; 2.804      ; 4.329      ;
; 11.508 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jal                                                                                                                 ; iCLK         ; iCLK        ; -10.000      ; 2.803      ; 4.331      ;
; 11.527 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[13]                                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 2.766      ; 4.484      ;
; 11.527 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[15]                                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 2.766      ; 4.484      ;
; 11.527 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[16]                                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 2.766      ; 4.484      ;
; 11.553 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemtoReg                                                                                                            ; iCLK         ; iCLK        ; -10.000      ; 2.881      ; 4.454      ;
; 11.584 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[1]                                                                                                            ; iCLK         ; iCLK        ; -10.000      ; 2.799      ; 4.403      ;
; 11.610 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[0]                                                                                                            ; iCLK         ; iCLK        ; -10.000      ; 2.797      ; 4.427      ;
; 11.610 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Zero_Extend                                                                                                         ; iCLK         ; iCLK        ; -10.000      ; 2.798      ; 4.428      ;
; 11.715 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[2]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 2.767      ; 4.673      ;
; 11.715 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[4]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 2.767      ; 4.673      ;
; 11.742 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUSrc                                                                                                              ; iCLK         ; iCLK        ; -10.000      ; 2.893      ; 4.655      ;
; 11.742 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Branch                                                                                                              ; iCLK         ; iCLK        ; -10.000      ; 2.894      ; 4.656      ;
; 11.833 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[11]                                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 2.764      ; 4.788      ;
; 11.833 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[10]                                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 2.764      ; 4.788      ;
; 11.833 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[5]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 2.764      ; 4.788      ;
; 11.833 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[7]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 2.764      ; 4.788      ;
; 11.833 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[9]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 2.764      ; 4.788      ;
; 11.833 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[6]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 2.764      ; 4.788      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 1.467 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.100 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 8.230 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.484 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.371 ; 0.000                            ;
+-------+-------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.467 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                         ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.404      ; 8.422      ;
; 1.511 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                         ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.404      ; 8.378      ;
; 1.512 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                         ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.404      ; 8.377      ;
; 1.708 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:1:REGI|s_Q                                                                                         ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.404      ; 8.181      ;
; 1.772 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:1:REGI|s_Q                                                                                           ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.404      ; 8.117      ;
; 1.904 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                         ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.404      ; 7.985      ;
; 1.939 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                           ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.404      ; 7.950      ;
; 2.012 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                           ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.404      ; 7.877      ;
; 2.041 ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_RegWR|s_Q                                                                                             ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.403      ; 7.847      ;
; 2.044 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                           ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.404      ; 7.845      ;
; 2.108 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.420     ; 7.459      ;
; 2.115 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.431     ; 7.441      ;
; 2.159 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                           ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.404      ; 7.730      ;
; 2.167 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                         ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.201      ; 7.519      ;
; 2.169 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                         ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.201      ; 7.517      ;
; 2.198 ; reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.448     ; 7.341      ;
; 2.210 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:11:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.441     ; 7.336      ;
; 2.225 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.421     ; 7.341      ;
; 2.232 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.432     ; 7.323      ;
; 2.233 ; reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:11:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.441     ; 7.313      ;
; 2.234 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:9:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.455     ; 7.298      ;
; 2.243 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:7:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.443     ; 7.301      ;
; 2.248 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:25:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.422     ; 7.317      ;
; 2.259 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[22]                 ; iCLK         ; iCLK        ; 10.000       ; -0.421     ; 7.307      ;
; 2.263 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:5:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.443     ; 7.281      ;
; 2.266 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[22]                 ; iCLK         ; iCLK        ; 10.000       ; -0.432     ; 7.289      ;
; 2.267 ; reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:2:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.398     ; 7.322      ;
; 2.269 ; reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:25:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.422     ; 7.296      ;
; 2.274 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:22:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.435     ; 7.278      ;
; 2.275 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.448     ; 7.264      ;
; 2.277 ; reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:18:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.439     ; 7.271      ;
; 2.281 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[28]                 ; iCLK         ; iCLK        ; 10.000       ; -0.421     ; 7.285      ;
; 2.281 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[29]                 ; iCLK         ; iCLK        ; 10.000       ; -0.421     ; 7.285      ;
; 2.285 ; reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:19:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.420     ; 7.282      ;
; 2.287 ; reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:16:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.439     ; 7.261      ;
; 2.288 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[28]                 ; iCLK         ; iCLK        ; 10.000       ; -0.432     ; 7.267      ;
; 2.288 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[29]                 ; iCLK         ; iCLK        ; 10.000       ; -0.432     ; 7.267      ;
; 2.293 ; reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:2:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.435     ; 7.259      ;
; 2.295 ; reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:25:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.403     ; 7.289      ;
; 2.295 ; reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:25:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.431     ; 7.261      ;
; 2.300 ; reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:18:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.439     ; 7.248      ;
; 2.308 ; reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:9:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.455     ; 7.224      ;
; 2.309 ; reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:23:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.403     ; 7.275      ;
; 2.313 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_we_reg                                                                      ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.208      ; 7.380      ;
; 2.314 ; reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:9:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.455     ; 7.218      ;
; 2.315 ; reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.449     ; 7.223      ;
; 2.316 ; reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:7:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.443     ; 7.228      ;
; 2.316 ; reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:16:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.419     ; 7.252      ;
; 2.316 ; reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:2:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.435     ; 7.236      ;
; 2.316 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                         ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.201      ; 7.370      ;
; 2.317 ; reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:25:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.443     ; 7.227      ;
; 2.318 ; reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:25:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.403     ; 7.266      ;
; 2.323 ; reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:27:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.443     ; 7.221      ;
; 2.323 ; reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:16:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.439     ; 7.225      ;
; 2.326 ; reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:6:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.442     ; 7.219      ;
; 2.327 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:11:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.442     ; 7.218      ;
; 2.327 ; reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:0:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.435     ; 7.225      ;
; 2.333 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_we_reg                                                                       ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.212      ; 7.364      ;
; 2.334 ; reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:19:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.395     ; 7.258      ;
; 2.336 ; reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:5:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.443     ; 7.208      ;
; 2.340 ; reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:22:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.435     ; 7.212      ;
; 2.342 ; reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:5:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.435     ; 7.210      ;
; 2.344 ; reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:2:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.415     ; 7.228      ;
; 2.346 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:17:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.449     ; 7.192      ;
; 2.347 ; reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:19:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.421     ; 7.219      ;
; 2.348 ; reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:0:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.435     ; 7.204      ;
; 2.349 ; reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[22]                 ; iCLK         ; iCLK        ; 10.000       ; -0.449     ; 7.189      ;
; 2.350 ; reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:11:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.442     ; 7.195      ;
; 2.351 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[26]                 ; iCLK         ; iCLK        ; 10.000       ; -0.421     ; 7.215      ;
; 2.351 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[27]                 ; iCLK         ; iCLK        ; 10.000       ; -0.421     ; 7.215      ;
; 2.351 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:9:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.456     ; 7.180      ;
; 2.353 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:27:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.422     ; 7.212      ;
; 2.358 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:19:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.413     ; 7.216      ;
; 2.358 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[26]                 ; iCLK         ; iCLK        ; 10.000       ; -0.432     ; 7.197      ;
; 2.358 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[27]                 ; iCLK         ; iCLK        ; 10.000       ; -0.432     ; 7.197      ;
; 2.359 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[25]                 ; iCLK         ; iCLK        ; 10.000       ; -0.421     ; 7.207      ;
; 2.359 ; reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:19:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.421     ; 7.207      ;
; 2.359 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:2:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.415     ; 7.213      ;
; 2.360 ; reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:3:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.442     ; 7.185      ;
; 2.360 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:7:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.444     ; 7.183      ;
; 2.361 ; reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:20:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.420     ; 7.206      ;
; 2.361 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:11:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[22]                 ; iCLK         ; iCLK        ; 10.000       ; -0.442     ; 7.184      ;
; 2.361 ; reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:17:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.395     ; 7.231      ;
; 2.365 ; reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:28:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.435     ; 7.187      ;
; 2.365 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:25:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.423     ; 7.199      ;
; 2.366 ; reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[25]                 ; iCLK         ; iCLK        ; 10.000       ; -0.432     ; 7.189      ;
; 2.369 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:16:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.442     ; 7.176      ;
; 2.371 ; reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[28]                 ; iCLK         ; iCLK        ; 10.000       ; -0.449     ; 7.167      ;
; 2.371 ; reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[29]                 ; iCLK         ; iCLK        ; 10.000       ; -0.449     ; 7.167      ;
; 2.372 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:7:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.422     ; 7.193      ;
; 2.373 ; reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:7:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.422     ; 7.192      ;
; 2.373 ; reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:4:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.422     ; 7.192      ;
; 2.373 ; reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:27:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.422     ; 7.192      ;
; 2.376 ; reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:25:REGI|s_Q                                                                                                        ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.449     ; 7.162      ;
; 2.379 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0 ; hazard_detection:hazard_detection_inst|o_IF_ID_Flush ; iCLK         ; iCLK        ; 10.000       ; 0.241      ; 7.347      ;
; 2.380 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:5:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[31]                 ; iCLK         ; iCLK        ; 10.000       ; -0.444     ; 7.163      ;
; 2.382 ; reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:5:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.443     ; 7.162      ;
; 2.383 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:11:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[28]                 ; iCLK         ; iCLK        ; 10.000       ; -0.442     ; 7.162      ;
; 2.383 ; reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:11:REGI|s_Q                                                                                                       ; fetch_logic:fetch_component|s_PC[29]                 ; iCLK         ; iCLK        ; 10.000       ; -0.442     ; 7.162      ;
; 2.383 ; reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:6:REGI|s_Q                                                                                                         ; fetch_logic:fetch_component|s_PC[30]                 ; iCLK         ; iCLK        ; 10.000       ; -0.442     ; 7.162      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.100 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:26:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.427      ;
; 0.106 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:27:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.433      ;
; 0.131 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:7:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.468      ;
; 0.131 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:13:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.468      ;
; 0.133 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.470      ;
; 0.134 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:29:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.471      ;
; 0.137 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.474      ;
; 0.138 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:28:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.475      ;
; 0.139 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:31:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.476      ;
; 0.140 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.477      ;
; 0.141 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:10:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.478      ;
; 0.141 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:12:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.478      ;
; 0.141 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:25:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.478      ;
; 0.142 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.476      ;
; 0.144 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:1:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.473      ;
; 0.145 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:6:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.482      ;
; 0.145 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.474      ;
; 0.147 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.476      ;
; 0.148 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:8:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.485      ;
; 0.149 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[0]                         ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.485      ;
; 0.150 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.479      ;
; 0.155 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:15:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.482      ;
; 0.157 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:16:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.484      ;
; 0.159 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:18:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.486      ;
; 0.164 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:21:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.491      ;
; 0.165 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.499      ;
; 0.166 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:20:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.493      ;
; 0.167 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.496      ;
; 0.183 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; fetch_logic:fetch_component|s_PC[1]                                                                                                                   ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; fetch_logic:fetch_component|s_PC[0]                                                                                                                   ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.314      ;
; 0.213 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.337      ;
; 0.222 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:19:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.237      ; 0.543      ;
; 0.269 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.393      ;
; 0.277 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                  ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:4:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.401      ;
; 0.284 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:14:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.237      ; 0.625      ;
; 0.289 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[1]                         ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.625      ;
; 0.289 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:30:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.621      ;
; 0.292 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:22:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:22:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.417      ;
; 0.295 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.627      ;
; 0.297 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:22:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.237      ; 0.638      ;
; 0.300 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.424      ;
; 0.320 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.444      ;
; 0.325 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.449      ;
; 0.329 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q                                                                                        ; fetch_logic:fetch_component|s_PC[1]                                                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.453      ;
; 0.330 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI|s_Q                                                                                        ; fetch_logic:fetch_component|s_PC[0]                                                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.454      ;
; 0.334 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.052      ; 0.490      ;
; 0.339 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:2:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.248      ; 0.691      ;
; 0.368 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:14:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.248      ; 0.720      ;
; 0.370 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:19:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.240      ; 0.714      ;
; 0.370 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:31:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:31:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.495      ;
; 0.375 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:12:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.248      ; 0.727      ;
; 0.381 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:10:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.248      ; 0.733      ;
; 0.384 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:7:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.248      ; 0.736      ;
; 0.385 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:26:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.240      ; 0.729      ;
; 0.387 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.248      ; 0.739      ;
; 0.390 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:18:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.240      ; 0.734      ;
; 0.392 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:9:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.248      ; 0.744      ;
; 0.401 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:5:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.248      ; 0.753      ;
; 0.403 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:21:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.234      ; 0.741      ;
; 0.413 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.240      ; 0.757      ;
; 0.422 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:29:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.765      ;
; 0.439 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.246      ; 0.789      ;
; 0.439 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:28:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:28:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 0.576      ;
; 0.444 ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.760      ;
; 0.444 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.589      ;
; 0.445 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:23:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.788      ;
; 0.449 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.573      ;
; 0.461 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.804      ;
; 0.465 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:31:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:31:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.598      ;
; 0.475 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:16:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.818      ;
; 0.477 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:27:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:27:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; -0.153     ; 0.408      ;
; 0.477 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                  ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:0:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; -0.154     ; 0.407      ;
; 0.480 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:14:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:14:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; -0.154     ; 0.410      ;
; 0.482 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                        ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 0.623      ;
; 0.488 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:26:REGI|s_Q                                                                                 ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:26:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; -0.154     ; 0.418      ;
; 0.490 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:22:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.833      ;
; 0.494 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:25:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.240      ; 0.838      ;
; 0.502 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:20:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.240      ; 0.846      ;
; 0.506 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:28:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.849      ;
; 0.509 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:15:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.240      ; 0.853      ;
; 0.514 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:11:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.663      ;
; 0.521 ; EX_MEM_Reg:EX_MEM_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.017      ; 0.642      ;
; 0.522 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:17:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.865      ;
; 0.527 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 0.854      ;
; 0.528 ; fetch_logic:fetch_component|s_PC[4]                                                                                                                   ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.652      ;
; 0.531 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:13:REGI|s_Q                                                                                       ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.874      ;
; 0.532 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:28:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:28:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.054      ; 0.670      ;
; 0.533 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:24:REGI|s_Q                                                                                    ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.688      ;
; 0.535 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:5:REGI|s_Q                                                                                     ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.052      ; 0.671      ;
; 0.541 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                  ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; -0.154     ; 0.471      ;
; 0.547 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:6:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.240      ; 0.891      ;
; 0.554 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                          ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; -0.167     ; 0.471      ;
; 0.558 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                  ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:3:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; -0.154     ; 0.488      ;
; 0.566 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:22:REGI|s_Q                                                                                 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:22:REGI|s_Q                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.691      ;
; 0.576 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:3:REGI|s_Q                                                                                        ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.919      ;
; 0.584 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI|s_Q                                                                                  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.025      ; 0.713      ;
; 0.587 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI|s_Q                                                                                       ; fetch_logic:fetch_component|s_PC[31]                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.712      ;
; 0.587 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                                                                          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI|s_Q                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.707      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.230  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[18]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.558      ; 3.315      ;
; 8.230  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[20]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.558      ; 3.315      ;
; 8.230  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[22]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.558      ; 3.315      ;
; 8.230  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[23]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.558      ; 3.315      ;
; 8.230  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[26]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.558      ; 3.315      ;
; 8.230  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[28]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.558      ; 3.315      ;
; 8.230  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[29]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.558      ; 3.315      ;
; 8.230  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[31]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.558      ; 3.315      ;
; 8.284  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[17]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.558      ; 3.261      ;
; 8.335  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[19]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.558      ; 3.210      ;
; 8.335  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[21]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.558      ; 3.210      ;
; 8.335  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[24]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.558      ; 3.210      ;
; 8.335  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[25]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.558      ; 3.210      ;
; 8.335  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[27]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.558      ; 3.210      ;
; 8.480  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[3]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 1.544      ; 3.051      ;
; 8.496  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[1]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 1.559      ; 3.050      ;
; 8.496  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[30]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.559      ; 3.050      ;
; 8.496  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[0]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 1.559      ; 3.050      ;
; 8.632  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[11]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.550      ; 2.905      ;
; 8.632  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[10]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.550      ; 2.905      ;
; 8.632  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[5]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 1.550      ; 2.905      ;
; 8.632  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[7]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 1.550      ; 2.905      ;
; 8.632  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[9]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 1.550      ; 2.905      ;
; 8.632  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[6]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 1.550      ; 2.905      ;
; 8.632  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[8]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 1.550      ; 2.905      ;
; 8.632  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[12]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.550      ; 2.905      ;
; 8.632  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[14]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.550      ; 2.905      ;
; 8.707  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[2]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 1.552      ; 2.832      ;
; 8.707  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[4]                                                                                                                           ; iCLK         ; iCLK        ; 10.000       ; 1.552      ; 2.832      ;
; 8.748  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUSrc                                                                                                              ; iCLK         ; iCLK        ; 10.000       ; 1.986      ; 2.898      ;
; 8.749  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Branch                                                                                                              ; iCLK         ; iCLK        ; 10.000       ; 1.987      ; 2.898      ;
; 8.797  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[13]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.551      ; 2.741      ;
; 8.797  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[15]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.551      ; 2.741      ;
; 8.797  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[16]                                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.551      ; 2.741      ;
; 8.836  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jal                                                                                                                 ; iCLK         ; iCLK        ; 10.000       ; 1.960      ; 2.703      ;
; 8.855  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[0]                                                                                                            ; iCLK         ; iCLK        ; 10.000       ; 1.955      ; 2.733      ;
; 8.857  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[1]                                                                                                            ; iCLK         ; iCLK        ; 10.000       ; 1.956      ; 2.733      ;
; 8.881  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Zero_Extend                                                                                                         ; iCLK         ; iCLK        ; 10.000       ; 1.955      ; 2.733      ;
; 8.884  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemtoReg                                                                                                            ; iCLK         ; iCLK        ; 10.000       ; 1.978      ; 2.754      ;
; 8.931  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegDst                                                                                                              ; iCLK         ; iCLK        ; 10.000       ; 1.960      ; 2.694      ;
; 8.942  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegWrite                                                                                                            ; iCLK         ; iCLK        ; 10.000       ; 1.956      ; 2.584      ;
; 8.966  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemWrite                                                                                                            ; iCLK         ; iCLK        ; 10.000       ; 2.027      ; 2.733      ;
; 9.139  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jump                                                                                                                ; iCLK         ; iCLK        ; 10.000       ; 1.995      ; 2.505      ;
; 9.140  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.JumpReturn                                                                                                          ; iCLK         ; iCLK        ; 10.000       ; 1.992      ; 2.505      ;
; 18.300 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[18]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.558      ; 3.245      ;
; 18.300 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[20]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.558      ; 3.245      ;
; 18.300 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[22]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.558      ; 3.245      ;
; 18.300 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[23]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.558      ; 3.245      ;
; 18.300 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[26]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.558      ; 3.245      ;
; 18.300 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[28]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.558      ; 3.245      ;
; 18.300 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[29]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.558      ; 3.245      ;
; 18.300 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[31]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.558      ; 3.245      ;
; 18.365 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[17]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.558      ; 3.180      ;
; 18.412 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[19]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.558      ; 3.133      ;
; 18.412 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[21]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.558      ; 3.133      ;
; 18.412 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[24]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.558      ; 3.133      ;
; 18.412 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[25]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.558      ; 3.133      ;
; 18.412 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[27]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.558      ; 3.133      ;
; 18.588 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[3]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 1.544      ; 2.943      ;
; 18.604 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[1]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 1.559      ; 2.942      ;
; 18.604 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[30]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.559      ; 2.942      ;
; 18.604 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[0]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 1.559      ; 2.942      ;
; 18.657 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUSrc                                                                                                              ; iCLK         ; iCLK        ; 20.000       ; 1.986      ; 2.989      ;
; 18.658 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Branch                                                                                                              ; iCLK         ; iCLK        ; 20.000       ; 1.987      ; 2.989      ;
; 18.735 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jal                                                                                                                 ; iCLK         ; iCLK        ; 20.000       ; 1.960      ; 2.804      ;
; 18.753 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[0]                                                                                                            ; iCLK         ; iCLK        ; 20.000       ; 1.955      ; 2.835      ;
; 18.754 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[11]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.550      ; 2.783      ;
; 18.754 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[10]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.550      ; 2.783      ;
; 18.754 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[5]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 1.550      ; 2.783      ;
; 18.754 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[7]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 1.550      ; 2.783      ;
; 18.754 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[9]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 1.550      ; 2.783      ;
; 18.754 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[6]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 1.550      ; 2.783      ;
; 18.754 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[8]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 1.550      ; 2.783      ;
; 18.754 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[12]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.550      ; 2.783      ;
; 18.754 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[14]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.550      ; 2.783      ;
; 18.755 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[1]                                                                                                            ; iCLK         ; iCLK        ; 20.000       ; 1.956      ; 2.835      ;
; 18.778 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemtoReg                                                                                                            ; iCLK         ; iCLK        ; 20.000       ; 1.978      ; 2.860      ;
; 18.779 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Zero_Extend                                                                                                         ; iCLK         ; iCLK        ; 20.000       ; 1.955      ; 2.835      ;
; 18.820 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegWrite                                                                                                            ; iCLK         ; iCLK        ; 20.000       ; 1.956      ; 2.706      ;
; 18.825 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegDst                                                                                                              ; iCLK         ; iCLK        ; 20.000       ; 1.960      ; 2.800      ;
; 18.847 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[2]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 1.552      ; 2.692      ;
; 18.847 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[4]                                                                                                                           ; iCLK         ; iCLK        ; 20.000       ; 1.552      ; 2.692      ;
; 18.864 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemWrite                                                                                                            ; iCLK         ; iCLK        ; 20.000       ; 2.027      ; 2.835      ;
; 18.950 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[13]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.551      ; 2.588      ;
; 18.950 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[15]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.551      ; 2.588      ;
; 18.950 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[16]                                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.551      ; 2.588      ;
; 19.002 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jump                                                                                                                ; iCLK         ; iCLK        ; 20.000       ; 1.995      ; 2.642      ;
; 19.003 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.JumpReturn                                                                                                          ; iCLK         ; iCLK        ; 20.000       ; 1.992      ; 2.642      ;
; 19.020 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.061      ;
; 19.020 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.061      ;
; 19.020 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.061      ;
; 19.020 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.061      ;
; 19.020 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.061      ;
; 19.020 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.061      ;
; 19.020 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.061      ;
; 19.020 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.061      ;
; 19.020 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.061      ;
; 19.020 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.061      ;
; 19.020 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.061      ;
; 19.020 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.126      ; 1.061      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.484  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jump                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 2.046      ; 2.530      ;
; 0.487  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.JumpReturn                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 2.043      ; 2.530      ;
; 0.622  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegWrite                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 2.005      ; 2.627      ;
; 0.636  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemWrite                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 2.080      ; 2.716      ;
; 0.671  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegDst                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 2.010      ; 2.681      ;
; 0.673  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jal                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 2.009      ; 2.682      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.682  ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.985      ;
; 0.708  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[1]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 2.006      ; 2.714      ;
; 0.711  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemtoReg                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 2.029      ; 2.740      ;
; 0.720  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Zero_Extend                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 2.005      ; 2.725      ;
; 0.721  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[0]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 2.004      ; 2.725      ;
; 0.794  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[13]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.611      ; 2.489      ;
; 0.794  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[15]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.611      ; 2.489      ;
; 0.794  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[16]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.611      ; 2.489      ;
; 0.825  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Branch                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 2.038      ; 2.863      ;
; 0.826  ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUSrc                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 2.037      ; 2.863      ;
; 0.893  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[2]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 1.612      ; 2.589      ;
; 0.893  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[4]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 1.612      ; 2.589      ;
; 0.983  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[11]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.610      ; 2.677      ;
; 0.983  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[10]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.610      ; 2.677      ;
; 0.983  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[5]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 1.610      ; 2.677      ;
; 0.983  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[7]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 1.610      ; 2.677      ;
; 0.983  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[9]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 1.610      ; 2.677      ;
; 0.983  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[6]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 1.610      ; 2.677      ;
; 0.983  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[8]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 1.610      ; 2.677      ;
; 0.983  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[12]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.610      ; 2.677      ;
; 0.983  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[14]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.610      ; 2.677      ;
; 1.127  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[1]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 1.619      ; 2.830      ;
; 1.127  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[30]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.619      ; 2.830      ;
; 1.127  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[0]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 1.619      ; 2.830      ;
; 1.143  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[3]                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 1.603      ; 2.830      ;
; 1.311  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[19]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.618      ; 3.013      ;
; 1.311  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[21]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.618      ; 3.013      ;
; 1.311  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[24]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.618      ; 3.013      ;
; 1.311  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[25]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.618      ; 3.013      ;
; 1.311  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[27]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.618      ; 3.013      ;
; 1.356  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[17]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.618      ; 3.058      ;
; 1.417  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[18]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.619      ; 3.120      ;
; 1.417  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[20]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.619      ; 3.120      ;
; 1.417  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[22]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.619      ; 3.120      ;
; 1.417  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[23]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.619      ; 3.120      ;
; 1.417  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[26]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.619      ; 3.120      ;
; 1.417  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[28]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.619      ; 3.120      ;
; 1.417  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[29]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.619      ; 3.120      ;
; 1.417  ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[31]                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 1.619      ; 3.120      ;
; 10.319 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jump                                                                                                                ; iCLK         ; iCLK        ; -10.000      ; 2.046      ; 2.385      ;
; 10.322 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.JumpReturn                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 2.043      ; 2.385      ;
; 10.469 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegWrite                                                                                                            ; iCLK         ; iCLK        ; -10.000      ; 2.005      ; 2.494      ;
; 10.504 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemWrite                                                                                                            ; iCLK         ; iCLK        ; -10.000      ; 2.080      ; 2.604      ;
; 10.529 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.RegDst                                                                                                              ; iCLK         ; iCLK        ; -10.000      ; 2.010      ; 2.559      ;
; 10.532 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Jal                                                                                                                 ; iCLK         ; iCLK        ; -10.000      ; 2.009      ; 2.561      ;
; 10.576 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.MemtoReg                                                                                                            ; iCLK         ; iCLK        ; -10.000      ; 2.029      ; 2.625      ;
; 10.578 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[1]                                                                                                            ; iCLK         ; iCLK        ; -10.000      ; 2.006      ; 2.604      ;
; 10.596 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUOp[0]                                                                                                            ; iCLK         ; iCLK        ; -10.000      ; 2.004      ; 2.620      ;
; 10.596 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Zero_Extend                                                                                                         ; iCLK         ; iCLK        ; -10.000      ; 2.005      ; 2.621      ;
; 10.705 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.Branch                                                                                                              ; iCLK         ; iCLK        ; -10.000      ; 2.038      ; 2.763      ;
; 10.706 ; iCLK                                                                                                                      ; control_logic:control_component|r_control.ALUSrc                                                                                                              ; iCLK         ; iCLK        ; -10.000      ; 2.037      ; 2.763      ;
; 10.941 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[13]                                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 1.611      ; 2.656      ;
; 10.941 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[15]                                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 1.611      ; 2.656      ;
; 10.941 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[16]                                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 1.611      ; 2.656      ;
; 11.027 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[2]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 1.612      ; 2.743      ;
; 11.027 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[4]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 1.612      ; 2.743      ;
; 11.100 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[11]                                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 1.610      ; 2.814      ;
; 11.100 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[10]                                                                                                                          ; iCLK         ; iCLK        ; -10.000      ; 1.610      ; 2.814      ;
; 11.100 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[5]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 1.610      ; 2.814      ;
; 11.100 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[7]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 1.610      ; 2.814      ;
; 11.100 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[9]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 1.610      ; 2.814      ;
; 11.100 ; iCLK                                                                                                                      ; fetch_logic:fetch_component|s_PC[6]                                                                                                                           ; iCLK         ; iCLK        ; -10.000      ; 1.610      ; 2.814      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -8.046   ; 0.100 ; 6.749    ; 0.484   ; 9.371               ;
;  iCLK            ; -8.046   ; 0.100 ; 6.749    ; 0.484   ; 9.371               ;
; Design-wide TNS  ; -131.519 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; -131.519 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; iCLK       ; iCLK     ; 338847618 ; 1023504  ; 824696   ; 2447     ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; iCLK       ; iCLK     ; 338847618 ; 1023504  ; 824696   ; 2447     ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 65       ; 32       ; 12       ; 12       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 65       ; 32       ; 12       ; 12       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+---------------------------------------------------+
; Unconstrained Paths Summary                       ;
+---------------------------------+--------+--------+
; Property                        ; Setup  ; Hold   ;
+---------------------------------+--------+--------+
; Illegal Clocks                  ; 0      ; 0      ;
; Unconstrained Clocks            ; 0      ; 0      ;
; Unconstrained Input Ports       ; 44     ; 44     ;
; Unconstrained Input Port Paths  ; 394822 ; 394822 ;
; Unconstrained Output Ports      ; 32     ; 32     ;
; Unconstrained Output Port Paths ; 6415   ; 6415   ;
+---------------------------------+--------+--------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Dec  2 18:37:34 2024
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.046            -131.519 iCLK 
Info (332146): Worst-case hold slack is 0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.278               0.000 iCLK 
Info (332146): Worst-case recovery slack is 6.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.749               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.385               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.624
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.624               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -8.046
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -8.046 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q
    Info (332115): To Node      : hazard_detection:hazard_detection_inst|o_IF_ID_Flush
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.081      3.081  R        clock network delay
    Info (332115):      3.313      0.232     uTco  MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q
    Info (332115):      3.313      0.000 FF  CELL  MEM_WB_Reg_inst|RegDst_Reg|\G_n_reg:2:REGI|s_Q|q
    Info (332115):      4.035      0.722 FF    IC  forwarding_unit|Equal8~0|datad
    Info (332115):      4.185      0.150 FR  CELL  forwarding_unit|Equal8~0|combout
    Info (332115):      4.860      0.675 RR    IC  forwarding_unit|process_0~4|datab
    Info (332115):      5.224      0.364 RF  CELL  forwarding_unit|process_0~4|combout
    Info (332115):      5.492      0.268 FF    IC  forwarding_unit|process_0~7|datab
    Info (332115):      5.848      0.356 FF  CELL  forwarding_unit|process_0~7|combout
    Info (332115):      7.691      1.843 FF    IC  ALU_Mux_1|Mux0~5|dataa
    Info (332115):      8.120      0.429 FR  CELL  ALU_Mux_1|Mux0~5|combout
    Info (332115):      9.218      1.098 RR    IC  ALU_Mux_1|Mux9~0|dataa
    Info (332115):      9.655      0.437 RF  CELL  ALU_Mux_1|Mux9~0|combout
    Info (332115):      9.883      0.228 FF    IC  ALU_Mux_1|Mux9~1|datad
    Info (332115):     10.033      0.150 FR  CELL  ALU_Mux_1|Mux9~1|combout
    Info (332115):     11.066      1.033 RR    IC  alu_1|ShiftRight0~37|datac
    Info (332115):     11.353      0.287 RR  CELL  alu_1|ShiftRight0~37|combout
    Info (332115):     11.590      0.237 RR    IC  alu_1|ShiftRight0~39|dataa
    Info (332115):     12.007      0.417 RR  CELL  alu_1|ShiftRight0~39|combout
    Info (332115):     12.215      0.208 RR    IC  alu_1|ShiftRight0~40|datac
    Info (332115):     12.502      0.287 RR  CELL  alu_1|ShiftRight0~40|combout
    Info (332115):     13.128      0.626 RR    IC  alu_1|Mux34~8|datac
    Info (332115):     13.415      0.287 RR  CELL  alu_1|Mux34~8|combout
    Info (332115):     13.618      0.203 RR    IC  alu_1|Mux34~9|datad
    Info (332115):     13.773      0.155 RR  CELL  alu_1|Mux34~9|combout
    Info (332115):     15.074      1.301 RR    IC  alu_1|Mux34~10|datac
    Info (332115):     15.361      0.287 RR  CELL  alu_1|Mux34~10|combout
    Info (332115):     15.564      0.203 RR    IC  alu_1|Mux34~11|datad
    Info (332115):     15.719      0.155 RR  CELL  alu_1|Mux34~11|combout
    Info (332115):     15.924      0.205 RR    IC  alu_1|Mux34~14|datad
    Info (332115):     16.079      0.155 RR  CELL  alu_1|Mux34~14|combout
    Info (332115):     16.283      0.204 RR    IC  alu_1|Mux34~18|datad
    Info (332115):     16.438      0.155 RR  CELL  alu_1|Mux34~18|combout
    Info (332115):     16.673      0.235 RR    IC  branch_mux0|Mux31~1|datad
    Info (332115):     16.828      0.155 RR  CELL  branch_mux0|Mux31~1|combout
    Info (332115):     17.480      0.652 RR    IC  branch_logic_inst|Equal0~0|datab
    Info (332115):     17.912      0.432 RF  CELL  branch_logic_inst|Equal0~0|combout
    Info (332115):     18.188      0.276 FF    IC  branch_logic_inst|Equal0~4|dataa
    Info (332115):     18.541      0.353 FF  CELL  branch_logic_inst|Equal0~4|combout
    Info (332115):     18.769      0.228 FF    IC  branch_logic_inst|Equal0~10|datad
    Info (332115):     18.894      0.125 FF  CELL  branch_logic_inst|Equal0~10|combout
    Info (332115):     19.127      0.233 FF    IC  branch_logic_inst|o_Branch_Take~1|datac
    Info (332115):     19.408      0.281 FF  CELL  branch_logic_inst|o_Branch_Take~1|combout
    Info (332115):     19.693      0.285 FF    IC  fetch_component|s_next_PC[22]~27|datad
    Info (332115):     19.818      0.125 FF  CELL  fetch_component|s_next_PC[22]~27|combout
    Info (332115):     20.068      0.250 FF    IC  hazard_detection_inst|o_IF_ID_Flush|datad
    Info (332115):     20.193      0.125 FF  CELL  hazard_detection:hazard_detection_inst|o_IF_ID_Flush
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.167      3.167  F        clock network delay
    Info (332115):     13.199      0.032           clock pessimism removed
    Info (332115):     13.179     -0.020           clock uncertainty
    Info (332115):     12.147     -1.032     uTsu  hazard_detection:hazard_detection_inst|o_IF_ID_Flush
    Info (332115): 
    Info (332115): Data Arrival Time  :    20.193
    Info (332115): Data Required Time :    12.147
    Info (332115): Slack              :    -8.046 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.278
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.278 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:26:REGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.970      2.970  R        clock network delay
    Info (332115):      3.202      0.232     uTco  EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:26:REGI|s_Q
    Info (332115):      3.202      0.000 RR  CELL  EX_MEM_Reg_inst|MemWrData_Reg|\G_n_reg:26:REGI|s_Q|q
    Info (332115):      3.836      0.634 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a23|portadatain[3]
    Info (332115):      3.908      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.440      3.440  R        clock network delay
    Info (332115):      3.408     -0.032           clock pessimism removed
    Info (332115):      3.408      0.000           clock uncertainty
    Info (332115):      3.630      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.908
    Info (332115): Data Required Time :     3.630
    Info (332115): Slack              :     0.278 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.749
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.749 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[18]
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     10.000      0.000  F        clock network delay
    Info (332115):     10.000      0.000  F        iCLK
    Info (332115):     10.000      0.000 FF    IC  iCLK~input|i
    Info (332115):     10.836      0.836 FF  CELL  iCLK~input|o
    Info (332115):     12.518      1.682 FF    IC  control_component|process_0~0|datac
    Info (332115):     12.778      0.260 FR  CELL  control_component|process_0~0|combout
    Info (332115):     15.427      2.649 RR    IC  fetch_component|s_PC[18]|clrn
    Info (332115):     16.196      0.769 RF  CELL  fetch_logic:fetch_component|s_PC[18]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.947      2.947  R        clock network delay
    Info (332115):     22.927     -0.020           clock uncertainty
    Info (332115):     22.945      0.018     uTsu  fetch_logic:fetch_component|s_PC[18]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.196
    Info (332115): Data Required Time :    22.945
    Info (332115): Slack              :     6.749 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.385
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.385 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : control_logic:control_component|r_control.Jump
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     10.000      0.000  F        clock network delay
    Info (332115):     10.000      0.000  F        iCLK
    Info (332115):     10.000      0.000 FF    IC  iCLK~input|i
    Info (332115):     10.836      0.836 FF  CELL  iCLK~input|o
    Info (332115):     12.451      1.615 FF    IC  control_component|process_0~0|datac
    Info (332115):     12.701      0.250 FR  CELL  control_component|process_0~0|combout
    Info (332115):     14.274      1.573 RR    IC  control_component|r_control.Jump|dataa
    Info (332115):     14.620      0.346 RF  CELL  control_logic:control_component|r_control.Jump
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.235      3.235  F        clock network delay
    Info (332115):     13.235      0.000           clock uncertainty
    Info (332115):     13.235      0.000      uTh  control_logic:control_component|r_control.Jump
    Info (332115): 
    Info (332115): Data Arrival Time  :    14.620
    Info (332115): Data Required Time :    13.235
    Info (332115): Slack              :     1.385 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.594             -90.403 iCLK 
Info (332146): Worst-case hold slack is 0.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.281               0.000 iCLK 
Info (332146): Worst-case recovery slack is 6.883
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.883               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.292               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.645
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.645               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -6.594
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -6.594 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q
    Info (332115): To Node      : hazard_detection:hazard_detection_inst|o_IF_ID_Flush
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.794      2.794  R        clock network delay
    Info (332115):      3.007      0.213     uTco  MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q
    Info (332115):      3.007      0.000 RR  CELL  MEM_WB_Reg_inst|RegDst_Reg|\G_n_reg:2:REGI|s_Q|q
    Info (332115):      3.670      0.663 RR    IC  forwarding_unit|Equal8~0|datad
    Info (332115):      3.795      0.125 RF  CELL  forwarding_unit|Equal8~0|combout
    Info (332115):      4.382      0.587 FF    IC  forwarding_unit|process_0~4|datab
    Info (332115):      4.693      0.311 FR  CELL  forwarding_unit|process_0~4|combout
    Info (332115):      4.910      0.217 RR    IC  forwarding_unit|process_0~7|datab
    Info (332115):      5.223      0.313 RR  CELL  forwarding_unit|process_0~7|combout
    Info (332115):      7.005      1.782 RR    IC  ALU_Mux_1|Mux0~5|dataa
    Info (332115):      7.399      0.394 RF  CELL  ALU_Mux_1|Mux0~5|combout
    Info (332115):      8.406      1.007 FF    IC  ALU_Mux_1|Mux9~0|dataa
    Info (332115):      8.788      0.382 FR  CELL  ALU_Mux_1|Mux9~0|combout
    Info (332115):      8.977      0.189 RR    IC  ALU_Mux_1|Mux9~1|datad
    Info (332115):      9.121      0.144 RR  CELL  ALU_Mux_1|Mux9~1|combout
    Info (332115):     10.091      0.970 RR    IC  alu_1|ShiftRight0~37|datac
    Info (332115):     10.356      0.265 RR  CELL  alu_1|ShiftRight0~37|combout
    Info (332115):     10.576      0.220 RR    IC  alu_1|ShiftRight0~39|dataa
    Info (332115):     10.956      0.380 RR  CELL  alu_1|ShiftRight0~39|combout
    Info (332115):     11.146      0.190 RR    IC  alu_1|ShiftRight0~40|datac
    Info (332115):     11.411      0.265 RR  CELL  alu_1|ShiftRight0~40|combout
    Info (332115):     12.002      0.591 RR    IC  alu_1|Mux34~8|datac
    Info (332115):     12.267      0.265 RR  CELL  alu_1|Mux34~8|combout
    Info (332115):     12.454      0.187 RR    IC  alu_1|Mux34~9|datad
    Info (332115):     12.598      0.144 RR  CELL  alu_1|Mux34~9|combout
    Info (332115):     13.825      1.227 RR    IC  alu_1|Mux34~10|datac
    Info (332115):     14.090      0.265 RR  CELL  alu_1|Mux34~10|combout
    Info (332115):     14.277      0.187 RR    IC  alu_1|Mux34~11|datad
    Info (332115):     14.421      0.144 RR  CELL  alu_1|Mux34~11|combout
    Info (332115):     14.610      0.189 RR    IC  alu_1|Mux34~14|datad
    Info (332115):     14.754      0.144 RR  CELL  alu_1|Mux34~14|combout
    Info (332115):     14.942      0.188 RR    IC  alu_1|Mux34~18|datad
    Info (332115):     15.086      0.144 RR  CELL  alu_1|Mux34~18|combout
    Info (332115):     15.302      0.216 RR    IC  branch_mux0|Mux31~1|datad
    Info (332115):     15.446      0.144 RR  CELL  branch_mux0|Mux31~1|combout
    Info (332115):     16.063      0.617 RR    IC  branch_logic_inst|Equal0~0|datab
    Info (332115):     16.457      0.394 RF  CELL  branch_logic_inst|Equal0~0|combout
    Info (332115):     16.706      0.249 FF    IC  branch_logic_inst|Equal0~4|dataa
    Info (332115):     17.019      0.313 FF  CELL  branch_logic_inst|Equal0~4|combout
    Info (332115):     17.226      0.207 FF    IC  branch_logic_inst|Equal0~10|datad
    Info (332115):     17.336      0.110 FF  CELL  branch_logic_inst|Equal0~10|combout
    Info (332115):     17.549      0.213 FF    IC  branch_logic_inst|o_Branch_Take~1|datac
    Info (332115):     17.786      0.237 FR  CELL  branch_logic_inst|o_Branch_Take~1|combout
    Info (332115):     18.022      0.236 RR    IC  fetch_component|s_next_PC[22]~27|datad
    Info (332115):     18.166      0.144 RR  CELL  fetch_component|s_next_PC[22]~27|combout
    Info (332115):     18.375      0.209 RR    IC  hazard_detection_inst|o_IF_ID_Flush|datad
    Info (332115):     18.519      0.144 RR  CELL  hazard_detection:hazard_detection_inst|o_IF_ID_Flush
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     12.851      2.851  F        clock network delay
    Info (332115):     12.879      0.028           clock pessimism removed
    Info (332115):     12.859     -0.020           clock uncertainty
    Info (332115):     11.925     -0.934     uTsu  hazard_detection:hazard_detection_inst|o_IF_ID_Flush
    Info (332115): 
    Info (332115): Data Arrival Time  :    18.519
    Info (332115): Data Required Time :    11.925
    Info (332115): Slack              :    -6.594 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.281
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.281 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:26:REGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.699      2.699  R        clock network delay
    Info (332115):      2.912      0.213     uTco  EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:26:REGI|s_Q
    Info (332115):      2.912      0.000 FF  CELL  EX_MEM_Reg_inst|MemWrData_Reg|\G_n_reg:26:REGI|s_Q|q
    Info (332115):      3.493      0.581 FF    IC  DMem|ram_rtl_0|auto_generated|ram_block1a23|portadatain[3]
    Info (332115):      3.572      0.079 FF  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.118      3.118  R        clock network delay
    Info (332115):      3.090     -0.028           clock pessimism removed
    Info (332115):      3.090      0.000           clock uncertainty
    Info (332115):      3.291      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.572
    Info (332115): Data Required Time :     3.291
    Info (332115): Slack              :     0.281 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.883
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.883 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[18]
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     10.000      0.000  F        clock network delay
    Info (332115):     10.000      0.000  F        iCLK
    Info (332115):     10.000      0.000 FF    IC  iCLK~input|i
    Info (332115):     10.798      0.798 FF  CELL  iCLK~input|o
    Info (332115):     12.365      1.567 FF    IC  control_component|process_0~0|datac
    Info (332115):     12.602      0.237 FR  CELL  control_component|process_0~0|combout
    Info (332115):     15.101      2.499 RR    IC  fetch_component|s_PC[18]|clrn
    Info (332115):     15.791      0.690 RF  CELL  fetch_logic:fetch_component|s_PC[18]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.675      2.675  R        clock network delay
    Info (332115):     22.655     -0.020           clock uncertainty
    Info (332115):     22.674      0.019     uTsu  fetch_logic:fetch_component|s_PC[18]
    Info (332115): 
    Info (332115): Data Arrival Time  :    15.791
    Info (332115): Data Required Time :    22.674
    Info (332115): Slack              :     6.883 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.292
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.292 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.682      2.682  R        clock network delay
    Info (332115):      2.895      0.213     uTco  ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6
    Info (332115):      2.895      0.000 FF  CELL  ID_EX_Reg_inst|WB_Reg_inst|reg_MemtoReg|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.453      0.558 FF    IC  ID_EX_Reg_inst|WB_Reg_inst|reg_MemtoReg|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.502      1.049 FR  CELL  ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.070      3.070  R        clock network delay
    Info (332115):      3.042     -0.028           clock pessimism removed
    Info (332115):      3.042      0.000           clock uncertainty
    Info (332115):      3.210      0.168      uTh  ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.502
    Info (332115): Data Required Time :     3.210
    Info (332115): Slack              :     1.292 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 1.467
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.467               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.100               0.000 iCLK 
Info (332146): Worst-case recovery slack is 8.230
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.230               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.484               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.371               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.467
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.467 
    Info (332115): ===================================================================
    Info (332115): From Node    : MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q
    Info (332115): To Node      : hazard_detection:hazard_detection_inst|o_IF_ID_Flush
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.636      1.636  R        clock network delay
    Info (332115):      1.741      0.105     uTco  MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI|s_Q
    Info (332115):      1.741      0.000 FF  CELL  MEM_WB_Reg_inst|RegDst_Reg|\G_n_reg:2:REGI|s_Q|q
    Info (332115):      2.106      0.365 FF    IC  forwarding_unit|Equal8~0|datad
    Info (332115):      2.178      0.072 FR  CELL  forwarding_unit|Equal8~0|combout
    Info (332115):      2.470      0.292 RR    IC  forwarding_unit|process_0~4|datab
    Info (332115):      2.637      0.167 RF  CELL  forwarding_unit|process_0~4|combout
    Info (332115):      2.767      0.130 FF    IC  forwarding_unit|process_0~7|datab
    Info (332115):      2.943      0.176 FF  CELL  forwarding_unit|process_0~7|combout
    Info (332115):      3.929      0.986 FF    IC  ALU_Mux_1|Mux0~5|dataa
    Info (332115):      4.142      0.213 FR  CELL  ALU_Mux_1|Mux0~5|combout
    Info (332115):      4.652      0.510 RR    IC  ALU_Mux_1|Mux9~0|dataa
    Info (332115):      4.859      0.207 RF  CELL  ALU_Mux_1|Mux9~0|combout
    Info (332115):      4.968      0.109 FF    IC  ALU_Mux_1|Mux9~1|datad
    Info (332115):      5.031      0.063 FF  CELL  ALU_Mux_1|Mux9~1|combout
    Info (332115):      5.575      0.544 FF    IC  alu_1|ShiftRight0~37|datac
    Info (332115):      5.708      0.133 FF  CELL  alu_1|ShiftRight0~37|combout
    Info (332115):      5.845      0.137 FF    IC  alu_1|ShiftRight0~39|dataa
    Info (332115):      6.049      0.204 FF  CELL  alu_1|ShiftRight0~39|combout
    Info (332115):      6.165      0.116 FF    IC  alu_1|ShiftRight0~40|datac
    Info (332115):      6.298      0.133 FF  CELL  alu_1|ShiftRight0~40|combout
    Info (332115):      6.611      0.313 FF    IC  alu_1|Mux34~8|datac
    Info (332115):      6.744      0.133 FF  CELL  alu_1|Mux34~8|combout
    Info (332115):      6.851      0.107 FF    IC  alu_1|Mux34~9|datad
    Info (332115):      6.914      0.063 FF  CELL  alu_1|Mux34~9|combout
    Info (332115):      7.622      0.708 FF    IC  alu_1|Mux34~10|datac
    Info (332115):      7.755      0.133 FF  CELL  alu_1|Mux34~10|combout
    Info (332115):      7.861      0.106 FF    IC  alu_1|Mux34~11|datad
    Info (332115):      7.924      0.063 FF  CELL  alu_1|Mux34~11|combout
    Info (332115):      8.033      0.109 FF    IC  alu_1|Mux34~14|datad
    Info (332115):      8.096      0.063 FF  CELL  alu_1|Mux34~14|combout
    Info (332115):      8.204      0.108 FF    IC  alu_1|Mux34~18|datad
    Info (332115):      8.267      0.063 FF  CELL  alu_1|Mux34~18|combout
    Info (332115):      8.391      0.124 FF    IC  branch_mux0|Mux31~1|datad
    Info (332115):      8.454      0.063 FF  CELL  branch_mux0|Mux31~1|combout
    Info (332115):      8.779      0.325 FF    IC  branch_logic_inst|Equal0~0|datab
    Info (332115):      8.956      0.177 FF  CELL  branch_logic_inst|Equal0~0|combout
    Info (332115):      9.089      0.133 FF    IC  branch_logic_inst|Equal0~4|dataa
    Info (332115):      9.262      0.173 FF  CELL  branch_logic_inst|Equal0~4|combout
    Info (332115):      9.370      0.108 FF    IC  branch_logic_inst|Equal0~10|datad
    Info (332115):      9.433      0.063 FF  CELL  branch_logic_inst|Equal0~10|combout
    Info (332115):      9.543      0.110 FF    IC  branch_logic_inst|o_Branch_Take~1|datac
    Info (332115):      9.676      0.133 FF  CELL  branch_logic_inst|o_Branch_Take~1|combout
    Info (332115):      9.814      0.138 FF    IC  fetch_component|s_next_PC[22]~27|datad
    Info (332115):      9.877      0.063 FF  CELL  fetch_component|s_next_PC[22]~27|combout
    Info (332115):      9.995      0.118 FF    IC  hazard_detection_inst|o_IF_ID_Flush|datad
    Info (332115):     10.058      0.063 FF  CELL  hazard_detection:hazard_detection_inst|o_IF_ID_Flush
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     12.021      2.021  F        clock network delay
    Info (332115):     12.040      0.019           clock pessimism removed
    Info (332115):     12.020     -0.020           clock uncertainty
    Info (332115):     11.525     -0.495     uTsu  hazard_detection:hazard_detection_inst|o_IF_ID_Flush
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.058
    Info (332115): Data Required Time :    11.525
    Info (332115): Slack              :     1.467 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.100
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.100 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:26:REGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.588      1.588  R        clock network delay
    Info (332115):      1.693      0.105     uTco  EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:26:REGI|s_Q
    Info (332115):      1.693      0.000 RR  CELL  EX_MEM_Reg_inst|MemWrData_Reg|\G_n_reg:26:REGI|s_Q|q
    Info (332115):      1.979      0.286 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a23|portadatain[3]
    Info (332115):      2.015      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.831      1.831  R        clock network delay
    Info (332115):      1.811     -0.020           clock pessimism removed
    Info (332115):      1.811      0.000           clock uncertainty
    Info (332115):      1.915      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.015
    Info (332115): Data Required Time :     1.915
    Info (332115): Slack              :     0.100 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.230
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 8.230 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[18]
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     10.000      0.000  F        clock network delay
    Info (332115):     10.000      0.000  F        iCLK
    Info (332115):     10.000      0.000 FF    IC  iCLK~input|i
    Info (332115):     10.748      0.748 FF  CELL  iCLK~input|o
    Info (332115):     11.546      0.798 FF    IC  control_component|process_0~0|datac
    Info (332115):     11.665      0.119 FR  CELL  control_component|process_0~0|combout
    Info (332115):     12.929      1.264 RR    IC  fetch_component|s_PC[18]|clrn
    Info (332115):     13.315      0.386 RF  CELL  fetch_logic:fetch_component|s_PC[18]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.558      1.558  R        clock network delay
    Info (332115):     21.538     -0.020           clock uncertainty
    Info (332115):     21.545      0.007     uTsu  fetch_logic:fetch_component|s_PC[18]
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.315
    Info (332115): Data Required Time :    21.545
    Info (332115): Slack              :     8.230 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.484
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.484 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : control_logic:control_component|r_control.Jump
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     10.000      0.000  F        clock network delay
    Info (332115):     10.000      0.000  F        iCLK
    Info (332115):     10.000      0.000 FF    IC  iCLK~input|i
    Info (332115):     10.748      0.748 FF  CELL  iCLK~input|o
    Info (332115):     11.514      0.766 FF    IC  control_component|process_0~0|datac
    Info (332115):     11.628      0.114 FR  CELL  control_component|process_0~0|combout
    Info (332115):     12.371      0.743 RR    IC  control_component|r_control.Jump|dataa
    Info (332115):     12.530      0.159 RF  CELL  control_logic:control_component|r_control.Jump
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     12.046      2.046  F        clock network delay
    Info (332115):     12.046      0.000           clock uncertainty
    Info (332115):     12.046      0.000      uTh  control_logic:control_component|r_control.Jump
    Info (332115): 
    Info (332115): Data Arrival Time  :    12.530
    Info (332115): Data Required Time :    12.046
    Info (332115): Slack              :     0.484 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1134 megabytes
    Info: Processing ended: Mon Dec  2 18:37:52 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:26


