# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ZynqLab04.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ZynqLab04.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../ZynqLab04.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../ZynqLab04.ip_user_files/bd/design_1/ipshared/bf49/hdl/FND.v" \
"../../../../ZynqLab04.ip_user_files/bd/design_1/ipshared/bf49/hdl/Hex2Dec.v" \
"../../../../ZynqLab04.ip_user_files/bd/design_1/ipshared/bf49/hdl/myFND_v1_0_S00_AXI.v" \
"../../../../ZynqLab04.ip_user_files/bd/design_1/ipshared/bf49/hdl/myFND_v1_0.v" \
"../../../../ZynqLab04.ip_user_files/bd/design_1/ip/design_1_myFND_0_0/sim/design_1_myFND_0_0.v" \
"../../../../ZynqLab04.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../ZynqLab04.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../ZynqLab04.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
