
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//rfkill_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ab8 <.init>:
  401ab8:	stp	x29, x30, [sp, #-16]!
  401abc:	mov	x29, sp
  401ac0:	bl	402050 <ferror@plt+0x60>
  401ac4:	ldp	x29, x30, [sp], #16
  401ac8:	ret

Disassembly of section .plt:

0000000000401ad0 <memcpy@plt-0x20>:
  401ad0:	stp	x16, x30, [sp, #-16]!
  401ad4:	adrp	x16, 41a000 <ferror@plt+0x18010>
  401ad8:	ldr	x17, [x16, #4088]
  401adc:	add	x16, x16, #0xff8
  401ae0:	br	x17
  401ae4:	nop
  401ae8:	nop
  401aec:	nop

0000000000401af0 <memcpy@plt>:
  401af0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401af4:	ldr	x17, [x16]
  401af8:	add	x16, x16, #0x0
  401afc:	br	x17

0000000000401b00 <scols_column_set_json_type@plt>:
  401b00:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401b04:	ldr	x17, [x16, #8]
  401b08:	add	x16, x16, #0x8
  401b0c:	br	x17

0000000000401b10 <_exit@plt>:
  401b10:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401b14:	ldr	x17, [x16, #16]
  401b18:	add	x16, x16, #0x10
  401b1c:	br	x17

0000000000401b20 <strtoul@plt>:
  401b20:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401b24:	ldr	x17, [x16, #24]
  401b28:	add	x16, x16, #0x18
  401b2c:	br	x17

0000000000401b30 <strlen@plt>:
  401b30:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401b34:	ldr	x17, [x16, #32]
  401b38:	add	x16, x16, #0x20
  401b3c:	br	x17

0000000000401b40 <fputs@plt>:
  401b40:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401b44:	ldr	x17, [x16, #40]
  401b48:	add	x16, x16, #0x28
  401b4c:	br	x17

0000000000401b50 <syslog@plt>:
  401b50:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401b54:	ldr	x17, [x16, #48]
  401b58:	add	x16, x16, #0x30
  401b5c:	br	x17

0000000000401b60 <exit@plt>:
  401b60:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401b64:	ldr	x17, [x16, #56]
  401b68:	add	x16, x16, #0x38
  401b6c:	br	x17

0000000000401b70 <dup@plt>:
  401b70:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401b74:	ldr	x17, [x16, #64]
  401b78:	add	x16, x16, #0x40
  401b7c:	br	x17

0000000000401b80 <scols_line_refer_data@plt>:
  401b80:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401b84:	ldr	x17, [x16, #72]
  401b88:	add	x16, x16, #0x48
  401b8c:	br	x17

0000000000401b90 <strtoimax@plt>:
  401b90:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401b94:	ldr	x17, [x16, #80]
  401b98:	add	x16, x16, #0x50
  401b9c:	br	x17

0000000000401ba0 <strtoll@plt>:
  401ba0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401ba4:	ldr	x17, [x16, #88]
  401ba8:	add	x16, x16, #0x58
  401bac:	br	x17

0000000000401bb0 <strtod@plt>:
  401bb0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401bb4:	ldr	x17, [x16, #96]
  401bb8:	add	x16, x16, #0x60
  401bbc:	br	x17

0000000000401bc0 <scols_table_enable_noheadings@plt>:
  401bc0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401bc4:	ldr	x17, [x16, #104]
  401bc8:	add	x16, x16, #0x68
  401bcc:	br	x17

0000000000401bd0 <scols_table_new_column@plt>:
  401bd0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401bd4:	ldr	x17, [x16, #112]
  401bd8:	add	x16, x16, #0x70
  401bdc:	br	x17

0000000000401be0 <localtime_r@plt>:
  401be0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401be4:	ldr	x17, [x16, #120]
  401be8:	add	x16, x16, #0x78
  401bec:	br	x17

0000000000401bf0 <strftime@plt>:
  401bf0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401bf4:	ldr	x17, [x16, #128]
  401bf8:	add	x16, x16, #0x80
  401bfc:	br	x17

0000000000401c00 <closelog@plt>:
  401c00:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401c04:	ldr	x17, [x16, #136]
  401c08:	add	x16, x16, #0x88
  401c0c:	br	x17

0000000000401c10 <__cxa_atexit@plt>:
  401c10:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401c14:	ldr	x17, [x16, #144]
  401c18:	add	x16, x16, #0x90
  401c1c:	br	x17

0000000000401c20 <fputc@plt>:
  401c20:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401c24:	ldr	x17, [x16, #152]
  401c28:	add	x16, x16, #0x98
  401c2c:	br	x17

0000000000401c30 <scols_table_enable_raw@plt>:
  401c30:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401c34:	ldr	x17, [x16, #160]
  401c38:	add	x16, x16, #0xa0
  401c3c:	br	x17

0000000000401c40 <strptime@plt>:
  401c40:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401c44:	ldr	x17, [x16, #168]
  401c48:	add	x16, x16, #0xa8
  401c4c:	br	x17

0000000000401c50 <snprintf@plt>:
  401c50:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401c54:	ldr	x17, [x16, #176]
  401c58:	add	x16, x16, #0xb0
  401c5c:	br	x17

0000000000401c60 <localeconv@plt>:
  401c60:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401c64:	ldr	x17, [x16, #184]
  401c68:	add	x16, x16, #0xb8
  401c6c:	br	x17

0000000000401c70 <fileno@plt>:
  401c70:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401c74:	ldr	x17, [x16, #192]
  401c78:	add	x16, x16, #0xc0
  401c7c:	br	x17

0000000000401c80 <fclose@plt>:
  401c80:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401c84:	ldr	x17, [x16, #200]
  401c88:	add	x16, x16, #0xc8
  401c8c:	br	x17

0000000000401c90 <fopen@plt>:
  401c90:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401c94:	ldr	x17, [x16, #208]
  401c98:	add	x16, x16, #0xd0
  401c9c:	br	x17

0000000000401ca0 <time@plt>:
  401ca0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401ca4:	ldr	x17, [x16, #216]
  401ca8:	add	x16, x16, #0xd8
  401cac:	br	x17

0000000000401cb0 <malloc@plt>:
  401cb0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401cb4:	ldr	x17, [x16, #224]
  401cb8:	add	x16, x16, #0xe0
  401cbc:	br	x17

0000000000401cc0 <open@plt>:
  401cc0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401cc4:	ldr	x17, [x16, #232]
  401cc8:	add	x16, x16, #0xe8
  401ccc:	br	x17

0000000000401cd0 <poll@plt>:
  401cd0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401cd4:	ldr	x17, [x16, #240]
  401cd8:	add	x16, x16, #0xf0
  401cdc:	br	x17

0000000000401ce0 <strncmp@plt>:
  401ce0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401ce4:	ldr	x17, [x16, #248]
  401ce8:	add	x16, x16, #0xf8
  401cec:	br	x17

0000000000401cf0 <bindtextdomain@plt>:
  401cf0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401cf4:	ldr	x17, [x16, #256]
  401cf8:	add	x16, x16, #0x100
  401cfc:	br	x17

0000000000401d00 <__libc_start_main@plt>:
  401d00:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401d04:	ldr	x17, [x16, #264]
  401d08:	add	x16, x16, #0x108
  401d0c:	br	x17

0000000000401d10 <fgetc@plt>:
  401d10:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401d14:	ldr	x17, [x16, #272]
  401d18:	add	x16, x16, #0x110
  401d1c:	br	x17

0000000000401d20 <memset@plt>:
  401d20:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401d24:	ldr	x17, [x16, #280]
  401d28:	add	x16, x16, #0x118
  401d2c:	br	x17

0000000000401d30 <gettimeofday@plt>:
  401d30:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401d34:	ldr	x17, [x16, #288]
  401d38:	add	x16, x16, #0x120
  401d3c:	br	x17

0000000000401d40 <gmtime_r@plt>:
  401d40:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401d44:	ldr	x17, [x16, #296]
  401d48:	add	x16, x16, #0x128
  401d4c:	br	x17

0000000000401d50 <scols_new_table@plt>:
  401d50:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401d54:	ldr	x17, [x16, #304]
  401d58:	add	x16, x16, #0x130
  401d5c:	br	x17

0000000000401d60 <strdup@plt>:
  401d60:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401d64:	ldr	x17, [x16, #312]
  401d68:	add	x16, x16, #0x138
  401d6c:	br	x17

0000000000401d70 <scols_table_new_line@plt>:
  401d70:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401d74:	ldr	x17, [x16, #320]
  401d78:	add	x16, x16, #0x140
  401d7c:	br	x17

0000000000401d80 <scols_unref_table@plt>:
  401d80:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401d84:	ldr	x17, [x16, #328]
  401d88:	add	x16, x16, #0x148
  401d8c:	br	x17

0000000000401d90 <close@plt>:
  401d90:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401d94:	ldr	x17, [x16, #336]
  401d98:	add	x16, x16, #0x150
  401d9c:	br	x17

0000000000401da0 <__gmon_start__@plt>:
  401da0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401da4:	ldr	x17, [x16, #344]
  401da8:	add	x16, x16, #0x158
  401dac:	br	x17

0000000000401db0 <mktime@plt>:
  401db0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401db4:	ldr	x17, [x16, #352]
  401db8:	add	x16, x16, #0x160
  401dbc:	br	x17

0000000000401dc0 <write@plt>:
  401dc0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401dc4:	ldr	x17, [x16, #360]
  401dc8:	add	x16, x16, #0x168
  401dcc:	br	x17

0000000000401dd0 <strtoumax@plt>:
  401dd0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401dd4:	ldr	x17, [x16, #368]
  401dd8:	add	x16, x16, #0x170
  401ddc:	br	x17

0000000000401de0 <abort@plt>:
  401de0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401de4:	ldr	x17, [x16, #376]
  401de8:	add	x16, x16, #0x178
  401dec:	br	x17

0000000000401df0 <openlog@plt>:
  401df0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401df4:	ldr	x17, [x16, #384]
  401df8:	add	x16, x16, #0x180
  401dfc:	br	x17

0000000000401e00 <access@plt>:
  401e00:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401e04:	ldr	x17, [x16, #392]
  401e08:	add	x16, x16, #0x188
  401e0c:	br	x17

0000000000401e10 <memcmp@plt>:
  401e10:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401e14:	ldr	x17, [x16, #400]
  401e18:	add	x16, x16, #0x190
  401e1c:	br	x17

0000000000401e20 <textdomain@plt>:
  401e20:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401e24:	ldr	x17, [x16, #408]
  401e28:	add	x16, x16, #0x198
  401e2c:	br	x17

0000000000401e30 <getopt_long@plt>:
  401e30:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401e34:	ldr	x17, [x16, #416]
  401e38:	add	x16, x16, #0x1a0
  401e3c:	br	x17

0000000000401e40 <strcmp@plt>:
  401e40:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401e44:	ldr	x17, [x16, #424]
  401e48:	add	x16, x16, #0x1a8
  401e4c:	br	x17

0000000000401e50 <warn@plt>:
  401e50:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401e54:	ldr	x17, [x16, #432]
  401e58:	add	x16, x16, #0x1b0
  401e5c:	br	x17

0000000000401e60 <__ctype_b_loc@plt>:
  401e60:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401e64:	ldr	x17, [x16, #440]
  401e68:	add	x16, x16, #0x1b8
  401e6c:	br	x17

0000000000401e70 <strtol@plt>:
  401e70:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401e74:	ldr	x17, [x16, #448]
  401e78:	add	x16, x16, #0x1c0
  401e7c:	br	x17

0000000000401e80 <free@plt>:
  401e80:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401e84:	ldr	x17, [x16, #456]
  401e88:	add	x16, x16, #0x1c8
  401e8c:	br	x17

0000000000401e90 <scols_table_enable_json@plt>:
  401e90:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401e94:	ldr	x17, [x16, #464]
  401e98:	add	x16, x16, #0x1d0
  401e9c:	br	x17

0000000000401ea0 <strncasecmp@plt>:
  401ea0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401ea4:	ldr	x17, [x16, #472]
  401ea8:	add	x16, x16, #0x1d8
  401eac:	br	x17

0000000000401eb0 <vasprintf@plt>:
  401eb0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401eb4:	ldr	x17, [x16, #480]
  401eb8:	add	x16, x16, #0x1e0
  401ebc:	br	x17

0000000000401ec0 <strndup@plt>:
  401ec0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401ec4:	ldr	x17, [x16, #488]
  401ec8:	add	x16, x16, #0x1e8
  401ecc:	br	x17

0000000000401ed0 <strspn@plt>:
  401ed0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401ed4:	ldr	x17, [x16, #496]
  401ed8:	add	x16, x16, #0x1f0
  401edc:	br	x17

0000000000401ee0 <strchr@plt>:
  401ee0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401ee4:	ldr	x17, [x16, #504]
  401ee8:	add	x16, x16, #0x1f8
  401eec:	br	x17

0000000000401ef0 <fcntl@plt>:
  401ef0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401ef4:	ldr	x17, [x16, #512]
  401ef8:	add	x16, x16, #0x200
  401efc:	br	x17

0000000000401f00 <fflush@plt>:
  401f00:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401f04:	ldr	x17, [x16, #520]
  401f08:	add	x16, x16, #0x208
  401f0c:	br	x17

0000000000401f10 <scols_print_table@plt>:
  401f10:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401f14:	ldr	x17, [x16, #528]
  401f18:	add	x16, x16, #0x210
  401f1c:	br	x17

0000000000401f20 <warnx@plt>:
  401f20:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401f24:	ldr	x17, [x16, #536]
  401f28:	add	x16, x16, #0x218
  401f2c:	br	x17

0000000000401f30 <read@plt>:
  401f30:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401f34:	ldr	x17, [x16, #544]
  401f38:	add	x16, x16, #0x220
  401f3c:	br	x17

0000000000401f40 <errx@plt>:
  401f40:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401f44:	ldr	x17, [x16, #552]
  401f48:	add	x16, x16, #0x228
  401f4c:	br	x17

0000000000401f50 <strcspn@plt>:
  401f50:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401f54:	ldr	x17, [x16, #560]
  401f58:	add	x16, x16, #0x230
  401f5c:	br	x17

0000000000401f60 <printf@plt>:
  401f60:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401f64:	ldr	x17, [x16, #568]
  401f68:	add	x16, x16, #0x238
  401f6c:	br	x17

0000000000401f70 <__assert_fail@plt>:
  401f70:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401f74:	ldr	x17, [x16, #576]
  401f78:	add	x16, x16, #0x240
  401f7c:	br	x17

0000000000401f80 <__errno_location@plt>:
  401f80:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401f84:	ldr	x17, [x16, #584]
  401f88:	add	x16, x16, #0x248
  401f8c:	br	x17

0000000000401f90 <gettext@plt>:
  401f90:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401f94:	ldr	x17, [x16, #592]
  401f98:	add	x16, x16, #0x250
  401f9c:	br	x17

0000000000401fa0 <fprintf@plt>:
  401fa0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401fa4:	ldr	x17, [x16, #600]
  401fa8:	add	x16, x16, #0x258
  401fac:	br	x17

0000000000401fb0 <fgets@plt>:
  401fb0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401fb4:	ldr	x17, [x16, #608]
  401fb8:	add	x16, x16, #0x260
  401fbc:	br	x17

0000000000401fc0 <scols_init_debug@plt>:
  401fc0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401fc4:	ldr	x17, [x16, #616]
  401fc8:	add	x16, x16, #0x268
  401fcc:	br	x17

0000000000401fd0 <err@plt>:
  401fd0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401fd4:	ldr	x17, [x16, #624]
  401fd8:	add	x16, x16, #0x270
  401fdc:	br	x17

0000000000401fe0 <setlocale@plt>:
  401fe0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401fe4:	ldr	x17, [x16, #632]
  401fe8:	add	x16, x16, #0x278
  401fec:	br	x17

0000000000401ff0 <ferror@plt>:
  401ff0:	adrp	x16, 41b000 <ferror@plt+0x19010>
  401ff4:	ldr	x17, [x16, #640]
  401ff8:	add	x16, x16, #0x280
  401ffc:	br	x17

Disassembly of section .text:

0000000000402000 <.text>:
  402000:	mov	x29, #0x0                   	// #0
  402004:	mov	x30, #0x0                   	// #0
  402008:	mov	x5, x0
  40200c:	ldr	x1, [sp]
  402010:	add	x2, sp, #0x8
  402014:	mov	x6, sp
  402018:	movz	x0, #0x0, lsl #48
  40201c:	movk	x0, #0x0, lsl #32
  402020:	movk	x0, #0x40, lsl #16
  402024:	movk	x0, #0x3ca4
  402028:	movz	x3, #0x0, lsl #48
  40202c:	movk	x3, #0x0, lsl #32
  402030:	movk	x3, #0x40, lsl #16
  402034:	movk	x3, #0x8308
  402038:	movz	x4, #0x0, lsl #48
  40203c:	movk	x4, #0x0, lsl #32
  402040:	movk	x4, #0x40, lsl #16
  402044:	movk	x4, #0x8388
  402048:	bl	401d00 <__libc_start_main@plt>
  40204c:	bl	401de0 <abort@plt>
  402050:	adrp	x0, 41a000 <ferror@plt+0x18010>
  402054:	ldr	x0, [x0, #4064]
  402058:	cbz	x0, 402060 <ferror@plt+0x70>
  40205c:	b	401da0 <__gmon_start__@plt>
  402060:	ret
  402064:	stp	x29, x30, [sp, #-32]!
  402068:	mov	x29, sp
  40206c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  402070:	add	x0, x0, #0x2d8
  402074:	str	x0, [sp, #24]
  402078:	ldr	x0, [sp, #24]
  40207c:	str	x0, [sp, #24]
  402080:	ldr	x1, [sp, #24]
  402084:	adrp	x0, 41b000 <ferror@plt+0x19010>
  402088:	add	x0, x0, #0x2d8
  40208c:	cmp	x1, x0
  402090:	b.eq	4020cc <ferror@plt+0xdc>  // b.none
  402094:	adrp	x0, 408000 <ferror@plt+0x6010>
  402098:	add	x0, x0, #0x3b8
  40209c:	ldr	x0, [x0]
  4020a0:	str	x0, [sp, #16]
  4020a4:	ldr	x0, [sp, #16]
  4020a8:	str	x0, [sp, #16]
  4020ac:	ldr	x0, [sp, #16]
  4020b0:	cmp	x0, #0x0
  4020b4:	b.eq	4020d0 <ferror@plt+0xe0>  // b.none
  4020b8:	ldr	x1, [sp, #16]
  4020bc:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4020c0:	add	x0, x0, #0x2d8
  4020c4:	blr	x1
  4020c8:	b	4020d0 <ferror@plt+0xe0>
  4020cc:	nop
  4020d0:	ldp	x29, x30, [sp], #32
  4020d4:	ret
  4020d8:	stp	x29, x30, [sp, #-48]!
  4020dc:	mov	x29, sp
  4020e0:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4020e4:	add	x0, x0, #0x2d8
  4020e8:	str	x0, [sp, #40]
  4020ec:	ldr	x0, [sp, #40]
  4020f0:	str	x0, [sp, #40]
  4020f4:	ldr	x1, [sp, #40]
  4020f8:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4020fc:	add	x0, x0, #0x2d8
  402100:	sub	x0, x1, x0
  402104:	asr	x0, x0, #3
  402108:	lsr	x1, x0, #63
  40210c:	add	x0, x1, x0
  402110:	asr	x0, x0, #1
  402114:	str	x0, [sp, #32]
  402118:	ldr	x0, [sp, #32]
  40211c:	cmp	x0, #0x0
  402120:	b.eq	402160 <ferror@plt+0x170>  // b.none
  402124:	adrp	x0, 408000 <ferror@plt+0x6010>
  402128:	add	x0, x0, #0x3c0
  40212c:	ldr	x0, [x0]
  402130:	str	x0, [sp, #24]
  402134:	ldr	x0, [sp, #24]
  402138:	str	x0, [sp, #24]
  40213c:	ldr	x0, [sp, #24]
  402140:	cmp	x0, #0x0
  402144:	b.eq	402164 <ferror@plt+0x174>  // b.none
  402148:	ldr	x2, [sp, #24]
  40214c:	ldr	x1, [sp, #32]
  402150:	adrp	x0, 41b000 <ferror@plt+0x19010>
  402154:	add	x0, x0, #0x2d8
  402158:	blr	x2
  40215c:	b	402164 <ferror@plt+0x174>
  402160:	nop
  402164:	ldp	x29, x30, [sp], #48
  402168:	ret
  40216c:	stp	x29, x30, [sp, #-16]!
  402170:	mov	x29, sp
  402174:	adrp	x0, 41b000 <ferror@plt+0x19010>
  402178:	add	x0, x0, #0x300
  40217c:	ldrb	w0, [x0]
  402180:	and	x0, x0, #0xff
  402184:	cmp	x0, #0x0
  402188:	b.ne	4021a4 <ferror@plt+0x1b4>  // b.any
  40218c:	bl	402064 <ferror@plt+0x74>
  402190:	adrp	x0, 41b000 <ferror@plt+0x19010>
  402194:	add	x0, x0, #0x300
  402198:	mov	w1, #0x1                   	// #1
  40219c:	strb	w1, [x0]
  4021a0:	b	4021a8 <ferror@plt+0x1b8>
  4021a4:	nop
  4021a8:	ldp	x29, x30, [sp], #16
  4021ac:	ret
  4021b0:	stp	x29, x30, [sp, #-16]!
  4021b4:	mov	x29, sp
  4021b8:	bl	4020d8 <ferror@plt+0xe8>
  4021bc:	nop
  4021c0:	ldp	x29, x30, [sp], #16
  4021c4:	ret
  4021c8:	stp	x29, x30, [sp, #-48]!
  4021cc:	mov	x29, sp
  4021d0:	str	x0, [sp, #24]
  4021d4:	bl	401f80 <__errno_location@plt>
  4021d8:	str	wzr, [x0]
  4021dc:	ldr	x0, [sp, #24]
  4021e0:	bl	401ff0 <ferror@plt>
  4021e4:	cmp	w0, #0x0
  4021e8:	b.ne	402244 <ferror@plt+0x254>  // b.any
  4021ec:	ldr	x0, [sp, #24]
  4021f0:	bl	401f00 <fflush@plt>
  4021f4:	cmp	w0, #0x0
  4021f8:	b.ne	402244 <ferror@plt+0x254>  // b.any
  4021fc:	ldr	x0, [sp, #24]
  402200:	bl	401c70 <fileno@plt>
  402204:	str	w0, [sp, #44]
  402208:	ldr	w0, [sp, #44]
  40220c:	cmp	w0, #0x0
  402210:	b.lt	40224c <ferror@plt+0x25c>  // b.tstop
  402214:	ldr	w0, [sp, #44]
  402218:	bl	401b70 <dup@plt>
  40221c:	str	w0, [sp, #44]
  402220:	ldr	w0, [sp, #44]
  402224:	cmp	w0, #0x0
  402228:	b.lt	40224c <ferror@plt+0x25c>  // b.tstop
  40222c:	ldr	w0, [sp, #44]
  402230:	bl	401d90 <close@plt>
  402234:	cmp	w0, #0x0
  402238:	b.ne	40224c <ferror@plt+0x25c>  // b.any
  40223c:	mov	w0, #0x0                   	// #0
  402240:	b	40226c <ferror@plt+0x27c>
  402244:	nop
  402248:	b	402250 <ferror@plt+0x260>
  40224c:	nop
  402250:	bl	401f80 <__errno_location@plt>
  402254:	ldr	w0, [x0]
  402258:	cmp	w0, #0x9
  40225c:	b.ne	402268 <ferror@plt+0x278>  // b.any
  402260:	mov	w0, #0x0                   	// #0
  402264:	b	40226c <ferror@plt+0x27c>
  402268:	mov	w0, #0xffffffff            	// #-1
  40226c:	ldp	x29, x30, [sp], #48
  402270:	ret
  402274:	stp	x29, x30, [sp, #-16]!
  402278:	mov	x29, sp
  40227c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  402280:	add	x0, x0, #0x2f0
  402284:	ldr	x0, [x0]
  402288:	bl	4021c8 <ferror@plt+0x1d8>
  40228c:	cmp	w0, #0x0
  402290:	b.eq	4022e0 <ferror@plt+0x2f0>  // b.none
  402294:	bl	401f80 <__errno_location@plt>
  402298:	ldr	w0, [x0]
  40229c:	cmp	w0, #0x20
  4022a0:	b.eq	4022e0 <ferror@plt+0x2f0>  // b.none
  4022a4:	bl	401f80 <__errno_location@plt>
  4022a8:	ldr	w0, [x0]
  4022ac:	cmp	w0, #0x0
  4022b0:	b.eq	4022c8 <ferror@plt+0x2d8>  // b.none
  4022b4:	adrp	x0, 408000 <ferror@plt+0x6010>
  4022b8:	add	x0, x0, #0x3c8
  4022bc:	bl	401f90 <gettext@plt>
  4022c0:	bl	401e50 <warn@plt>
  4022c4:	b	4022d8 <ferror@plt+0x2e8>
  4022c8:	adrp	x0, 408000 <ferror@plt+0x6010>
  4022cc:	add	x0, x0, #0x3c8
  4022d0:	bl	401f90 <gettext@plt>
  4022d4:	bl	401f20 <warnx@plt>
  4022d8:	mov	w0, #0x1                   	// #1
  4022dc:	bl	401b10 <_exit@plt>
  4022e0:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4022e4:	add	x0, x0, #0x2d8
  4022e8:	ldr	x0, [x0]
  4022ec:	bl	4021c8 <ferror@plt+0x1d8>
  4022f0:	cmp	w0, #0x0
  4022f4:	b.eq	402300 <ferror@plt+0x310>  // b.none
  4022f8:	mov	w0, #0x1                   	// #1
  4022fc:	bl	401b10 <_exit@plt>
  402300:	nop
  402304:	ldp	x29, x30, [sp], #16
  402308:	ret
  40230c:	stp	x29, x30, [sp, #-16]!
  402310:	mov	x29, sp
  402314:	adrp	x0, 402000 <ferror@plt+0x10>
  402318:	add	x0, x0, #0x274
  40231c:	bl	408390 <ferror@plt+0x63a0>
  402320:	nop
  402324:	ldp	x29, x30, [sp], #16
  402328:	ret
  40232c:	sub	sp, sp, #0x10
  402330:	str	w0, [sp, #12]
  402334:	ldr	w0, [sp, #12]
  402338:	sub	w0, w0, #0x21
  40233c:	cmp	w0, #0x5d
  402340:	b.hi	40234c <ferror@plt+0x35c>  // b.pmore
  402344:	mov	w0, #0x1                   	// #1
  402348:	b	402350 <ferror@plt+0x360>
  40234c:	mov	w0, #0x0                   	// #0
  402350:	add	sp, sp, #0x10
  402354:	ret
  402358:	stp	x29, x30, [sp, #-48]!
  40235c:	mov	x29, sp
  402360:	str	w0, [sp, #28]
  402364:	str	x1, [sp, #16]
  402368:	ldr	x0, [sp, #16]
  40236c:	cmp	x0, #0x0
  402370:	b.ne	402394 <ferror@plt+0x3a4>  // b.any
  402374:	adrp	x0, 409000 <ferror@plt+0x7010>
  402378:	add	x3, x0, #0x70
  40237c:	mov	w2, #0xe                   	// #14
  402380:	adrp	x0, 408000 <ferror@plt+0x6010>
  402384:	add	x1, x0, #0x3d8
  402388:	adrp	x0, 408000 <ferror@plt+0x6010>
  40238c:	add	x0, x0, #0x3f0
  402390:	bl	401f70 <__assert_fail@plt>
  402394:	ldr	x0, [sp, #16]
  402398:	str	x0, [sp, #40]
  40239c:	b	4023cc <ferror@plt+0x3dc>
  4023a0:	ldr	x0, [sp, #40]
  4023a4:	ldr	w0, [x0, #24]
  4023a8:	ldr	w1, [sp, #28]
  4023ac:	cmp	w1, w0
  4023b0:	b.ne	4023c0 <ferror@plt+0x3d0>  // b.any
  4023b4:	ldr	x0, [sp, #40]
  4023b8:	ldr	x0, [x0]
  4023bc:	b	4023e0 <ferror@plt+0x3f0>
  4023c0:	ldr	x0, [sp, #40]
  4023c4:	add	x0, x0, #0x20
  4023c8:	str	x0, [sp, #40]
  4023cc:	ldr	x0, [sp, #40]
  4023d0:	ldr	x0, [x0]
  4023d4:	cmp	x0, #0x0
  4023d8:	b.ne	4023a0 <ferror@plt+0x3b0>  // b.any
  4023dc:	mov	x0, #0x0                   	// #0
  4023e0:	ldp	x29, x30, [sp], #48
  4023e4:	ret
  4023e8:	stp	x29, x30, [sp, #-96]!
  4023ec:	mov	x29, sp
  4023f0:	str	x19, [sp, #16]
  4023f4:	str	w0, [sp, #60]
  4023f8:	str	x1, [sp, #48]
  4023fc:	str	x2, [sp, #40]
  402400:	str	x3, [sp, #32]
  402404:	str	wzr, [sp, #92]
  402408:	b	402600 <ferror@plt+0x610>
  40240c:	ldrsw	x0, [sp, #92]
  402410:	lsl	x0, x0, #6
  402414:	ldr	x1, [sp, #40]
  402418:	add	x0, x1, x0
  40241c:	str	x0, [sp, #80]
  402420:	b	4025c8 <ferror@plt+0x5d8>
  402424:	ldr	x0, [sp, #80]
  402428:	ldr	w0, [x0]
  40242c:	ldr	w1, [sp, #60]
  402430:	cmp	w1, w0
  402434:	b.eq	402448 <ferror@plt+0x458>  // b.none
  402438:	ldr	x0, [sp, #80]
  40243c:	add	x0, x0, #0x4
  402440:	str	x0, [sp, #80]
  402444:	b	4025c8 <ferror@plt+0x5d8>
  402448:	ldrsw	x0, [sp, #92]
  40244c:	lsl	x0, x0, #2
  402450:	ldr	x1, [sp, #32]
  402454:	add	x0, x1, x0
  402458:	ldr	w0, [x0]
  40245c:	cmp	w0, #0x0
  402460:	b.ne	402480 <ferror@plt+0x490>  // b.any
  402464:	ldrsw	x0, [sp, #92]
  402468:	lsl	x0, x0, #2
  40246c:	ldr	x1, [sp, #32]
  402470:	add	x0, x1, x0
  402474:	ldr	w1, [sp, #60]
  402478:	str	w1, [x0]
  40247c:	b	4025f0 <ferror@plt+0x600>
  402480:	ldrsw	x0, [sp, #92]
  402484:	lsl	x0, x0, #2
  402488:	ldr	x1, [sp, #32]
  40248c:	add	x0, x1, x0
  402490:	ldr	w0, [x0]
  402494:	ldr	w1, [sp, #60]
  402498:	cmp	w1, w0
  40249c:	b.eq	4025f0 <ferror@plt+0x600>  // b.none
  4024a0:	str	xzr, [sp, #72]
  4024a4:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4024a8:	add	x0, x0, #0x2d8
  4024ac:	ldr	x19, [x0]
  4024b0:	adrp	x0, 408000 <ferror@plt+0x6010>
  4024b4:	add	x0, x0, #0x400
  4024b8:	bl	401f90 <gettext@plt>
  4024bc:	mov	x1, x0
  4024c0:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4024c4:	add	x0, x0, #0x2f8
  4024c8:	ldr	x0, [x0]
  4024cc:	mov	x2, x0
  4024d0:	mov	x0, x19
  4024d4:	bl	401fa0 <fprintf@plt>
  4024d8:	ldrsw	x0, [sp, #92]
  4024dc:	lsl	x0, x0, #6
  4024e0:	ldr	x1, [sp, #40]
  4024e4:	add	x0, x1, x0
  4024e8:	str	x0, [sp, #80]
  4024ec:	b	402588 <ferror@plt+0x598>
  4024f0:	ldr	x0, [sp, #80]
  4024f4:	ldr	w0, [x0]
  4024f8:	ldr	x1, [sp, #48]
  4024fc:	bl	402358 <ferror@plt+0x368>
  402500:	str	x0, [sp, #64]
  402504:	ldr	x0, [sp, #64]
  402508:	cmp	x0, #0x0
  40250c:	b.eq	402534 <ferror@plt+0x544>  // b.none
  402510:	adrp	x0, 41b000 <ferror@plt+0x19010>
  402514:	add	x0, x0, #0x2d8
  402518:	ldr	x3, [x0]
  40251c:	ldr	x2, [sp, #64]
  402520:	adrp	x0, 408000 <ferror@plt+0x6010>
  402524:	add	x1, x0, #0x428
  402528:	mov	x0, x3
  40252c:	bl	401fa0 <fprintf@plt>
  402530:	b	402570 <ferror@plt+0x580>
  402534:	ldr	x0, [sp, #80]
  402538:	ldr	w0, [x0]
  40253c:	bl	40232c <ferror@plt+0x33c>
  402540:	cmp	w0, #0x0
  402544:	b.eq	402570 <ferror@plt+0x580>  // b.none
  402548:	adrp	x0, 41b000 <ferror@plt+0x19010>
  40254c:	add	x0, x0, #0x2d8
  402550:	ldr	x3, [x0]
  402554:	ldr	x0, [sp, #80]
  402558:	ldr	w0, [x0]
  40255c:	mov	w2, w0
  402560:	adrp	x0, 408000 <ferror@plt+0x6010>
  402564:	add	x1, x0, #0x430
  402568:	mov	x0, x3
  40256c:	bl	401fa0 <fprintf@plt>
  402570:	ldr	x0, [sp, #80]
  402574:	add	x0, x0, #0x4
  402578:	str	x0, [sp, #80]
  40257c:	ldr	x0, [sp, #72]
  402580:	add	x0, x0, #0x1
  402584:	str	x0, [sp, #72]
  402588:	ldr	x0, [sp, #72]
  40258c:	add	x0, x0, #0x1
  402590:	cmp	x0, #0xf
  402594:	b.hi	4025a8 <ferror@plt+0x5b8>  // b.pmore
  402598:	ldr	x0, [sp, #80]
  40259c:	ldr	w0, [x0]
  4025a0:	cmp	w0, #0x0
  4025a4:	b.ne	4024f0 <ferror@plt+0x500>  // b.any
  4025a8:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4025ac:	add	x0, x0, #0x2d8
  4025b0:	ldr	x0, [x0]
  4025b4:	mov	x1, x0
  4025b8:	mov	w0, #0xa                   	// #10
  4025bc:	bl	401c20 <fputc@plt>
  4025c0:	mov	w0, #0x1                   	// #1
  4025c4:	bl	401b60 <exit@plt>
  4025c8:	ldr	x0, [sp, #80]
  4025cc:	ldr	w0, [x0]
  4025d0:	cmp	w0, #0x0
  4025d4:	b.eq	4025f4 <ferror@plt+0x604>  // b.none
  4025d8:	ldr	x0, [sp, #80]
  4025dc:	ldr	w0, [x0]
  4025e0:	ldr	w1, [sp, #60]
  4025e4:	cmp	w1, w0
  4025e8:	b.ge	402424 <ferror@plt+0x434>  // b.tcont
  4025ec:	b	4025f4 <ferror@plt+0x604>
  4025f0:	nop
  4025f4:	ldr	w0, [sp, #92]
  4025f8:	add	w0, w0, #0x1
  4025fc:	str	w0, [sp, #92]
  402600:	ldrsw	x0, [sp, #92]
  402604:	lsl	x0, x0, #6
  402608:	ldr	x1, [sp, #40]
  40260c:	add	x0, x1, x0
  402610:	ldr	w0, [x0]
  402614:	cmp	w0, #0x0
  402618:	b.eq	40263c <ferror@plt+0x64c>  // b.none
  40261c:	ldrsw	x0, [sp, #92]
  402620:	lsl	x0, x0, #6
  402624:	ldr	x1, [sp, #40]
  402628:	add	x0, x1, x0
  40262c:	ldr	w0, [x0]
  402630:	ldr	w1, [sp, #60]
  402634:	cmp	w1, w0
  402638:	b.ge	40240c <ferror@plt+0x41c>  // b.tcont
  40263c:	nop
  402640:	ldr	x19, [sp, #16]
  402644:	ldp	x29, x30, [sp], #96
  402648:	ret
  40264c:	stp	x29, x30, [sp, #-48]!
  402650:	mov	x29, sp
  402654:	str	x0, [sp, #24]
  402658:	ldr	x0, [sp, #24]
  40265c:	cmp	x0, #0x0
  402660:	b.ne	402684 <ferror@plt+0x694>  // b.any
  402664:	adrp	x0, 408000 <ferror@plt+0x6010>
  402668:	add	x3, x0, #0xea8
  40266c:	mov	w2, #0x4a                  	// #74
  402670:	adrp	x0, 408000 <ferror@plt+0x6010>
  402674:	add	x1, x0, #0x438
  402678:	adrp	x0, 408000 <ferror@plt+0x6010>
  40267c:	add	x0, x0, #0x450
  402680:	bl	401f70 <__assert_fail@plt>
  402684:	ldr	x0, [sp, #24]
  402688:	bl	401d60 <strdup@plt>
  40268c:	str	x0, [sp, #40]
  402690:	ldr	x0, [sp, #40]
  402694:	cmp	x0, #0x0
  402698:	b.ne	4026ac <ferror@plt+0x6bc>  // b.any
  40269c:	adrp	x0, 408000 <ferror@plt+0x6010>
  4026a0:	add	x1, x0, #0x458
  4026a4:	mov	w0, #0x1                   	// #1
  4026a8:	bl	401fd0 <err@plt>
  4026ac:	ldr	x0, [sp, #40]
  4026b0:	ldp	x29, x30, [sp], #48
  4026b4:	ret
  4026b8:	stp	x29, x30, [sp, #-288]!
  4026bc:	mov	x29, sp
  4026c0:	str	x0, [sp, #56]
  4026c4:	str	x1, [sp, #48]
  4026c8:	str	x2, [sp, #240]
  4026cc:	str	x3, [sp, #248]
  4026d0:	str	x4, [sp, #256]
  4026d4:	str	x5, [sp, #264]
  4026d8:	str	x6, [sp, #272]
  4026dc:	str	x7, [sp, #280]
  4026e0:	str	q0, [sp, #112]
  4026e4:	str	q1, [sp, #128]
  4026e8:	str	q2, [sp, #144]
  4026ec:	str	q3, [sp, #160]
  4026f0:	str	q4, [sp, #176]
  4026f4:	str	q5, [sp, #192]
  4026f8:	str	q6, [sp, #208]
  4026fc:	str	q7, [sp, #224]
  402700:	add	x0, sp, #0x120
  402704:	str	x0, [sp, #72]
  402708:	add	x0, sp, #0x120
  40270c:	str	x0, [sp, #80]
  402710:	add	x0, sp, #0xf0
  402714:	str	x0, [sp, #88]
  402718:	mov	w0, #0xffffffd0            	// #-48
  40271c:	str	w0, [sp, #96]
  402720:	mov	w0, #0xffffff80            	// #-128
  402724:	str	w0, [sp, #100]
  402728:	add	x2, sp, #0x10
  40272c:	add	x3, sp, #0x48
  402730:	ldp	x0, x1, [x3]
  402734:	stp	x0, x1, [x2]
  402738:	ldp	x0, x1, [x3, #16]
  40273c:	stp	x0, x1, [x2, #16]
  402740:	add	x0, sp, #0x10
  402744:	mov	x2, x0
  402748:	ldr	x1, [sp, #48]
  40274c:	ldr	x0, [sp, #56]
  402750:	bl	401eb0 <vasprintf@plt>
  402754:	str	w0, [sp, #108]
  402758:	ldr	w0, [sp, #108]
  40275c:	cmp	w0, #0x0
  402760:	b.ge	402774 <ferror@plt+0x784>  // b.tcont
  402764:	adrp	x0, 408000 <ferror@plt+0x6010>
  402768:	add	x1, x0, #0x470
  40276c:	mov	w0, #0x1                   	// #1
  402770:	bl	401fd0 <err@plt>
  402774:	ldr	w0, [sp, #108]
  402778:	ldp	x29, x30, [sp], #288
  40277c:	ret
  402780:	stp	x29, x30, [sp, #-48]!
  402784:	mov	x29, sp
  402788:	str	x0, [sp, #24]
  40278c:	str	x1, [sp, #16]
  402790:	ldr	x0, [sp, #24]
  402794:	cmp	x0, #0x0
  402798:	b.ne	4027bc <ferror@plt+0x7cc>  // b.any
  40279c:	adrp	x0, 408000 <ferror@plt+0x6010>
  4027a0:	add	x3, x0, #0xe70
  4027a4:	mov	w2, #0x97                  	// #151
  4027a8:	adrp	x0, 408000 <ferror@plt+0x6010>
  4027ac:	add	x1, x0, #0x848
  4027b0:	adrp	x0, 408000 <ferror@plt+0x6010>
  4027b4:	add	x0, x0, #0x860
  4027b8:	bl	401f70 <__assert_fail@plt>
  4027bc:	str	xzr, [sp, #40]
  4027c0:	b	402824 <ferror@plt+0x834>
  4027c4:	adrp	x0, 408000 <ferror@plt+0x6010>
  4027c8:	add	x1, x0, #0x788
  4027cc:	ldr	x0, [sp, #40]
  4027d0:	lsl	x0, x0, #5
  4027d4:	add	x0, x1, x0
  4027d8:	ldr	x0, [x0]
  4027dc:	str	x0, [sp, #32]
  4027e0:	ldr	x2, [sp, #16]
  4027e4:	ldr	x1, [sp, #32]
  4027e8:	ldr	x0, [sp, #24]
  4027ec:	bl	401ea0 <strncasecmp@plt>
  4027f0:	cmp	w0, #0x0
  4027f4:	b.ne	402818 <ferror@plt+0x828>  // b.any
  4027f8:	ldr	x1, [sp, #32]
  4027fc:	ldr	x0, [sp, #16]
  402800:	add	x0, x1, x0
  402804:	ldrsb	w0, [x0]
  402808:	cmp	w0, #0x0
  40280c:	b.ne	402818 <ferror@plt+0x828>  // b.any
  402810:	ldr	x0, [sp, #40]
  402814:	b	402848 <ferror@plt+0x858>
  402818:	ldr	x0, [sp, #40]
  40281c:	add	x0, x0, #0x1
  402820:	str	x0, [sp, #40]
  402824:	ldr	x0, [sp, #40]
  402828:	cmp	x0, #0x5
  40282c:	b.ls	4027c4 <ferror@plt+0x7d4>  // b.plast
  402830:	adrp	x0, 408000 <ferror@plt+0x6010>
  402834:	add	x0, x0, #0x868
  402838:	bl	401f90 <gettext@plt>
  40283c:	ldr	x1, [sp, #24]
  402840:	bl	401f20 <warnx@plt>
  402844:	mov	w0, #0xffffffff            	// #-1
  402848:	ldp	x29, x30, [sp], #48
  40284c:	ret
  402850:	stp	x29, x30, [sp, #-32]!
  402854:	mov	x29, sp
  402858:	str	x0, [sp, #24]
  40285c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  402860:	add	x0, x0, #0x338
  402864:	ldr	x0, [x0]
  402868:	ldr	x1, [sp, #24]
  40286c:	cmp	x1, x0
  402870:	b.cc	402894 <ferror@plt+0x8a4>  // b.lo, b.ul, b.last
  402874:	adrp	x0, 408000 <ferror@plt+0x6010>
  402878:	add	x3, x0, #0xe88
  40287c:	mov	w2, #0xa5                  	// #165
  402880:	adrp	x0, 408000 <ferror@plt+0x6010>
  402884:	add	x1, x0, #0x848
  402888:	adrp	x0, 408000 <ferror@plt+0x6010>
  40288c:	add	x0, x0, #0x880
  402890:	bl	401f70 <__assert_fail@plt>
  402894:	adrp	x0, 41b000 <ferror@plt+0x19010>
  402898:	add	x0, x0, #0x308
  40289c:	ldr	x1, [sp, #24]
  4028a0:	ldr	w0, [x0, x1, lsl #2]
  4028a4:	cmp	w0, #0x5
  4028a8:	b.le	4028cc <ferror@plt+0x8dc>
  4028ac:	adrp	x0, 408000 <ferror@plt+0x6010>
  4028b0:	add	x3, x0, #0xe88
  4028b4:	mov	w2, #0xa6                  	// #166
  4028b8:	adrp	x0, 408000 <ferror@plt+0x6010>
  4028bc:	add	x1, x0, #0x848
  4028c0:	adrp	x0, 408000 <ferror@plt+0x6010>
  4028c4:	add	x0, x0, #0x890
  4028c8:	bl	401f70 <__assert_fail@plt>
  4028cc:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4028d0:	add	x0, x0, #0x308
  4028d4:	ldr	x1, [sp, #24]
  4028d8:	ldr	w0, [x0, x1, lsl #2]
  4028dc:	ldp	x29, x30, [sp], #32
  4028e0:	ret
  4028e4:	stp	x29, x30, [sp, #-32]!
  4028e8:	mov	x29, sp
  4028ec:	str	w0, [sp, #28]
  4028f0:	ldrsw	x0, [sp, #28]
  4028f4:	bl	402850 <ferror@plt+0x860>
  4028f8:	sxtw	x0, w0
  4028fc:	lsl	x1, x0, #5
  402900:	adrp	x0, 408000 <ferror@plt+0x6010>
  402904:	add	x0, x0, #0x788
  402908:	add	x0, x1, x0
  40290c:	ldp	x29, x30, [sp], #32
  402910:	ret
  402914:	stp	x29, x30, [sp, #-48]!
  402918:	mov	x29, sp
  40291c:	str	x0, [sp, #24]
  402920:	str	xzr, [sp, #40]
  402924:	b	402960 <ferror@plt+0x970>
  402928:	adrp	x0, 41b000 <ferror@plt+0x19010>
  40292c:	add	x0, x0, #0x298
  402930:	ldr	x1, [sp, #40]
  402934:	ldr	x0, [x0, x1, lsl #3]
  402938:	mov	x1, x0
  40293c:	ldr	x0, [sp, #24]
  402940:	bl	401e40 <strcmp@plt>
  402944:	cmp	w0, #0x0
  402948:	b.ne	402954 <ferror@plt+0x964>  // b.any
  40294c:	ldr	x0, [sp, #40]
  402950:	b	402970 <ferror@plt+0x980>
  402954:	ldr	x0, [sp, #40]
  402958:	add	x0, x0, #0x1
  40295c:	str	x0, [sp, #40]
  402960:	ldr	x0, [sp, #40]
  402964:	cmp	x0, #0x4
  402968:	b.ls	402928 <ferror@plt+0x938>  // b.plast
  40296c:	mov	w0, #0xffffffea            	// #-22
  402970:	ldp	x29, x30, [sp], #48
  402974:	ret
  402978:	stp	x29, x30, [sp, #-48]!
  40297c:	mov	x29, sp
  402980:	str	w0, [sp, #28]
  402984:	mov	w1, #0x0                   	// #0
  402988:	adrp	x0, 408000 <ferror@plt+0x6010>
  40298c:	add	x0, x0, #0x8b8
  402990:	bl	401cc0 <open@plt>
  402994:	str	w0, [sp, #44]
  402998:	ldr	w0, [sp, #44]
  40299c:	cmp	w0, #0x0
  4029a0:	b.ge	4029d4 <ferror@plt+0x9e4>  // b.tcont
  4029a4:	adrp	x0, 408000 <ferror@plt+0x6010>
  4029a8:	add	x0, x0, #0x8c8
  4029ac:	bl	401f90 <gettext@plt>
  4029b0:	mov	x2, x0
  4029b4:	adrp	x0, 408000 <ferror@plt+0x6010>
  4029b8:	add	x1, x0, #0x8b8
  4029bc:	mov	x0, x2
  4029c0:	bl	401e50 <warn@plt>
  4029c4:	bl	401f80 <__errno_location@plt>
  4029c8:	ldr	w0, [x0]
  4029cc:	neg	w0, w0
  4029d0:	b	402a34 <ferror@plt+0xa44>
  4029d4:	ldr	w0, [sp, #28]
  4029d8:	cmp	w0, #0x0
  4029dc:	b.eq	402a30 <ferror@plt+0xa40>  // b.none
  4029e0:	mov	w2, #0x800                 	// #2048
  4029e4:	mov	w1, #0x4                   	// #4
  4029e8:	ldr	w0, [sp, #44]
  4029ec:	bl	401ef0 <fcntl@plt>
  4029f0:	cmp	w0, #0x0
  4029f4:	b.ge	402a30 <ferror@plt+0xa40>  // b.tcont
  4029f8:	adrp	x0, 408000 <ferror@plt+0x6010>
  4029fc:	add	x0, x0, #0x8d8
  402a00:	bl	401f90 <gettext@plt>
  402a04:	mov	x2, x0
  402a08:	adrp	x0, 408000 <ferror@plt+0x6010>
  402a0c:	add	x1, x0, #0x8b8
  402a10:	mov	x0, x2
  402a14:	bl	401e50 <warn@plt>
  402a18:	ldr	w0, [sp, #44]
  402a1c:	bl	401d90 <close@plt>
  402a20:	bl	401f80 <__errno_location@plt>
  402a24:	ldr	w0, [x0]
  402a28:	neg	w0, w0
  402a2c:	b	402a34 <ferror@plt+0xa44>
  402a30:	ldr	w0, [sp, #44]
  402a34:	ldp	x29, x30, [sp], #48
  402a38:	ret
  402a3c:	stp	x29, x30, [sp, #-48]!
  402a40:	mov	x29, sp
  402a44:	str	w0, [sp, #28]
  402a48:	str	x1, [sp, #16]
  402a4c:	mov	x2, #0x8                   	// #8
  402a50:	ldr	x1, [sp, #16]
  402a54:	ldr	w0, [sp, #28]
  402a58:	bl	401f30 <read@plt>
  402a5c:	str	x0, [sp, #40]
  402a60:	ldr	x0, [sp, #40]
  402a64:	cmp	x0, #0x0
  402a68:	b.ge	402ab4 <ferror@plt+0xac4>  // b.tcont
  402a6c:	bl	401f80 <__errno_location@plt>
  402a70:	ldr	w0, [x0]
  402a74:	cmp	w0, #0xb
  402a78:	b.ne	402a84 <ferror@plt+0xa94>  // b.any
  402a7c:	mov	w0, #0x1                   	// #1
  402a80:	b	402ae4 <ferror@plt+0xaf4>
  402a84:	adrp	x0, 408000 <ferror@plt+0x6010>
  402a88:	add	x0, x0, #0x8f8
  402a8c:	bl	401f90 <gettext@plt>
  402a90:	mov	x2, x0
  402a94:	adrp	x0, 408000 <ferror@plt+0x6010>
  402a98:	add	x1, x0, #0x8b8
  402a9c:	mov	x0, x2
  402aa0:	bl	401e50 <warn@plt>
  402aa4:	bl	401f80 <__errno_location@plt>
  402aa8:	ldr	w0, [x0]
  402aac:	neg	w0, w0
  402ab0:	b	402ae4 <ferror@plt+0xaf4>
  402ab4:	ldr	x0, [sp, #40]
  402ab8:	cmp	x0, #0x7
  402abc:	b.gt	402ae0 <ferror@plt+0xaf0>
  402ac0:	adrp	x0, 408000 <ferror@plt+0x6010>
  402ac4:	add	x0, x0, #0x908
  402ac8:	bl	401f90 <gettext@plt>
  402acc:	mov	w2, #0x8                   	// #8
  402ad0:	ldr	x1, [sp, #40]
  402ad4:	bl	401f20 <warnx@plt>
  402ad8:	mov	w0, #0x1                   	// #1
  402adc:	b	402ae4 <ferror@plt+0xaf4>
  402ae0:	mov	w0, #0x0                   	// #0
  402ae4:	ldp	x29, x30, [sp], #48
  402ae8:	ret
  402aec:	stp	x29, x30, [sp, #-112]!
  402af0:	mov	x29, sp
  402af4:	mov	w0, #0x0                   	// #0
  402af8:	bl	402978 <ferror@plt+0x988>
  402afc:	str	w0, [sp, #104]
  402b00:	ldr	w0, [sp, #104]
  402b04:	cmp	w0, #0x0
  402b08:	b.ge	402b1c <ferror@plt+0xb2c>  // b.tcont
  402b0c:	bl	401f80 <__errno_location@plt>
  402b10:	ldr	w0, [x0]
  402b14:	neg	w0, w0
  402b18:	b	402c5c <ferror@plt+0xc6c>
  402b1c:	add	x0, sp, #0x10
  402b20:	mov	x2, #0x8                   	// #8
  402b24:	mov	w1, #0x0                   	// #0
  402b28:	bl	401d20 <memset@plt>
  402b2c:	ldr	w0, [sp, #104]
  402b30:	str	w0, [sp, #16]
  402b34:	mov	w0, #0x11                  	// #17
  402b38:	strh	w0, [sp, #20]
  402b3c:	mov	w0, #0x1                   	// #1
  402b40:	str	w0, [sp, #108]
  402b44:	add	x0, sp, #0x10
  402b48:	mov	w2, #0xffffffff            	// #-1
  402b4c:	mov	x1, #0x1                   	// #1
  402b50:	bl	401cd0 <poll@plt>
  402b54:	str	w0, [sp, #100]
  402b58:	ldr	w0, [sp, #100]
  402b5c:	cmp	w0, #0x0
  402b60:	b.ge	402b88 <ferror@plt+0xb98>  // b.tcont
  402b64:	adrp	x0, 408000 <ferror@plt+0x6010>
  402b68:	add	x0, x0, #0x930
  402b6c:	bl	401f90 <gettext@plt>
  402b70:	mov	x2, x0
  402b74:	adrp	x0, 408000 <ferror@plt+0x6010>
  402b78:	add	x1, x0, #0x8b8
  402b7c:	mov	x0, x2
  402b80:	bl	401e50 <warn@plt>
  402b84:	b	402c50 <ferror@plt+0xc60>
  402b88:	ldr	w0, [sp, #100]
  402b8c:	cmp	w0, #0x0
  402b90:	b.eq	402ba8 <ferror@plt+0xbb8>  // b.none
  402b94:	add	x0, sp, #0x58
  402b98:	mov	x1, x0
  402b9c:	ldr	w0, [sp, #104]
  402ba0:	bl	402a3c <ferror@plt+0xa4c>
  402ba4:	str	w0, [sp, #108]
  402ba8:	ldr	w0, [sp, #108]
  402bac:	cmp	w0, #0x0
  402bb0:	b.lt	402c4c <ferror@plt+0xc5c>  // b.tstop
  402bb4:	ldr	w0, [sp, #108]
  402bb8:	cmp	w0, #0x0
  402bbc:	b.ne	402c44 <ferror@plt+0xc54>  // b.any
  402bc0:	add	x0, sp, #0x48
  402bc4:	mov	x1, #0x0                   	// #0
  402bc8:	bl	401d30 <gettimeofday@plt>
  402bcc:	add	x1, sp, #0x18
  402bd0:	add	x0, sp, #0x48
  402bd4:	mov	x3, #0x2a                  	// #42
  402bd8:	mov	x2, x1
  402bdc:	mov	w1, #0x17                  	// #23
  402be0:	bl	407f8c <ferror@plt+0x5f9c>
  402be4:	ldr	w1, [sp, #88]
  402be8:	ldrb	w0, [sp, #92]
  402bec:	mov	w2, w0
  402bf0:	ldrb	w0, [sp, #93]
  402bf4:	mov	w3, w0
  402bf8:	ldrb	w0, [sp, #94]
  402bfc:	mov	w4, w0
  402c00:	ldrb	w0, [sp, #95]
  402c04:	mov	w5, w0
  402c08:	add	x0, sp, #0x18
  402c0c:	mov	w6, w5
  402c10:	mov	w5, w4
  402c14:	mov	w4, w3
  402c18:	mov	w3, w2
  402c1c:	mov	w2, w1
  402c20:	mov	x1, x0
  402c24:	adrp	x0, 408000 <ferror@plt+0x6010>
  402c28:	add	x0, x0, #0x948
  402c2c:	bl	401f60 <printf@plt>
  402c30:	adrp	x0, 41b000 <ferror@plt+0x19010>
  402c34:	add	x0, x0, #0x2f0
  402c38:	ldr	x0, [x0]
  402c3c:	bl	401f00 <fflush@plt>
  402c40:	b	402b3c <ferror@plt+0xb4c>
  402c44:	nop
  402c48:	b	402b3c <ferror@plt+0xb4c>
  402c4c:	nop
  402c50:	ldr	w0, [sp, #104]
  402c54:	bl	401d90 <close@plt>
  402c58:	mov	w0, #0xffffffff            	// #-1
  402c5c:	ldp	x29, x30, [sp], #112
  402c60:	ret
  402c64:	mov	x12, #0x1030                	// #4144
  402c68:	sub	sp, sp, x12
  402c6c:	stp	x29, x30, [sp]
  402c70:	mov	x29, sp
  402c74:	str	w0, [sp, #28]
  402c78:	str	x1, [sp, #16]
  402c7c:	add	x5, sp, #0x20
  402c80:	ldr	x4, [sp, #16]
  402c84:	ldr	w3, [sp, #28]
  402c88:	adrp	x0, 408000 <ferror@plt+0x6010>
  402c8c:	add	x2, x0, #0x978
  402c90:	mov	x1, #0x1000                	// #4096
  402c94:	mov	x0, x5
  402c98:	bl	401c50 <snprintf@plt>
  402c9c:	add	x2, sp, #0x20
  402ca0:	adrp	x0, 408000 <ferror@plt+0x6010>
  402ca4:	add	x1, x0, #0x998
  402ca8:	mov	x0, x2
  402cac:	bl	401c90 <fopen@plt>
  402cb0:	str	x0, [sp, #4136]
  402cb4:	ldr	x0, [sp, #4136]
  402cb8:	cmp	x0, #0x0
  402cbc:	b.eq	402d08 <ferror@plt+0xd18>  // b.none
  402cc0:	ldr	x2, [sp, #4136]
  402cc4:	mov	w1, #0x80                  	// #128
  402cc8:	adrp	x0, 41b000 <ferror@plt+0x19010>
  402ccc:	add	x0, x0, #0x340
  402cd0:	bl	401fb0 <fgets@plt>
  402cd4:	cmp	x0, #0x0
  402cd8:	b.eq	402d10 <ferror@plt+0xd20>  // b.none
  402cdc:	mov	w1, #0xa                   	// #10
  402ce0:	adrp	x0, 41b000 <ferror@plt+0x19010>
  402ce4:	add	x0, x0, #0x340
  402ce8:	bl	401ee0 <strchr@plt>
  402cec:	str	x0, [sp, #4128]
  402cf0:	ldr	x0, [sp, #4128]
  402cf4:	cmp	x0, #0x0
  402cf8:	b.eq	402d18 <ferror@plt+0xd28>  // b.none
  402cfc:	ldr	x0, [sp, #4128]
  402d00:	strb	wzr, [x0]
  402d04:	b	402d1c <ferror@plt+0xd2c>
  402d08:	nop
  402d0c:	b	402d1c <ferror@plt+0xd2c>
  402d10:	nop
  402d14:	b	402d1c <ferror@plt+0xd2c>
  402d18:	nop
  402d1c:	ldr	x0, [sp, #4136]
  402d20:	cmp	x0, #0x0
  402d24:	b.eq	402d30 <ferror@plt+0xd40>  // b.none
  402d28:	ldr	x0, [sp, #4136]
  402d2c:	bl	401c80 <fclose@plt>
  402d30:	adrp	x0, 41b000 <ferror@plt+0x19010>
  402d34:	add	x0, x0, #0x340
  402d38:	ldp	x29, x30, [sp]
  402d3c:	mov	x12, #0x1030                	// #4144
  402d40:	add	sp, sp, x12
  402d44:	ret
  402d48:	stp	x29, x30, [sp, #-112]!
  402d4c:	mov	x29, sp
  402d50:	str	x0, [sp, #24]
  402d54:	bl	401e60 <__ctype_b_loc@plt>
  402d58:	ldr	x1, [x0]
  402d5c:	ldr	x0, [sp, #24]
  402d60:	ldrsb	w0, [x0]
  402d64:	sxtb	x0, w0
  402d68:	lsl	x0, x0, #1
  402d6c:	add	x0, x1, x0
  402d70:	ldrh	w0, [x0]
  402d74:	and	w0, w0, #0x200
  402d78:	cmp	w0, #0x0
  402d7c:	b.eq	402e0c <ferror@plt+0xe1c>  // b.none
  402d80:	adrp	x0, 408000 <ferror@plt+0x6010>
  402d84:	add	x0, x0, #0x550
  402d88:	str	x0, [sp, #104]
  402d8c:	b	402df8 <ferror@plt+0xe08>
  402d90:	ldr	x0, [sp, #104]
  402d94:	ldr	x0, [x0, #8]
  402d98:	mov	x1, x0
  402d9c:	ldr	x0, [sp, #24]
  402da0:	bl	401e40 <strcmp@plt>
  402da4:	cmp	w0, #0x0
  402da8:	b.ne	402dec <ferror@plt+0xdfc>  // b.any
  402dac:	ldr	x0, [sp, #104]
  402db0:	ldr	w0, [x0]
  402db4:	str	w0, [sp, #96]
  402db8:	adrp	x0, 408000 <ferror@plt+0x6010>
  402dbc:	add	x1, x0, #0x488
  402dc0:	ldr	x0, [sp, #24]
  402dc4:	bl	401e40 <strcmp@plt>
  402dc8:	cmp	w0, #0x0
  402dcc:	b.ne	402ddc <ferror@plt+0xdec>  // b.any
  402dd0:	mov	w0, #0x3                   	// #3
  402dd4:	str	w0, [sp, #100]
  402dd8:	b	402de4 <ferror@plt+0xdf4>
  402ddc:	mov	w0, #0x1                   	// #1
  402de0:	str	w0, [sp, #100]
  402de4:	ldr	x0, [sp, #96]
  402de8:	b	402ea8 <ferror@plt+0xeb8>
  402dec:	ldr	x0, [sp, #104]
  402df0:	add	x0, x0, #0x18
  402df4:	str	x0, [sp, #104]
  402df8:	ldr	x0, [sp, #104]
  402dfc:	ldr	x0, [x0, #8]
  402e00:	cmp	x0, #0x0
  402e04:	b.ne	402d90 <ferror@plt+0xda0>  // b.any
  402e08:	b	402ea0 <ferror@plt+0xeb0>
  402e0c:	bl	401e60 <__ctype_b_loc@plt>
  402e10:	ldr	x1, [x0]
  402e14:	ldr	x0, [sp, #24]
  402e18:	ldrsb	w0, [x0]
  402e1c:	sxtb	x0, w0
  402e20:	lsl	x0, x0, #1
  402e24:	add	x0, x1, x0
  402e28:	ldrh	w0, [x0]
  402e2c:	and	w0, w0, #0x800
  402e30:	cmp	w0, #0x0
  402e34:	b.eq	402ea0 <ferror@plt+0xeb0>  // b.none
  402e38:	adrp	x0, 408000 <ferror@plt+0x6010>
  402e3c:	add	x0, x0, #0x9a0
  402e40:	bl	401f90 <gettext@plt>
  402e44:	mov	x1, x0
  402e48:	ldr	x0, [sp, #24]
  402e4c:	bl	40503c <ferror@plt+0x304c>
  402e50:	str	w0, [sp, #96]
  402e54:	ldr	w0, [sp, #96]
  402e58:	add	x4, sp, #0x20
  402e5c:	mov	w3, w0
  402e60:	adrp	x0, 408000 <ferror@plt+0x6010>
  402e64:	add	x2, x0, #0x9b8
  402e68:	mov	x1, #0x3f                  	// #63
  402e6c:	mov	x0, x4
  402e70:	bl	401c50 <snprintf@plt>
  402e74:	add	x0, sp, #0x20
  402e78:	mov	w1, #0x0                   	// #0
  402e7c:	bl	401e00 <access@plt>
  402e80:	cmp	w0, #0x0
  402e84:	b.ne	402e94 <ferror@plt+0xea4>  // b.any
  402e88:	mov	w0, #0x2                   	// #2
  402e8c:	str	w0, [sp, #100]
  402e90:	b	402e98 <ferror@plt+0xea8>
  402e94:	str	wzr, [sp, #100]
  402e98:	ldr	x0, [sp, #96]
  402e9c:	b	402ea8 <ferror@plt+0xeb8>
  402ea0:	str	wzr, [sp, #100]
  402ea4:	ldr	x0, [sp, #96]
  402ea8:	ldp	x29, x30, [sp], #112
  402eac:	ret
  402eb0:	sub	sp, sp, #0x20
  402eb4:	str	w0, [sp, #12]
  402eb8:	str	xzr, [sp, #24]
  402ebc:	b	402f24 <ferror@plt+0xf34>
  402ec0:	adrp	x0, 408000 <ferror@plt+0x6010>
  402ec4:	add	x2, x0, #0x550
  402ec8:	ldr	x1, [sp, #24]
  402ecc:	mov	x0, x1
  402ed0:	lsl	x0, x0, #1
  402ed4:	add	x0, x0, x1
  402ed8:	lsl	x0, x0, #3
  402edc:	add	x0, x2, x0
  402ee0:	ldr	w0, [x0]
  402ee4:	ldr	w1, [sp, #12]
  402ee8:	cmp	w1, w0
  402eec:	b.ne	402f18 <ferror@plt+0xf28>  // b.any
  402ef0:	adrp	x0, 408000 <ferror@plt+0x6010>
  402ef4:	add	x2, x0, #0x550
  402ef8:	ldr	x1, [sp, #24]
  402efc:	mov	x0, x1
  402f00:	lsl	x0, x0, #1
  402f04:	add	x0, x0, x1
  402f08:	lsl	x0, x0, #3
  402f0c:	add	x0, x2, x0
  402f10:	ldr	x0, [x0, #16]
  402f14:	b	402f34 <ferror@plt+0xf44>
  402f18:	ldr	x0, [sp, #24]
  402f1c:	add	x0, x0, #0x1
  402f20:	str	x0, [sp, #24]
  402f24:	ldr	x0, [sp, #24]
  402f28:	cmp	x0, #0xb
  402f2c:	b.ls	402ec0 <ferror@plt+0xed0>  // b.plast
  402f30:	mov	x0, #0x0                   	// #0
  402f34:	add	sp, sp, #0x20
  402f38:	ret
  402f3c:	stp	x29, x30, [sp, #-32]!
  402f40:	mov	x29, sp
  402f44:	str	x0, [sp, #24]
  402f48:	str	x1, [sp, #16]
  402f4c:	ldr	x0, [sp, #24]
  402f50:	ldrb	w0, [x0, #5]
  402f54:	cmp	w0, #0x0
  402f58:	b.eq	402f64 <ferror@plt+0xf74>  // b.none
  402f5c:	mov	w0, #0x0                   	// #0
  402f60:	b	402ff0 <ferror@plt+0x1000>
  402f64:	ldr	x0, [sp, #16]
  402f68:	ldr	w0, [x0, #4]
  402f6c:	cmp	w0, #0x3
  402f70:	b.eq	402fd8 <ferror@plt+0xfe8>  // b.none
  402f74:	cmp	w0, #0x3
  402f78:	b.hi	402fd4 <ferror@plt+0xfe4>  // b.pmore
  402f7c:	cmp	w0, #0x1
  402f80:	b.eq	402f90 <ferror@plt+0xfa0>  // b.none
  402f84:	cmp	w0, #0x2
  402f88:	b.eq	402fb4 <ferror@plt+0xfc4>  // b.none
  402f8c:	b	402fd4 <ferror@plt+0xfe4>
  402f90:	ldr	x0, [sp, #24]
  402f94:	ldrb	w0, [x0, #4]
  402f98:	mov	w1, w0
  402f9c:	ldr	x0, [sp, #16]
  402fa0:	ldr	w0, [x0]
  402fa4:	cmp	w1, w0
  402fa8:	b.eq	402fe0 <ferror@plt+0xff0>  // b.none
  402fac:	mov	w0, #0x0                   	// #0
  402fb0:	b	402ff0 <ferror@plt+0x1000>
  402fb4:	ldr	x0, [sp, #24]
  402fb8:	ldr	w1, [x0]
  402fbc:	ldr	x0, [sp, #16]
  402fc0:	ldr	w0, [x0]
  402fc4:	cmp	w1, w0
  402fc8:	b.eq	402fe8 <ferror@plt+0xff8>  // b.none
  402fcc:	mov	w0, #0x0                   	// #0
  402fd0:	b	402ff0 <ferror@plt+0x1000>
  402fd4:	bl	401de0 <abort@plt>
  402fd8:	nop
  402fdc:	b	402fec <ferror@plt+0xffc>
  402fe0:	nop
  402fe4:	b	402fec <ferror@plt+0xffc>
  402fe8:	nop
  402fec:	mov	w0, #0x1                   	// #1
  402ff0:	ldp	x29, x30, [sp], #32
  402ff4:	ret
  402ff8:	stp	x29, x30, [sp, #-48]!
  402ffc:	mov	x29, sp
  403000:	str	x0, [sp, #24]
  403004:	str	x1, [sp, #16]
  403008:	ldr	x0, [sp, #24]
  40300c:	cmp	x0, #0x0
  403010:	b.ne	403034 <ferror@plt+0x1044>  // b.any
  403014:	adrp	x0, 408000 <ferror@plt+0x6010>
  403018:	add	x3, x0, #0xe98
  40301c:	mov	w2, #0x173                 	// #371
  403020:	adrp	x0, 408000 <ferror@plt+0x6010>
  403024:	add	x1, x0, #0x848
  403028:	adrp	x0, 408000 <ferror@plt+0x6010>
  40302c:	add	x0, x0, #0x9d8
  403030:	bl	401f70 <__assert_fail@plt>
  403034:	mov	x1, #0x0                   	// #0
  403038:	ldr	x0, [sp, #24]
  40303c:	bl	401d70 <scols_table_new_line@plt>
  403040:	mov	x1, x0
  403044:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403048:	add	x0, x0, #0x3c0
  40304c:	str	x1, [x0]
  403050:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403054:	add	x0, x0, #0x3c0
  403058:	ldr	x0, [x0]
  40305c:	cmp	x0, #0x0
  403060:	b.ne	40308c <ferror@plt+0x109c>  // b.any
  403064:	bl	401f80 <__errno_location@plt>
  403068:	mov	x1, x0
  40306c:	mov	w0, #0xc                   	// #12
  403070:	str	w0, [x1]
  403074:	adrp	x0, 408000 <ferror@plt+0x6010>
  403078:	add	x0, x0, #0x9e0
  40307c:	bl	401f90 <gettext@plt>
  403080:	mov	x1, x0
  403084:	mov	w0, #0x1                   	// #1
  403088:	bl	401f40 <errx@plt>
  40308c:	str	xzr, [sp, #40]
  403090:	b	403240 <ferror@plt+0x1250>
  403094:	str	xzr, [sp, #32]
  403098:	ldr	x0, [sp, #40]
  40309c:	bl	402850 <ferror@plt+0x860>
  4030a0:	cmp	w0, #0x5
  4030a4:	b.eq	4031b0 <ferror@plt+0x11c0>  // b.none
  4030a8:	cmp	w0, #0x5
  4030ac:	b.gt	4031e8 <ferror@plt+0x11f8>
  4030b0:	cmp	w0, #0x4
  4030b4:	b.eq	403178 <ferror@plt+0x1188>  // b.none
  4030b8:	cmp	w0, #0x4
  4030bc:	b.gt	4031e8 <ferror@plt+0x11f8>
  4030c0:	cmp	w0, #0x3
  4030c4:	b.eq	403160 <ferror@plt+0x1170>  // b.none
  4030c8:	cmp	w0, #0x3
  4030cc:	b.gt	4031e8 <ferror@plt+0x11f8>
  4030d0:	cmp	w0, #0x2
  4030d4:	b.eq	40313c <ferror@plt+0x114c>  // b.none
  4030d8:	cmp	w0, #0x2
  4030dc:	b.gt	4031e8 <ferror@plt+0x11f8>
  4030e0:	cmp	w0, #0x0
  4030e4:	b.eq	4030f4 <ferror@plt+0x1104>  // b.none
  4030e8:	cmp	w0, #0x1
  4030ec:	b.eq	403118 <ferror@plt+0x1128>  // b.none
  4030f0:	b	4031e8 <ferror@plt+0x11f8>
  4030f4:	ldr	x0, [sp, #16]
  4030f8:	ldr	w2, [x0]
  4030fc:	adrp	x0, 408000 <ferror@plt+0x6010>
  403100:	add	x1, x0, #0x860
  403104:	mov	w0, w2
  403108:	bl	402c64 <ferror@plt+0xc74>
  40310c:	bl	40264c <ferror@plt+0x65c>
  403110:	str	x0, [sp, #32]
  403114:	b	4031ec <ferror@plt+0x11fc>
  403118:	ldr	x0, [sp, #16]
  40311c:	ldr	w0, [x0]
  403120:	add	x3, sp, #0x20
  403124:	mov	w2, w0
  403128:	adrp	x0, 408000 <ferror@plt+0x6010>
  40312c:	add	x1, x0, #0xa00
  403130:	mov	x0, x3
  403134:	bl	4026b8 <ferror@plt+0x6c8>
  403138:	b	4031ec <ferror@plt+0x11fc>
  40313c:	ldr	x0, [sp, #16]
  403140:	ldr	w2, [x0]
  403144:	adrp	x0, 408000 <ferror@plt+0x6010>
  403148:	add	x1, x0, #0xa08
  40314c:	mov	w0, w2
  403150:	bl	402c64 <ferror@plt+0xc74>
  403154:	bl	40264c <ferror@plt+0x65c>
  403158:	str	x0, [sp, #32]
  40315c:	b	4031ec <ferror@plt+0x11fc>
  403160:	ldr	x0, [sp, #16]
  403164:	ldrb	w0, [x0, #4]
  403168:	bl	402eb0 <ferror@plt+0xec0>
  40316c:	bl	40264c <ferror@plt+0x65c>
  403170:	str	x0, [sp, #32]
  403174:	b	4031ec <ferror@plt+0x11fc>
  403178:	ldr	x0, [sp, #16]
  40317c:	ldrb	w0, [x0, #6]
  403180:	cmp	w0, #0x0
  403184:	b.eq	403198 <ferror@plt+0x11a8>  // b.none
  403188:	adrp	x0, 408000 <ferror@plt+0x6010>
  40318c:	add	x0, x0, #0xa10
  403190:	bl	401f90 <gettext@plt>
  403194:	b	4031a4 <ferror@plt+0x11b4>
  403198:	adrp	x0, 408000 <ferror@plt+0x6010>
  40319c:	add	x0, x0, #0xa18
  4031a0:	bl	401f90 <gettext@plt>
  4031a4:	bl	40264c <ferror@plt+0x65c>
  4031a8:	str	x0, [sp, #32]
  4031ac:	b	4031ec <ferror@plt+0x11fc>
  4031b0:	ldr	x0, [sp, #16]
  4031b4:	ldrb	w0, [x0, #7]
  4031b8:	cmp	w0, #0x0
  4031bc:	b.eq	4031d0 <ferror@plt+0x11e0>  // b.none
  4031c0:	adrp	x0, 408000 <ferror@plt+0x6010>
  4031c4:	add	x0, x0, #0xa10
  4031c8:	bl	401f90 <gettext@plt>
  4031cc:	b	4031dc <ferror@plt+0x11ec>
  4031d0:	adrp	x0, 408000 <ferror@plt+0x6010>
  4031d4:	add	x0, x0, #0xa18
  4031d8:	bl	401f90 <gettext@plt>
  4031dc:	bl	40264c <ferror@plt+0x65c>
  4031e0:	str	x0, [sp, #32]
  4031e4:	b	4031ec <ferror@plt+0x11fc>
  4031e8:	bl	401de0 <abort@plt>
  4031ec:	ldr	x0, [sp, #32]
  4031f0:	cmp	x0, #0x0
  4031f4:	b.eq	403234 <ferror@plt+0x1244>  // b.none
  4031f8:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4031fc:	add	x0, x0, #0x3c0
  403200:	ldr	x0, [x0]
  403204:	ldr	x1, [sp, #32]
  403208:	mov	x2, x1
  40320c:	ldr	x1, [sp, #40]
  403210:	bl	401b80 <scols_line_refer_data@plt>
  403214:	cmp	w0, #0x0
  403218:	b.eq	403234 <ferror@plt+0x1244>  // b.none
  40321c:	adrp	x0, 408000 <ferror@plt+0x6010>
  403220:	add	x0, x0, #0xa28
  403224:	bl	401f90 <gettext@plt>
  403228:	mov	x1, x0
  40322c:	mov	w0, #0x1                   	// #1
  403230:	bl	401f40 <errx@plt>
  403234:	ldr	x0, [sp, #40]
  403238:	add	x0, x0, #0x1
  40323c:	str	x0, [sp, #40]
  403240:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403244:	add	x0, x0, #0x338
  403248:	ldr	x0, [x0]
  40324c:	ldr	x1, [sp, #40]
  403250:	cmp	x1, x0
  403254:	b.cc	403094 <ferror@plt+0x10a4>  // b.lo, b.ul, b.last
  403258:	nop
  40325c:	nop
  403260:	ldp	x29, x30, [sp], #48
  403264:	ret
  403268:	stp	x29, x30, [sp, #-80]!
  40326c:	mov	x29, sp
  403270:	str	x0, [sp, #24]
  403274:	str	xzr, [sp, #40]
  403278:	mov	w0, #0x3                   	// #3
  40327c:	str	w0, [sp, #44]
  403280:	str	wzr, [sp, #76]
  403284:	ldr	x0, [sp, #24]
  403288:	cmp	x0, #0x0
  40328c:	b.eq	4032c4 <ferror@plt+0x12d4>  // b.none
  403290:	ldr	x0, [sp, #24]
  403294:	bl	402d48 <ferror@plt+0xd58>
  403298:	str	x0, [sp, #40]
  40329c:	ldr	w0, [sp, #44]
  4032a0:	cmp	w0, #0x0
  4032a4:	b.ne	4032c4 <ferror@plt+0x12d4>  // b.any
  4032a8:	adrp	x0, 408000 <ferror@plt+0x6010>
  4032ac:	add	x0, x0, #0xa48
  4032b0:	bl	401f90 <gettext@plt>
  4032b4:	ldr	x1, [sp, #24]
  4032b8:	bl	401f20 <warnx@plt>
  4032bc:	mov	w0, #0xffffffea            	// #-22
  4032c0:	b	403428 <ferror@plt+0x1438>
  4032c4:	mov	w0, #0x1                   	// #1
  4032c8:	bl	402978 <ferror@plt+0x988>
  4032cc:	str	w0, [sp, #60]
  4032d0:	add	x0, sp, #0x20
  4032d4:	mov	x1, x0
  4032d8:	ldr	w0, [sp, #60]
  4032dc:	bl	402a3c <ferror@plt+0xa4c>
  4032e0:	str	w0, [sp, #76]
  4032e4:	ldr	w0, [sp, #76]
  4032e8:	cmp	w0, #0x0
  4032ec:	b.lt	403418 <ferror@plt+0x1428>  // b.tstop
  4032f0:	ldr	w0, [sp, #76]
  4032f4:	cmp	w0, #0x1
  4032f8:	b.ne	403314 <ferror@plt+0x1324>  // b.any
  4032fc:	bl	401f80 <__errno_location@plt>
  403300:	ldr	w0, [x0]
  403304:	cmp	w0, #0xb
  403308:	b.ne	403314 <ferror@plt+0x1324>  // b.any
  40330c:	str	wzr, [sp, #76]
  403310:	b	40341c <ferror@plt+0x142c>
  403314:	ldr	w0, [sp, #76]
  403318:	cmp	w0, #0x0
  40331c:	b.ne	4032d0 <ferror@plt+0x12e0>  // b.any
  403320:	add	x1, sp, #0x28
  403324:	add	x0, sp, #0x20
  403328:	bl	402f3c <ferror@plt+0xf4c>
  40332c:	cmp	w0, #0x0
  403330:	b.eq	4032d0 <ferror@plt+0x12e0>  // b.none
  403334:	ldr	w2, [sp, #32]
  403338:	adrp	x0, 408000 <ferror@plt+0x6010>
  40333c:	add	x1, x0, #0x860
  403340:	mov	w0, w2
  403344:	bl	402c64 <ferror@plt+0xc74>
  403348:	bl	40264c <ferror@plt+0x65c>
  40334c:	str	x0, [sp, #48]
  403350:	ldrb	w0, [sp, #36]
  403354:	bl	402eb0 <ferror@plt+0xec0>
  403358:	bl	40264c <ferror@plt+0x65c>
  40335c:	str	x0, [sp, #64]
  403360:	ldr	x0, [sp, #64]
  403364:	cmp	x0, #0x0
  403368:	b.ne	403388 <ferror@plt+0x1398>  // b.any
  40336c:	ldr	w2, [sp, #32]
  403370:	adrp	x0, 408000 <ferror@plt+0x6010>
  403374:	add	x1, x0, #0xa08
  403378:	mov	w0, w2
  40337c:	bl	402c64 <ferror@plt+0xc74>
  403380:	bl	40264c <ferror@plt+0x65c>
  403384:	str	x0, [sp, #64]
  403388:	ldr	w0, [sp, #32]
  40338c:	ldr	x3, [sp, #64]
  403390:	ldr	x2, [sp, #48]
  403394:	mov	w1, w0
  403398:	adrp	x0, 408000 <ferror@plt+0x6010>
  40339c:	add	x0, x0, #0xa60
  4033a0:	bl	401f60 <printf@plt>
  4033a4:	ldrb	w0, [sp, #38]
  4033a8:	cmp	w0, #0x0
  4033ac:	b.eq	4033bc <ferror@plt+0x13cc>  // b.none
  4033b0:	adrp	x0, 408000 <ferror@plt+0x6010>
  4033b4:	add	x0, x0, #0xa70
  4033b8:	b	4033c4 <ferror@plt+0x13d4>
  4033bc:	adrp	x0, 408000 <ferror@plt+0x6010>
  4033c0:	add	x0, x0, #0xa78
  4033c4:	mov	x1, x0
  4033c8:	adrp	x0, 408000 <ferror@plt+0x6010>
  4033cc:	add	x0, x0, #0xa80
  4033d0:	bl	401f60 <printf@plt>
  4033d4:	ldrb	w0, [sp, #39]
  4033d8:	cmp	w0, #0x0
  4033dc:	b.eq	4033ec <ferror@plt+0x13fc>  // b.none
  4033e0:	adrp	x0, 408000 <ferror@plt+0x6010>
  4033e4:	add	x0, x0, #0xa70
  4033e8:	b	4033f4 <ferror@plt+0x1404>
  4033ec:	adrp	x0, 408000 <ferror@plt+0x6010>
  4033f0:	add	x0, x0, #0xa78
  4033f4:	mov	x1, x0
  4033f8:	adrp	x0, 408000 <ferror@plt+0x6010>
  4033fc:	add	x0, x0, #0xa98
  403400:	bl	401f60 <printf@plt>
  403404:	ldr	x0, [sp, #48]
  403408:	bl	401e80 <free@plt>
  40340c:	ldr	x0, [sp, #64]
  403410:	bl	401e80 <free@plt>
  403414:	b	4032d0 <ferror@plt+0x12e0>
  403418:	nop
  40341c:	ldr	w0, [sp, #60]
  403420:	bl	401d90 <close@plt>
  403424:	ldr	w0, [sp, #76]
  403428:	ldp	x29, x30, [sp], #80
  40342c:	ret
  403430:	stp	x29, x30, [sp, #-64]!
  403434:	mov	x29, sp
  403438:	str	x0, [sp, #24]
  40343c:	mov	w0, #0x0                   	// #0
  403440:	bl	401fc0 <scols_init_debug@plt>
  403444:	bl	401d50 <scols_new_table@plt>
  403448:	mov	x1, x0
  40344c:	ldr	x0, [sp, #24]
  403450:	str	x1, [x0]
  403454:	ldr	x0, [sp, #24]
  403458:	ldr	x0, [x0]
  40345c:	cmp	x0, #0x0
  403460:	b.ne	40347c <ferror@plt+0x148c>  // b.any
  403464:	adrp	x0, 408000 <ferror@plt+0x6010>
  403468:	add	x0, x0, #0xab0
  40346c:	bl	401f90 <gettext@plt>
  403470:	mov	x1, x0
  403474:	mov	w0, #0x1                   	// #1
  403478:	bl	401fd0 <err@plt>
  40347c:	ldr	x0, [sp, #24]
  403480:	ldr	x2, [x0]
  403484:	ldr	x0, [sp, #24]
  403488:	ldrb	w0, [x0, #8]
  40348c:	ubfx	x0, x0, #0, #1
  403490:	and	w0, w0, #0xff
  403494:	mov	w1, w0
  403498:	mov	x0, x2
  40349c:	bl	401e90 <scols_table_enable_json@plt>
  4034a0:	ldr	x0, [sp, #24]
  4034a4:	ldr	x2, [x0]
  4034a8:	ldr	x0, [sp, #24]
  4034ac:	ldrb	w0, [x0, #8]
  4034b0:	ubfx	x0, x0, #1, #1
  4034b4:	and	w0, w0, #0xff
  4034b8:	mov	w1, w0
  4034bc:	mov	x0, x2
  4034c0:	bl	401bc0 <scols_table_enable_noheadings@plt>
  4034c4:	ldr	x0, [sp, #24]
  4034c8:	ldr	x2, [x0]
  4034cc:	ldr	x0, [sp, #24]
  4034d0:	ldrb	w0, [x0, #8]
  4034d4:	ubfx	x0, x0, #2, #1
  4034d8:	and	w0, w0, #0xff
  4034dc:	mov	w1, w0
  4034e0:	mov	x0, x2
  4034e4:	bl	401c30 <scols_table_enable_raw@plt>
  4034e8:	str	xzr, [sp, #56]
  4034ec:	b	403598 <ferror@plt+0x15a8>
  4034f0:	ldr	x0, [sp, #56]
  4034f4:	bl	4028e4 <ferror@plt+0x8f4>
  4034f8:	str	x0, [sp, #48]
  4034fc:	ldr	x0, [sp, #24]
  403500:	ldr	x3, [x0]
  403504:	ldr	x0, [sp, #48]
  403508:	ldr	x1, [x0]
  40350c:	ldr	x0, [sp, #48]
  403510:	ldr	d0, [x0, #8]
  403514:	ldr	x0, [sp, #48]
  403518:	ldr	w0, [x0, #16]
  40351c:	mov	w2, w0
  403520:	mov	x0, x3
  403524:	bl	401bd0 <scols_table_new_column@plt>
  403528:	str	x0, [sp, #40]
  40352c:	ldr	x0, [sp, #40]
  403530:	cmp	x0, #0x0
  403534:	b.ne	403550 <ferror@plt+0x1560>  // b.any
  403538:	adrp	x0, 408000 <ferror@plt+0x6010>
  40353c:	add	x0, x0, #0xad0
  403540:	bl	401f90 <gettext@plt>
  403544:	mov	x1, x0
  403548:	mov	w0, #0x1                   	// #1
  40354c:	bl	401fd0 <err@plt>
  403550:	ldr	x0, [sp, #24]
  403554:	ldrb	w0, [x0, #8]
  403558:	and	w0, w0, #0x1
  40355c:	and	w0, w0, #0xff
  403560:	cmp	w0, #0x0
  403564:	b.eq	40358c <ferror@plt+0x159c>  // b.none
  403568:	ldr	x0, [sp, #56]
  40356c:	bl	402850 <ferror@plt+0x860>
  403570:	str	w0, [sp, #36]
  403574:	ldr	w0, [sp, #36]
  403578:	cmp	w0, #0x1
  40357c:	b.ne	40358c <ferror@plt+0x159c>  // b.any
  403580:	mov	w1, #0x1                   	// #1
  403584:	ldr	x0, [sp, #40]
  403588:	bl	401b00 <scols_column_set_json_type@plt>
  40358c:	ldr	x0, [sp, #56]
  403590:	add	x0, x0, #0x1
  403594:	str	x0, [sp, #56]
  403598:	adrp	x0, 41b000 <ferror@plt+0x19010>
  40359c:	add	x0, x0, #0x338
  4035a0:	ldr	x0, [x0]
  4035a4:	ldr	x1, [sp, #56]
  4035a8:	cmp	x1, x0
  4035ac:	b.cc	4034f0 <ferror@plt+0x1500>  // b.lo, b.ul, b.last
  4035b0:	nop
  4035b4:	nop
  4035b8:	ldp	x29, x30, [sp], #64
  4035bc:	ret
  4035c0:	stp	x29, x30, [sp, #-64]!
  4035c4:	mov	x29, sp
  4035c8:	str	x0, [sp, #24]
  4035cc:	str	x1, [sp, #16]
  4035d0:	str	xzr, [sp, #48]
  4035d4:	mov	w0, #0x3                   	// #3
  4035d8:	str	w0, [sp, #52]
  4035dc:	str	wzr, [sp, #60]
  4035e0:	ldr	x0, [sp, #16]
  4035e4:	cmp	x0, #0x0
  4035e8:	b.eq	403620 <ferror@plt+0x1630>  // b.none
  4035ec:	ldr	x0, [sp, #16]
  4035f0:	bl	402d48 <ferror@plt+0xd58>
  4035f4:	str	x0, [sp, #48]
  4035f8:	ldr	w0, [sp, #52]
  4035fc:	cmp	w0, #0x0
  403600:	b.ne	403620 <ferror@plt+0x1630>  // b.any
  403604:	adrp	x0, 408000 <ferror@plt+0x6010>
  403608:	add	x0, x0, #0xa48
  40360c:	bl	401f90 <gettext@plt>
  403610:	ldr	x1, [sp, #16]
  403614:	bl	401f20 <warnx@plt>
  403618:	mov	w0, #0xffffffea            	// #-22
  40361c:	b	4036b4 <ferror@plt+0x16c4>
  403620:	mov	w0, #0x1                   	// #1
  403624:	bl	402978 <ferror@plt+0x988>
  403628:	str	w0, [sp, #56]
  40362c:	add	x0, sp, #0x28
  403630:	mov	x1, x0
  403634:	ldr	w0, [sp, #56]
  403638:	bl	402a3c <ferror@plt+0xa4c>
  40363c:	str	w0, [sp, #60]
  403640:	ldr	w0, [sp, #60]
  403644:	cmp	w0, #0x0
  403648:	b.lt	4036a4 <ferror@plt+0x16b4>  // b.tstop
  40364c:	ldr	w0, [sp, #60]
  403650:	cmp	w0, #0x1
  403654:	b.ne	403670 <ferror@plt+0x1680>  // b.any
  403658:	bl	401f80 <__errno_location@plt>
  40365c:	ldr	w0, [x0]
  403660:	cmp	w0, #0xb
  403664:	b.ne	403670 <ferror@plt+0x1680>  // b.any
  403668:	str	wzr, [sp, #60]
  40366c:	b	4036a8 <ferror@plt+0x16b8>
  403670:	ldr	w0, [sp, #60]
  403674:	cmp	w0, #0x0
  403678:	b.ne	40362c <ferror@plt+0x163c>  // b.any
  40367c:	add	x1, sp, #0x30
  403680:	add	x0, sp, #0x28
  403684:	bl	402f3c <ferror@plt+0xf4c>
  403688:	cmp	w0, #0x0
  40368c:	b.eq	40362c <ferror@plt+0x163c>  // b.none
  403690:	ldr	x0, [sp, #24]
  403694:	ldr	x0, [x0]
  403698:	add	x1, sp, #0x28
  40369c:	bl	402ff8 <ferror@plt+0x1008>
  4036a0:	b	40362c <ferror@plt+0x163c>
  4036a4:	nop
  4036a8:	ldr	w0, [sp, #56]
  4036ac:	bl	401d90 <close@plt>
  4036b0:	ldr	w0, [sp, #60]
  4036b4:	ldp	x29, x30, [sp], #64
  4036b8:	ret
  4036bc:	stp	x29, x30, [sp, #-32]!
  4036c0:	mov	x29, sp
  4036c4:	str	x0, [sp, #24]
  4036c8:	ldr	x0, [sp, #24]
  4036cc:	ldr	x0, [x0]
  4036d0:	bl	401f10 <scols_print_table@plt>
  4036d4:	ldr	x0, [sp, #24]
  4036d8:	ldr	x0, [x0]
  4036dc:	bl	401d80 <scols_unref_table@plt>
  4036e0:	nop
  4036e4:	ldp	x29, x30, [sp], #32
  4036e8:	ret
  4036ec:	stp	x29, x30, [sp, #-80]!
  4036f0:	mov	x29, sp
  4036f4:	strb	w0, [sp, #31]
  4036f8:	str	x1, [sp, #16]
  4036fc:	str	xzr, [sp, #48]
  403700:	mov	w0, #0x3                   	// #3
  403704:	strb	w0, [sp, #53]
  403708:	ldrb	w0, [sp, #31]
  40370c:	strb	w0, [sp, #54]
  403710:	str	xzr, [sp, #40]
  403714:	ldr	x0, [sp, #16]
  403718:	bl	402d48 <ferror@plt+0xd58>
  40371c:	str	x0, [sp, #56]
  403720:	ldr	w0, [sp, #60]
  403724:	cmp	w0, #0x3
  403728:	b.eq	4037cc <ferror@plt+0x17dc>  // b.none
  40372c:	cmp	w0, #0x3
  403730:	b.hi	4037e0 <ferror@plt+0x17f0>  // b.pmore
  403734:	cmp	w0, #0x2
  403738:	b.eq	40379c <ferror@plt+0x17ac>  // b.none
  40373c:	cmp	w0, #0x2
  403740:	b.hi	4037e0 <ferror@plt+0x17f0>  // b.pmore
  403744:	cmp	w0, #0x0
  403748:	b.eq	403758 <ferror@plt+0x1768>  // b.none
  40374c:	cmp	w0, #0x1
  403750:	b.eq	403774 <ferror@plt+0x1784>  // b.none
  403754:	b	4037e0 <ferror@plt+0x17f0>
  403758:	adrp	x0, 408000 <ferror@plt+0x6010>
  40375c:	add	x0, x0, #0xa48
  403760:	bl	401f90 <gettext@plt>
  403764:	ldr	x1, [sp, #16]
  403768:	bl	401f20 <warnx@plt>
  40376c:	mov	w0, #0xffffffff            	// #-1
  403770:	b	4038e8 <ferror@plt+0x18f8>
  403774:	ldr	w0, [sp, #56]
  403778:	and	w0, w0, #0xff
  40377c:	strb	w0, [sp, #52]
  403780:	add	x3, sp, #0x28
  403784:	ldr	x2, [sp, #16]
  403788:	adrp	x0, 408000 <ferror@plt+0x6010>
  40378c:	add	x1, x0, #0xaf8
  403790:	mov	x0, x3
  403794:	bl	4026b8 <ferror@plt+0x6c8>
  403798:	b	4037e4 <ferror@plt+0x17f4>
  40379c:	mov	w0, #0x2                   	// #2
  4037a0:	strb	w0, [sp, #53]
  4037a4:	ldr	w0, [sp, #56]
  4037a8:	str	w0, [sp, #48]
  4037ac:	ldr	w0, [sp, #56]
  4037b0:	add	x3, sp, #0x28
  4037b4:	mov	w2, w0
  4037b8:	adrp	x0, 408000 <ferror@plt+0x6010>
  4037bc:	add	x1, x0, #0xb00
  4037c0:	mov	x0, x3
  4037c4:	bl	4026b8 <ferror@plt+0x6c8>
  4037c8:	b	4037e4 <ferror@plt+0x17f4>
  4037cc:	adrp	x0, 408000 <ferror@plt+0x6010>
  4037d0:	add	x0, x0, #0x488
  4037d4:	bl	40264c <ferror@plt+0x65c>
  4037d8:	str	x0, [sp, #40]
  4037dc:	b	4037e4 <ferror@plt+0x17f4>
  4037e0:	bl	401de0 <abort@plt>
  4037e4:	mov	w1, #0x2                   	// #2
  4037e8:	adrp	x0, 408000 <ferror@plt+0x6010>
  4037ec:	add	x0, x0, #0x8b8
  4037f0:	bl	401cc0 <open@plt>
  4037f4:	str	w0, [sp, #76]
  4037f8:	ldr	w0, [sp, #76]
  4037fc:	cmp	w0, #0x0
  403800:	b.ge	40383c <ferror@plt+0x184c>  // b.tcont
  403804:	adrp	x0, 408000 <ferror@plt+0x6010>
  403808:	add	x0, x0, #0x8c8
  40380c:	bl	401f90 <gettext@plt>
  403810:	mov	x2, x0
  403814:	adrp	x0, 408000 <ferror@plt+0x6010>
  403818:	add	x1, x0, #0x8b8
  40381c:	mov	x0, x2
  403820:	bl	401e50 <warn@plt>
  403824:	ldr	x0, [sp, #40]
  403828:	bl	401e80 <free@plt>
  40382c:	bl	401f80 <__errno_location@plt>
  403830:	ldr	w0, [x0]
  403834:	neg	w0, w0
  403838:	b	4038e8 <ferror@plt+0x18f8>
  40383c:	add	x0, sp, #0x30
  403840:	mov	x2, #0x8                   	// #8
  403844:	mov	x1, x0
  403848:	ldr	w0, [sp, #76]
  40384c:	bl	401dc0 <write@plt>
  403850:	str	x0, [sp, #64]
  403854:	ldr	x0, [sp, #64]
  403858:	cmp	x0, #0x0
  40385c:	b.ge	403884 <ferror@plt+0x1894>  // b.tcont
  403860:	adrp	x0, 408000 <ferror@plt+0x6010>
  403864:	add	x0, x0, #0xb08
  403868:	bl	401f90 <gettext@plt>
  40386c:	mov	x2, x0
  403870:	adrp	x0, 408000 <ferror@plt+0x6010>
  403874:	add	x1, x0, #0x8b8
  403878:	mov	x0, x2
  40387c:	bl	401e50 <warn@plt>
  403880:	b	4038d8 <ferror@plt+0x18e8>
  403884:	mov	w2, #0x8                   	// #8
  403888:	mov	w1, #0x0                   	// #0
  40388c:	adrp	x0, 408000 <ferror@plt+0x6010>
  403890:	add	x0, x0, #0xb20
  403894:	bl	401df0 <openlog@plt>
  403898:	ldrb	w0, [sp, #31]
  40389c:	cmp	w0, #0x0
  4038a0:	b.eq	4038b0 <ferror@plt+0x18c0>  // b.none
  4038a4:	adrp	x0, 408000 <ferror@plt+0x6010>
  4038a8:	add	x0, x0, #0x688
  4038ac:	b	4038b8 <ferror@plt+0x18c8>
  4038b0:	adrp	x0, 408000 <ferror@plt+0x6010>
  4038b4:	add	x0, x0, #0x690
  4038b8:	ldr	x1, [sp, #40]
  4038bc:	mov	x3, x1
  4038c0:	mov	x2, x0
  4038c4:	adrp	x0, 408000 <ferror@plt+0x6010>
  4038c8:	add	x1, x0, #0xb28
  4038cc:	mov	w0, #0x5                   	// #5
  4038d0:	bl	401b50 <syslog@plt>
  4038d4:	bl	401c00 <closelog@plt>
  4038d8:	ldr	x0, [sp, #40]
  4038dc:	bl	401e80 <free@plt>
  4038e0:	ldr	w0, [sp, #76]
  4038e4:	bl	401d90 <close@plt>
  4038e8:	ldp	x29, x30, [sp], #80
  4038ec:	ret
  4038f0:	stp	x29, x30, [sp, #-48]!
  4038f4:	mov	x29, sp
  4038f8:	stp	x19, x20, [sp, #16]
  4038fc:	adrp	x0, 408000 <ferror@plt+0x6010>
  403900:	add	x0, x0, #0xb38
  403904:	bl	401f90 <gettext@plt>
  403908:	mov	x2, x0
  40390c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403910:	add	x0, x0, #0x2f0
  403914:	ldr	x0, [x0]
  403918:	mov	x1, x0
  40391c:	mov	x0, x2
  403920:	bl	401b40 <fputs@plt>
  403924:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403928:	add	x0, x0, #0x2f0
  40392c:	ldr	x19, [x0]
  403930:	adrp	x0, 408000 <ferror@plt+0x6010>
  403934:	add	x0, x0, #0xb48
  403938:	bl	401f90 <gettext@plt>
  40393c:	mov	x1, x0
  403940:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403944:	add	x0, x0, #0x2f8
  403948:	ldr	x0, [x0]
  40394c:	mov	x2, x0
  403950:	mov	x0, x19
  403954:	bl	401fa0 <fprintf@plt>
  403958:	adrp	x0, 41b000 <ferror@plt+0x19010>
  40395c:	add	x0, x0, #0x2f0
  403960:	ldr	x0, [x0]
  403964:	mov	x1, x0
  403968:	mov	w0, #0xa                   	// #10
  40396c:	bl	401c20 <fputc@plt>
  403970:	adrp	x0, 408000 <ferror@plt+0x6010>
  403974:	add	x0, x0, #0xb70
  403978:	bl	401f90 <gettext@plt>
  40397c:	mov	x2, x0
  403980:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403984:	add	x0, x0, #0x2f0
  403988:	ldr	x0, [x0]
  40398c:	mov	x1, x0
  403990:	mov	x0, x2
  403994:	bl	401b40 <fputs@plt>
  403998:	adrp	x0, 408000 <ferror@plt+0x6010>
  40399c:	add	x0, x0, #0xba8
  4039a0:	bl	401f90 <gettext@plt>
  4039a4:	mov	x2, x0
  4039a8:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4039ac:	add	x0, x0, #0x2f0
  4039b0:	ldr	x0, [x0]
  4039b4:	mov	x1, x0
  4039b8:	mov	x0, x2
  4039bc:	bl	401b40 <fputs@plt>
  4039c0:	adrp	x0, 408000 <ferror@plt+0x6010>
  4039c4:	add	x0, x0, #0xbb8
  4039c8:	bl	401f90 <gettext@plt>
  4039cc:	mov	x2, x0
  4039d0:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4039d4:	add	x0, x0, #0x2f0
  4039d8:	ldr	x0, [x0]
  4039dc:	mov	x1, x0
  4039e0:	mov	x0, x2
  4039e4:	bl	401b40 <fputs@plt>
  4039e8:	adrp	x0, 408000 <ferror@plt+0x6010>
  4039ec:	add	x0, x0, #0xbe8
  4039f0:	bl	401f90 <gettext@plt>
  4039f4:	mov	x2, x0
  4039f8:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4039fc:	add	x0, x0, #0x2f0
  403a00:	ldr	x0, [x0]
  403a04:	mov	x1, x0
  403a08:	mov	x0, x2
  403a0c:	bl	401b40 <fputs@plt>
  403a10:	adrp	x0, 408000 <ferror@plt+0x6010>
  403a14:	add	x0, x0, #0xc18
  403a18:	bl	401f90 <gettext@plt>
  403a1c:	mov	x2, x0
  403a20:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403a24:	add	x0, x0, #0x2f0
  403a28:	ldr	x0, [x0]
  403a2c:	mov	x1, x0
  403a30:	mov	x0, x2
  403a34:	bl	401b40 <fputs@plt>
  403a38:	adrp	x0, 408000 <ferror@plt+0x6010>
  403a3c:	add	x0, x0, #0xc58
  403a40:	bl	401f90 <gettext@plt>
  403a44:	mov	x2, x0
  403a48:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403a4c:	add	x0, x0, #0x2f0
  403a50:	ldr	x0, [x0]
  403a54:	mov	x1, x0
  403a58:	mov	x0, x2
  403a5c:	bl	401b40 <fputs@plt>
  403a60:	adrp	x0, 408000 <ferror@plt+0x6010>
  403a64:	add	x0, x0, #0xc88
  403a68:	bl	401f90 <gettext@plt>
  403a6c:	mov	x2, x0
  403a70:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403a74:	add	x0, x0, #0x2f0
  403a78:	ldr	x0, [x0]
  403a7c:	mov	x1, x0
  403a80:	mov	x0, x2
  403a84:	bl	401b40 <fputs@plt>
  403a88:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403a8c:	add	x0, x0, #0x2f0
  403a90:	ldr	x0, [x0]
  403a94:	mov	x1, x0
  403a98:	mov	w0, #0xa                   	// #10
  403a9c:	bl	401c20 <fputc@plt>
  403aa0:	adrp	x0, 408000 <ferror@plt+0x6010>
  403aa4:	add	x0, x0, #0xcc0
  403aa8:	bl	401f90 <gettext@plt>
  403aac:	mov	x19, x0
  403ab0:	adrp	x0, 408000 <ferror@plt+0x6010>
  403ab4:	add	x0, x0, #0xcd8
  403ab8:	bl	401f90 <gettext@plt>
  403abc:	mov	x4, x0
  403ac0:	adrp	x0, 408000 <ferror@plt+0x6010>
  403ac4:	add	x3, x0, #0xce8
  403ac8:	mov	x2, x19
  403acc:	adrp	x0, 408000 <ferror@plt+0x6010>
  403ad0:	add	x1, x0, #0xcf8
  403ad4:	adrp	x0, 408000 <ferror@plt+0x6010>
  403ad8:	add	x0, x0, #0xd08
  403adc:	bl	401f60 <printf@plt>
  403ae0:	adrp	x0, 408000 <ferror@plt+0x6010>
  403ae4:	add	x0, x0, #0xd20
  403ae8:	bl	401f90 <gettext@plt>
  403aec:	mov	x2, x0
  403af0:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403af4:	add	x0, x0, #0x2f0
  403af8:	ldr	x0, [x0]
  403afc:	mov	x1, x0
  403b00:	mov	x0, x2
  403b04:	bl	401b40 <fputs@plt>
  403b08:	str	xzr, [sp, #40]
  403b0c:	b	403b74 <ferror@plt+0x1b84>
  403b10:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403b14:	add	x0, x0, #0x2f0
  403b18:	ldr	x19, [x0]
  403b1c:	adrp	x0, 408000 <ferror@plt+0x6010>
  403b20:	add	x1, x0, #0x788
  403b24:	ldr	x0, [sp, #40]
  403b28:	lsl	x0, x0, #5
  403b2c:	add	x0, x1, x0
  403b30:	ldr	x20, [x0]
  403b34:	adrp	x0, 408000 <ferror@plt+0x6010>
  403b38:	add	x1, x0, #0x788
  403b3c:	ldr	x0, [sp, #40]
  403b40:	lsl	x0, x0, #5
  403b44:	add	x0, x1, x0
  403b48:	ldr	x0, [x0, #24]
  403b4c:	bl	401f90 <gettext@plt>
  403b50:	mov	x3, x0
  403b54:	mov	x2, x20
  403b58:	adrp	x0, 408000 <ferror@plt+0x6010>
  403b5c:	add	x1, x0, #0xd40
  403b60:	mov	x0, x19
  403b64:	bl	401fa0 <fprintf@plt>
  403b68:	ldr	x0, [sp, #40]
  403b6c:	add	x0, x0, #0x1
  403b70:	str	x0, [sp, #40]
  403b74:	ldr	x0, [sp, #40]
  403b78:	cmp	x0, #0x5
  403b7c:	b.ls	403b10 <ferror@plt+0x1b20>  // b.plast
  403b80:	adrp	x0, 408000 <ferror@plt+0x6010>
  403b84:	add	x0, x0, #0xd50
  403b88:	bl	401f90 <gettext@plt>
  403b8c:	mov	x2, x0
  403b90:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403b94:	add	x0, x0, #0x2f0
  403b98:	ldr	x0, [x0]
  403b9c:	mov	x1, x0
  403ba0:	mov	x0, x2
  403ba4:	bl	401b40 <fputs@plt>
  403ba8:	adrp	x0, 408000 <ferror@plt+0x6010>
  403bac:	add	x0, x0, #0xd60
  403bb0:	bl	401f90 <gettext@plt>
  403bb4:	mov	x2, x0
  403bb8:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403bbc:	add	x0, x0, #0x2f0
  403bc0:	ldr	x0, [x0]
  403bc4:	mov	x1, x0
  403bc8:	mov	x0, x2
  403bcc:	bl	401b40 <fputs@plt>
  403bd0:	adrp	x0, 408000 <ferror@plt+0x6010>
  403bd4:	add	x0, x0, #0xd68
  403bd8:	bl	401f90 <gettext@plt>
  403bdc:	mov	x2, x0
  403be0:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403be4:	add	x0, x0, #0x2f0
  403be8:	ldr	x0, [x0]
  403bec:	mov	x1, x0
  403bf0:	mov	x0, x2
  403bf4:	bl	401b40 <fputs@plt>
  403bf8:	adrp	x0, 408000 <ferror@plt+0x6010>
  403bfc:	add	x0, x0, #0xd70
  403c00:	bl	401f90 <gettext@plt>
  403c04:	mov	x2, x0
  403c08:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403c0c:	add	x0, x0, #0x2f0
  403c10:	ldr	x0, [x0]
  403c14:	mov	x1, x0
  403c18:	mov	x0, x2
  403c1c:	bl	401b40 <fputs@plt>
  403c20:	adrp	x0, 408000 <ferror@plt+0x6010>
  403c24:	add	x0, x0, #0xd88
  403c28:	bl	401f90 <gettext@plt>
  403c2c:	mov	x2, x0
  403c30:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403c34:	add	x0, x0, #0x2f0
  403c38:	ldr	x0, [x0]
  403c3c:	mov	x1, x0
  403c40:	mov	x0, x2
  403c44:	bl	401b40 <fputs@plt>
  403c48:	adrp	x0, 408000 <ferror@plt+0x6010>
  403c4c:	add	x0, x0, #0xda0
  403c50:	bl	401f90 <gettext@plt>
  403c54:	mov	x2, x0
  403c58:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403c5c:	add	x0, x0, #0x2f0
  403c60:	ldr	x0, [x0]
  403c64:	mov	x1, x0
  403c68:	mov	x0, x2
  403c6c:	bl	401b40 <fputs@plt>
  403c70:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403c74:	add	x0, x0, #0x2f0
  403c78:	ldr	x19, [x0]
  403c7c:	adrp	x0, 408000 <ferror@plt+0x6010>
  403c80:	add	x0, x0, #0xdb8
  403c84:	bl	401f90 <gettext@plt>
  403c88:	mov	x1, x0
  403c8c:	adrp	x0, 408000 <ferror@plt+0x6010>
  403c90:	add	x2, x0, #0xdd8
  403c94:	mov	x0, x19
  403c98:	bl	401fa0 <fprintf@plt>
  403c9c:	mov	w0, #0x0                   	// #0
  403ca0:	bl	401b60 <exit@plt>
  403ca4:	stp	x29, x30, [sp, #-96]!
  403ca8:	mov	x29, sp
  403cac:	str	x19, [sp, #16]
  403cb0:	str	w0, [sp, #44]
  403cb4:	str	x1, [sp, #32]
  403cb8:	stp	xzr, xzr, [sp, #56]
  403cbc:	str	wzr, [sp, #92]
  403cc0:	str	wzr, [sp, #88]
  403cc4:	str	xzr, [sp, #80]
  403cc8:	str	xzr, [sp, #48]
  403ccc:	str	wzr, [sp, #76]
  403cd0:	adrp	x0, 408000 <ferror@plt+0x6010>
  403cd4:	add	x1, x0, #0xde8
  403cd8:	mov	w0, #0x6                   	// #6
  403cdc:	bl	401fe0 <setlocale@plt>
  403ce0:	adrp	x0, 408000 <ferror@plt+0x6010>
  403ce4:	add	x1, x0, #0xdf0
  403ce8:	adrp	x0, 408000 <ferror@plt+0x6010>
  403cec:	add	x0, x0, #0xe08
  403cf0:	bl	401cf0 <bindtextdomain@plt>
  403cf4:	adrp	x0, 408000 <ferror@plt+0x6010>
  403cf8:	add	x0, x0, #0xe08
  403cfc:	bl	401e20 <textdomain@plt>
  403d00:	bl	40230c <ferror@plt+0x31c>
  403d04:	b	403e80 <ferror@plt+0x1e90>
  403d08:	add	x0, sp, #0x30
  403d0c:	mov	x3, x0
  403d10:	adrp	x0, 408000 <ferror@plt+0x6010>
  403d14:	add	x2, x0, #0xff0
  403d18:	adrp	x0, 408000 <ferror@plt+0x6010>
  403d1c:	add	x1, x0, #0xef0
  403d20:	ldr	w0, [sp, #72]
  403d24:	bl	4023e8 <ferror@plt+0x3f8>
  403d28:	ldr	w0, [sp, #72]
  403d2c:	cmp	w0, #0x80
  403d30:	b.eq	403df0 <ferror@plt+0x1e00>  // b.none
  403d34:	ldr	w0, [sp, #72]
  403d38:	cmp	w0, #0x80
  403d3c:	b.gt	403e44 <ferror@plt+0x1e54>
  403d40:	ldr	w0, [sp, #72]
  403d44:	cmp	w0, #0x72
  403d48:	b.eq	403dfc <ferror@plt+0x1e0c>  // b.none
  403d4c:	ldr	w0, [sp, #72]
  403d50:	cmp	w0, #0x72
  403d54:	b.gt	403e44 <ferror@plt+0x1e54>
  403d58:	ldr	w0, [sp, #72]
  403d5c:	cmp	w0, #0x6f
  403d60:	b.eq	403ddc <ferror@plt+0x1dec>  // b.none
  403d64:	ldr	w0, [sp, #72]
  403d68:	cmp	w0, #0x6f
  403d6c:	b.gt	403e44 <ferror@plt+0x1e54>
  403d70:	ldr	w0, [sp, #72]
  403d74:	cmp	w0, #0x6e
  403d78:	b.eq	403dcc <ferror@plt+0x1ddc>  // b.none
  403d7c:	ldr	w0, [sp, #72]
  403d80:	cmp	w0, #0x6e
  403d84:	b.gt	403e44 <ferror@plt+0x1e54>
  403d88:	ldr	w0, [sp, #72]
  403d8c:	cmp	w0, #0x68
  403d90:	b.eq	403e40 <ferror@plt+0x1e50>  // b.none
  403d94:	ldr	w0, [sp, #72]
  403d98:	cmp	w0, #0x68
  403d9c:	b.gt	403e44 <ferror@plt+0x1e54>
  403da0:	ldr	w0, [sp, #72]
  403da4:	cmp	w0, #0x4a
  403da8:	b.eq	403dbc <ferror@plt+0x1dcc>  // b.none
  403dac:	ldr	w0, [sp, #72]
  403db0:	cmp	w0, #0x56
  403db4:	b.eq	403e0c <ferror@plt+0x1e1c>  // b.none
  403db8:	b	403e44 <ferror@plt+0x1e54>
  403dbc:	ldrb	w0, [sp, #64]
  403dc0:	orr	w0, w0, #0x1
  403dc4:	strb	w0, [sp, #64]
  403dc8:	b	403e80 <ferror@plt+0x1e90>
  403dcc:	ldrb	w0, [sp, #64]
  403dd0:	orr	w0, w0, #0x2
  403dd4:	strb	w0, [sp, #64]
  403dd8:	b	403e80 <ferror@plt+0x1e90>
  403ddc:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403de0:	add	x0, x0, #0x2e0
  403de4:	ldr	x0, [x0]
  403de8:	str	x0, [sp, #80]
  403dec:	b	403e80 <ferror@plt+0x1e90>
  403df0:	mov	w0, #0x1                   	// #1
  403df4:	str	w0, [sp, #88]
  403df8:	b	403e80 <ferror@plt+0x1e90>
  403dfc:	ldrb	w0, [sp, #64]
  403e00:	orr	w0, w0, #0x4
  403e04:	strb	w0, [sp, #64]
  403e08:	b	403e80 <ferror@plt+0x1e90>
  403e0c:	adrp	x0, 408000 <ferror@plt+0x6010>
  403e10:	add	x0, x0, #0xe18
  403e14:	bl	401f90 <gettext@plt>
  403e18:	mov	x3, x0
  403e1c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403e20:	add	x0, x0, #0x2f8
  403e24:	ldr	x1, [x0]
  403e28:	adrp	x0, 408000 <ferror@plt+0x6010>
  403e2c:	add	x2, x0, #0xe28
  403e30:	mov	x0, x3
  403e34:	bl	401f60 <printf@plt>
  403e38:	mov	w0, #0x0                   	// #0
  403e3c:	bl	401b60 <exit@plt>
  403e40:	bl	4038f0 <ferror@plt+0x1900>
  403e44:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403e48:	add	x0, x0, #0x2d8
  403e4c:	ldr	x19, [x0]
  403e50:	adrp	x0, 408000 <ferror@plt+0x6010>
  403e54:	add	x0, x0, #0xe40
  403e58:	bl	401f90 <gettext@plt>
  403e5c:	mov	x1, x0
  403e60:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403e64:	add	x0, x0, #0x2f8
  403e68:	ldr	x0, [x0]
  403e6c:	mov	x2, x0
  403e70:	mov	x0, x19
  403e74:	bl	401fa0 <fprintf@plt>
  403e78:	mov	w0, #0x1                   	// #1
  403e7c:	bl	401b60 <exit@plt>
  403e80:	mov	x4, #0x0                   	// #0
  403e84:	adrp	x0, 408000 <ferror@plt+0x6010>
  403e88:	add	x3, x0, #0xef0
  403e8c:	adrp	x0, 408000 <ferror@plt+0x6010>
  403e90:	add	x2, x0, #0xe68
  403e94:	ldr	x1, [sp, #32]
  403e98:	ldr	w0, [sp, #44]
  403e9c:	bl	401e30 <getopt_long@plt>
  403ea0:	str	w0, [sp, #72]
  403ea4:	ldr	w0, [sp, #72]
  403ea8:	cmn	w0, #0x1
  403eac:	b.ne	403d08 <ferror@plt+0x1d18>  // b.any
  403eb0:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403eb4:	add	x0, x0, #0x2e8
  403eb8:	ldr	w0, [x0]
  403ebc:	ldr	w1, [sp, #44]
  403ec0:	sub	w0, w1, w0
  403ec4:	str	w0, [sp, #44]
  403ec8:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403ecc:	add	x0, x0, #0x2e8
  403ed0:	ldr	w0, [x0]
  403ed4:	sxtw	x0, w0
  403ed8:	lsl	x0, x0, #3
  403edc:	ldr	x1, [sp, #32]
  403ee0:	add	x0, x1, x0
  403ee4:	str	x0, [sp, #32]
  403ee8:	ldr	w0, [sp, #44]
  403eec:	cmp	w0, #0x0
  403ef0:	b.le	403f84 <ferror@plt+0x1f94>
  403ef4:	ldr	x0, [sp, #32]
  403ef8:	ldr	x0, [x0]
  403efc:	bl	402914 <ferror@plt+0x924>
  403f00:	str	w0, [sp, #92]
  403f04:	ldr	w0, [sp, #92]
  403f08:	cmp	w0, #0x0
  403f0c:	b.ge	403f4c <ferror@plt+0x1f5c>  // b.tcont
  403f10:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403f14:	add	x0, x0, #0x2d8
  403f18:	ldr	x19, [x0]
  403f1c:	adrp	x0, 408000 <ferror@plt+0x6010>
  403f20:	add	x0, x0, #0xe40
  403f24:	bl	401f90 <gettext@plt>
  403f28:	mov	x1, x0
  403f2c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  403f30:	add	x0, x0, #0x2f8
  403f34:	ldr	x0, [x0]
  403f38:	mov	x2, x0
  403f3c:	mov	x0, x19
  403f40:	bl	401fa0 <fprintf@plt>
  403f44:	mov	w0, #0x1                   	// #1
  403f48:	bl	401b60 <exit@plt>
  403f4c:	ldr	x0, [sp, #32]
  403f50:	add	x0, x0, #0x8
  403f54:	str	x0, [sp, #32]
  403f58:	ldr	w0, [sp, #44]
  403f5c:	sub	w0, w0, #0x1
  403f60:	str	w0, [sp, #44]
  403f64:	ldr	x0, [sp, #80]
  403f68:	cmp	x0, #0x0
  403f6c:	b.ne	403f84 <ferror@plt+0x1f94>  // b.any
  403f70:	ldr	w0, [sp, #92]
  403f74:	cmp	w0, #0x0
  403f78:	b.ne	403f84 <ferror@plt+0x1f94>  // b.any
  403f7c:	mov	w0, #0x5                   	// #5
  403f80:	str	w0, [sp, #92]
  403f84:	ldr	w0, [sp, #92]
  403f88:	cmp	w0, #0x5
  403f8c:	b.eq	404000 <ferror@plt+0x2010>  // b.none
  403f90:	ldr	w0, [sp, #92]
  403f94:	cmp	w0, #0x5
  403f98:	b.gt	4042e8 <ferror@plt+0x22f8>
  403f9c:	ldr	w0, [sp, #92]
  403fa0:	cmp	w0, #0x4
  403fa4:	b.eq	4042d8 <ferror@plt+0x22e8>  // b.none
  403fa8:	ldr	w0, [sp, #92]
  403fac:	cmp	w0, #0x4
  403fb0:	b.gt	4042e8 <ferror@plt+0x22f8>
  403fb4:	ldr	w0, [sp, #92]
  403fb8:	cmp	w0, #0x3
  403fbc:	b.eq	40428c <ferror@plt+0x229c>  // b.none
  403fc0:	ldr	w0, [sp, #92]
  403fc4:	cmp	w0, #0x3
  403fc8:	b.gt	4042e8 <ferror@plt+0x22f8>
  403fcc:	ldr	w0, [sp, #92]
  403fd0:	cmp	w0, #0x2
  403fd4:	b.eq	404240 <ferror@plt+0x2250>  // b.none
  403fd8:	ldr	w0, [sp, #92]
  403fdc:	cmp	w0, #0x2
  403fe0:	b.gt	4042e8 <ferror@plt+0x22f8>
  403fe4:	ldr	w0, [sp, #92]
  403fe8:	cmp	w0, #0x0
  403fec:	b.eq	40406c <ferror@plt+0x207c>  // b.none
  403ff0:	ldr	w0, [sp, #92]
  403ff4:	cmp	w0, #0x1
  403ff8:	b.eq	40424c <ferror@plt+0x225c>  // b.none
  403ffc:	b	4042e8 <ferror@plt+0x22f8>
  404000:	ldr	w0, [sp, #44]
  404004:	cmp	w0, #0x0
  404008:	b.ne	40405c <ferror@plt+0x206c>  // b.any
  40400c:	mov	x0, #0x0                   	// #0
  404010:	bl	403268 <ferror@plt+0x1278>
  404014:	mov	w1, w0
  404018:	ldr	w0, [sp, #76]
  40401c:	orr	w0, w0, w1
  404020:	str	w0, [sp, #76]
  404024:	b	4042e8 <ferror@plt+0x22f8>
  404028:	ldr	x0, [sp, #32]
  40402c:	ldr	x0, [x0]
  404030:	bl	403268 <ferror@plt+0x1278>
  404034:	mov	w1, w0
  404038:	ldr	w0, [sp, #76]
  40403c:	orr	w0, w0, w1
  404040:	str	w0, [sp, #76]
  404044:	ldr	w0, [sp, #44]
  404048:	sub	w0, w0, #0x1
  40404c:	str	w0, [sp, #44]
  404050:	ldr	x0, [sp, #32]
  404054:	add	x0, x0, #0x8
  404058:	str	x0, [sp, #32]
  40405c:	ldr	w0, [sp, #44]
  404060:	cmp	w0, #0x0
  404064:	b.ne	404028 <ferror@plt+0x2038>  // b.any
  404068:	b	4042e8 <ferror@plt+0x22f8>
  40406c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  404070:	add	x0, x0, #0x338
  404074:	ldr	x0, [x0]
  404078:	add	x2, x0, #0x1
  40407c:	adrp	x1, 41b000 <ferror@plt+0x19010>
  404080:	add	x1, x1, #0x338
  404084:	str	x2, [x1]
  404088:	adrp	x1, 41b000 <ferror@plt+0x19010>
  40408c:	add	x1, x1, #0x308
  404090:	mov	w2, #0x1                   	// #1
  404094:	str	w2, [x1, x0, lsl #2]
  404098:	adrp	x0, 41b000 <ferror@plt+0x19010>
  40409c:	add	x0, x0, #0x338
  4040a0:	ldr	x0, [x0]
  4040a4:	add	x2, x0, #0x1
  4040a8:	adrp	x1, 41b000 <ferror@plt+0x19010>
  4040ac:	add	x1, x1, #0x338
  4040b0:	str	x2, [x1]
  4040b4:	adrp	x1, 41b000 <ferror@plt+0x19010>
  4040b8:	add	x1, x1, #0x308
  4040bc:	mov	w2, #0x2                   	// #2
  4040c0:	str	w2, [x1, x0, lsl #2]
  4040c4:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4040c8:	add	x0, x0, #0x338
  4040cc:	ldr	x0, [x0]
  4040d0:	add	x2, x0, #0x1
  4040d4:	adrp	x1, 41b000 <ferror@plt+0x19010>
  4040d8:	add	x1, x1, #0x338
  4040dc:	str	x2, [x1]
  4040e0:	adrp	x1, 41b000 <ferror@plt+0x19010>
  4040e4:	add	x1, x1, #0x308
  4040e8:	str	wzr, [x1, x0, lsl #2]
  4040ec:	ldr	w0, [sp, #88]
  4040f0:	cmp	w0, #0x0
  4040f4:	b.eq	404124 <ferror@plt+0x2134>  // b.none
  4040f8:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4040fc:	add	x0, x0, #0x338
  404100:	ldr	x0, [x0]
  404104:	add	x2, x0, #0x1
  404108:	adrp	x1, 41b000 <ferror@plt+0x19010>
  40410c:	add	x1, x1, #0x338
  404110:	str	x2, [x1]
  404114:	adrp	x1, 41b000 <ferror@plt+0x19010>
  404118:	add	x1, x1, #0x308
  40411c:	mov	w2, #0x3                   	// #3
  404120:	str	w2, [x1, x0, lsl #2]
  404124:	adrp	x0, 41b000 <ferror@plt+0x19010>
  404128:	add	x0, x0, #0x338
  40412c:	ldr	x0, [x0]
  404130:	add	x2, x0, #0x1
  404134:	adrp	x1, 41b000 <ferror@plt+0x19010>
  404138:	add	x1, x1, #0x338
  40413c:	str	x2, [x1]
  404140:	adrp	x1, 41b000 <ferror@plt+0x19010>
  404144:	add	x1, x1, #0x308
  404148:	mov	w2, #0x4                   	// #4
  40414c:	str	w2, [x1, x0, lsl #2]
  404150:	adrp	x0, 41b000 <ferror@plt+0x19010>
  404154:	add	x0, x0, #0x338
  404158:	ldr	x0, [x0]
  40415c:	add	x2, x0, #0x1
  404160:	adrp	x1, 41b000 <ferror@plt+0x19010>
  404164:	add	x1, x1, #0x338
  404168:	str	x2, [x1]
  40416c:	adrp	x1, 41b000 <ferror@plt+0x19010>
  404170:	add	x1, x1, #0x308
  404174:	mov	w2, #0x5                   	// #5
  404178:	str	w2, [x1, x0, lsl #2]
  40417c:	ldr	x0, [sp, #80]
  404180:	cmp	x0, #0x0
  404184:	b.eq	4041bc <ferror@plt+0x21cc>  // b.none
  404188:	adrp	x0, 402000 <ferror@plt+0x10>
  40418c:	add	x4, x0, #0x780
  404190:	adrp	x0, 41b000 <ferror@plt+0x19010>
  404194:	add	x3, x0, #0x338
  404198:	mov	x2, #0xc                   	// #12
  40419c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4041a0:	add	x1, x0, #0x308
  4041a4:	ldr	x0, [sp, #80]
  4041a8:	bl	406008 <ferror@plt+0x4018>
  4041ac:	cmp	w0, #0x0
  4041b0:	b.ge	4041bc <ferror@plt+0x21cc>  // b.tcont
  4041b4:	mov	w0, #0x1                   	// #1
  4041b8:	b	4042f8 <ferror@plt+0x2308>
  4041bc:	add	x0, sp, #0x38
  4041c0:	bl	403430 <ferror@plt+0x1440>
  4041c4:	ldr	w0, [sp, #44]
  4041c8:	cmp	w0, #0x0
  4041cc:	b.ne	404228 <ferror@plt+0x2238>  // b.any
  4041d0:	add	x0, sp, #0x38
  4041d4:	mov	x1, #0x0                   	// #0
  4041d8:	bl	4035c0 <ferror@plt+0x15d0>
  4041dc:	mov	w1, w0
  4041e0:	ldr	w0, [sp, #76]
  4041e4:	orr	w0, w0, w1
  4041e8:	str	w0, [sp, #76]
  4041ec:	b	404234 <ferror@plt+0x2244>
  4041f0:	ldr	x0, [sp, #32]
  4041f4:	ldr	x1, [x0]
  4041f8:	add	x0, sp, #0x38
  4041fc:	bl	4035c0 <ferror@plt+0x15d0>
  404200:	mov	w1, w0
  404204:	ldr	w0, [sp, #76]
  404208:	orr	w0, w0, w1
  40420c:	str	w0, [sp, #76]
  404210:	ldr	w0, [sp, #44]
  404214:	sub	w0, w0, #0x1
  404218:	str	w0, [sp, #44]
  40421c:	ldr	x0, [sp, #32]
  404220:	add	x0, x0, #0x8
  404224:	str	x0, [sp, #32]
  404228:	ldr	w0, [sp, #44]
  40422c:	cmp	w0, #0x0
  404230:	b.ne	4041f0 <ferror@plt+0x2200>  // b.any
  404234:	add	x0, sp, #0x38
  404238:	bl	4036bc <ferror@plt+0x16cc>
  40423c:	b	4042e8 <ferror@plt+0x22f8>
  404240:	bl	402aec <ferror@plt+0xafc>
  404244:	str	w0, [sp, #76]
  404248:	b	4042e8 <ferror@plt+0x22f8>
  40424c:	bl	4038f0 <ferror@plt+0x1900>
  404250:	ldr	x0, [sp, #32]
  404254:	ldr	x0, [x0]
  404258:	mov	x1, x0
  40425c:	mov	w0, #0x1                   	// #1
  404260:	bl	4036ec <ferror@plt+0x16fc>
  404264:	mov	w1, w0
  404268:	ldr	w0, [sp, #76]
  40426c:	orr	w0, w0, w1
  404270:	str	w0, [sp, #76]
  404274:	ldr	w0, [sp, #44]
  404278:	sub	w0, w0, #0x1
  40427c:	str	w0, [sp, #44]
  404280:	ldr	x0, [sp, #32]
  404284:	add	x0, x0, #0x8
  404288:	str	x0, [sp, #32]
  40428c:	ldr	w0, [sp, #44]
  404290:	cmp	w0, #0x0
  404294:	b.ne	404250 <ferror@plt+0x2260>  // b.any
  404298:	b	4042e8 <ferror@plt+0x22f8>
  40429c:	ldr	x0, [sp, #32]
  4042a0:	ldr	x0, [x0]
  4042a4:	mov	x1, x0
  4042a8:	mov	w0, #0x0                   	// #0
  4042ac:	bl	4036ec <ferror@plt+0x16fc>
  4042b0:	mov	w1, w0
  4042b4:	ldr	w0, [sp, #76]
  4042b8:	orr	w0, w0, w1
  4042bc:	str	w0, [sp, #76]
  4042c0:	ldr	x0, [sp, #32]
  4042c4:	add	x0, x0, #0x8
  4042c8:	str	x0, [sp, #32]
  4042cc:	ldr	w0, [sp, #44]
  4042d0:	sub	w0, w0, #0x1
  4042d4:	str	w0, [sp, #44]
  4042d8:	ldr	w0, [sp, #44]
  4042dc:	cmp	w0, #0x0
  4042e0:	b.ne	40429c <ferror@plt+0x22ac>  // b.any
  4042e4:	nop
  4042e8:	ldr	w0, [sp, #76]
  4042ec:	cmp	w0, #0x0
  4042f0:	cset	w0, ne  // ne = any
  4042f4:	and	w0, w0, #0xff
  4042f8:	ldr	x19, [sp, #16]
  4042fc:	ldp	x29, x30, [sp], #96
  404300:	ret
  404304:	sub	sp, sp, #0x10
  404308:	str	w0, [sp, #12]
  40430c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  404310:	add	x0, x0, #0x2c0
  404314:	ldr	w1, [sp, #12]
  404318:	str	w1, [x0]
  40431c:	nop
  404320:	add	sp, sp, #0x10
  404324:	ret
  404328:	sub	sp, sp, #0x10
  40432c:	str	x0, [sp, #8]
  404330:	str	w1, [sp, #4]
  404334:	str	w2, [sp]
  404338:	b	404388 <ferror@plt+0x2398>
  40433c:	ldr	x0, [sp, #8]
  404340:	ldr	x1, [x0]
  404344:	ldrsw	x0, [sp, #4]
  404348:	mov	x2, #0x0                   	// #0
  40434c:	umulh	x0, x1, x0
  404350:	cmp	x0, #0x0
  404354:	b.eq	40435c <ferror@plt+0x236c>  // b.none
  404358:	mov	x2, #0x1                   	// #1
  40435c:	mov	x0, x2
  404360:	cmp	x0, #0x0
  404364:	b.eq	404370 <ferror@plt+0x2380>  // b.none
  404368:	mov	w0, #0xffffffde            	// #-34
  40436c:	b	4043a0 <ferror@plt+0x23b0>
  404370:	ldr	x0, [sp, #8]
  404374:	ldr	x1, [x0]
  404378:	ldrsw	x0, [sp, #4]
  40437c:	mul	x1, x1, x0
  404380:	ldr	x0, [sp, #8]
  404384:	str	x1, [x0]
  404388:	ldr	w0, [sp]
  40438c:	sub	w1, w0, #0x1
  404390:	str	w1, [sp]
  404394:	cmp	w0, #0x0
  404398:	b.ne	40433c <ferror@plt+0x234c>  // b.any
  40439c:	mov	w0, #0x0                   	// #0
  4043a0:	add	sp, sp, #0x10
  4043a4:	ret
  4043a8:	stp	x29, x30, [sp, #-192]!
  4043ac:	mov	x29, sp
  4043b0:	str	x0, [sp, #40]
  4043b4:	str	x1, [sp, #32]
  4043b8:	str	x2, [sp, #24]
  4043bc:	str	xzr, [sp, #176]
  4043c0:	mov	w0, #0x400                 	// #1024
  4043c4:	str	w0, [sp, #172]
  4043c8:	str	wzr, [sp, #168]
  4043cc:	str	wzr, [sp, #164]
  4043d0:	str	wzr, [sp, #160]
  4043d4:	ldr	x0, [sp, #32]
  4043d8:	str	xzr, [x0]
  4043dc:	ldr	x0, [sp, #40]
  4043e0:	cmp	x0, #0x0
  4043e4:	b.eq	4043f8 <ferror@plt+0x2408>  // b.none
  4043e8:	ldr	x0, [sp, #40]
  4043ec:	ldrsb	w0, [x0]
  4043f0:	cmp	w0, #0x0
  4043f4:	b.ne	404404 <ferror@plt+0x2414>  // b.any
  4043f8:	mov	w0, #0xffffffea            	// #-22
  4043fc:	str	w0, [sp, #168]
  404400:	b	4049ec <ferror@plt+0x29fc>
  404404:	ldr	x0, [sp, #40]
  404408:	str	x0, [sp, #184]
  40440c:	b	40441c <ferror@plt+0x242c>
  404410:	ldr	x0, [sp, #184]
  404414:	add	x0, x0, #0x1
  404418:	str	x0, [sp, #184]
  40441c:	bl	401e60 <__ctype_b_loc@plt>
  404420:	ldr	x1, [x0]
  404424:	ldr	x0, [sp, #184]
  404428:	ldrsb	w0, [x0]
  40442c:	and	w0, w0, #0xff
  404430:	and	x0, x0, #0xff
  404434:	lsl	x0, x0, #1
  404438:	add	x0, x1, x0
  40443c:	ldrh	w0, [x0]
  404440:	and	w0, w0, #0x2000
  404444:	cmp	w0, #0x0
  404448:	b.ne	404410 <ferror@plt+0x2420>  // b.any
  40444c:	ldr	x0, [sp, #184]
  404450:	ldrsb	w0, [x0]
  404454:	cmp	w0, #0x2d
  404458:	b.ne	404468 <ferror@plt+0x2478>  // b.any
  40445c:	mov	w0, #0xffffffea            	// #-22
  404460:	str	w0, [sp, #168]
  404464:	b	4049ec <ferror@plt+0x29fc>
  404468:	bl	401f80 <__errno_location@plt>
  40446c:	str	wzr, [x0]
  404470:	str	xzr, [sp, #72]
  404474:	add	x0, sp, #0x48
  404478:	mov	w2, #0x0                   	// #0
  40447c:	mov	x1, x0
  404480:	ldr	x0, [sp, #40]
  404484:	bl	401dd0 <strtoumax@plt>
  404488:	str	x0, [sp, #64]
  40448c:	ldr	x0, [sp, #72]
  404490:	ldr	x1, [sp, #40]
  404494:	cmp	x1, x0
  404498:	b.eq	4044c4 <ferror@plt+0x24d4>  // b.none
  40449c:	bl	401f80 <__errno_location@plt>
  4044a0:	ldr	w0, [x0]
  4044a4:	cmp	w0, #0x0
  4044a8:	b.eq	4044f0 <ferror@plt+0x2500>  // b.none
  4044ac:	ldr	x0, [sp, #64]
  4044b0:	cmn	x0, #0x1
  4044b4:	b.eq	4044c4 <ferror@plt+0x24d4>  // b.none
  4044b8:	ldr	x0, [sp, #64]
  4044bc:	cmp	x0, #0x0
  4044c0:	b.ne	4044f0 <ferror@plt+0x2500>  // b.any
  4044c4:	bl	401f80 <__errno_location@plt>
  4044c8:	ldr	w0, [x0]
  4044cc:	cmp	w0, #0x0
  4044d0:	b.eq	4044e4 <ferror@plt+0x24f4>  // b.none
  4044d4:	bl	401f80 <__errno_location@plt>
  4044d8:	ldr	w0, [x0]
  4044dc:	neg	w0, w0
  4044e0:	b	4044e8 <ferror@plt+0x24f8>
  4044e4:	mov	w0, #0xffffffea            	// #-22
  4044e8:	str	w0, [sp, #168]
  4044ec:	b	4049ec <ferror@plt+0x29fc>
  4044f0:	ldr	x0, [sp, #72]
  4044f4:	cmp	x0, #0x0
  4044f8:	b.eq	4049d4 <ferror@plt+0x29e4>  // b.none
  4044fc:	ldr	x0, [sp, #72]
  404500:	ldrsb	w0, [x0]
  404504:	cmp	w0, #0x0
  404508:	b.eq	4049d4 <ferror@plt+0x29e4>  // b.none
  40450c:	ldr	x0, [sp, #72]
  404510:	str	x0, [sp, #184]
  404514:	ldr	x0, [sp, #184]
  404518:	add	x0, x0, #0x1
  40451c:	ldrsb	w0, [x0]
  404520:	cmp	w0, #0x69
  404524:	b.ne	404570 <ferror@plt+0x2580>  // b.any
  404528:	ldr	x0, [sp, #184]
  40452c:	add	x0, x0, #0x2
  404530:	ldrsb	w0, [x0]
  404534:	cmp	w0, #0x42
  404538:	b.eq	404550 <ferror@plt+0x2560>  // b.none
  40453c:	ldr	x0, [sp, #184]
  404540:	add	x0, x0, #0x2
  404544:	ldrsb	w0, [x0]
  404548:	cmp	w0, #0x62
  40454c:	b.ne	404570 <ferror@plt+0x2580>  // b.any
  404550:	ldr	x0, [sp, #184]
  404554:	add	x0, x0, #0x3
  404558:	ldrsb	w0, [x0]
  40455c:	cmp	w0, #0x0
  404560:	b.ne	404570 <ferror@plt+0x2580>  // b.any
  404564:	mov	w0, #0x400                 	// #1024
  404568:	str	w0, [sp, #172]
  40456c:	b	4047a8 <ferror@plt+0x27b8>
  404570:	ldr	x0, [sp, #184]
  404574:	add	x0, x0, #0x1
  404578:	ldrsb	w0, [x0]
  40457c:	cmp	w0, #0x42
  404580:	b.eq	404598 <ferror@plt+0x25a8>  // b.none
  404584:	ldr	x0, [sp, #184]
  404588:	add	x0, x0, #0x1
  40458c:	ldrsb	w0, [x0]
  404590:	cmp	w0, #0x62
  404594:	b.ne	4045b8 <ferror@plt+0x25c8>  // b.any
  404598:	ldr	x0, [sp, #184]
  40459c:	add	x0, x0, #0x2
  4045a0:	ldrsb	w0, [x0]
  4045a4:	cmp	w0, #0x0
  4045a8:	b.ne	4045b8 <ferror@plt+0x25c8>  // b.any
  4045ac:	mov	w0, #0x3e8                 	// #1000
  4045b0:	str	w0, [sp, #172]
  4045b4:	b	4047a8 <ferror@plt+0x27b8>
  4045b8:	ldr	x0, [sp, #184]
  4045bc:	add	x0, x0, #0x1
  4045c0:	ldrsb	w0, [x0]
  4045c4:	cmp	w0, #0x0
  4045c8:	b.eq	4047a8 <ferror@plt+0x27b8>  // b.none
  4045cc:	bl	401c60 <localeconv@plt>
  4045d0:	str	x0, [sp, #128]
  4045d4:	ldr	x0, [sp, #128]
  4045d8:	cmp	x0, #0x0
  4045dc:	b.eq	4045ec <ferror@plt+0x25fc>  // b.none
  4045e0:	ldr	x0, [sp, #128]
  4045e4:	ldr	x0, [x0]
  4045e8:	b	4045f0 <ferror@plt+0x2600>
  4045ec:	mov	x0, #0x0                   	// #0
  4045f0:	str	x0, [sp, #120]
  4045f4:	ldr	x0, [sp, #120]
  4045f8:	cmp	x0, #0x0
  4045fc:	b.eq	40460c <ferror@plt+0x261c>  // b.none
  404600:	ldr	x0, [sp, #120]
  404604:	bl	401b30 <strlen@plt>
  404608:	b	404610 <ferror@plt+0x2620>
  40460c:	mov	x0, #0x0                   	// #0
  404610:	str	x0, [sp, #112]
  404614:	ldr	x0, [sp, #176]
  404618:	cmp	x0, #0x0
  40461c:	b.ne	40479c <ferror@plt+0x27ac>  // b.any
  404620:	ldr	x0, [sp, #184]
  404624:	ldrsb	w0, [x0]
  404628:	cmp	w0, #0x0
  40462c:	b.eq	40479c <ferror@plt+0x27ac>  // b.none
  404630:	ldr	x0, [sp, #120]
  404634:	cmp	x0, #0x0
  404638:	b.eq	40479c <ferror@plt+0x27ac>  // b.none
  40463c:	ldr	x2, [sp, #112]
  404640:	ldr	x1, [sp, #184]
  404644:	ldr	x0, [sp, #120]
  404648:	bl	401ce0 <strncmp@plt>
  40464c:	cmp	w0, #0x0
  404650:	b.ne	40479c <ferror@plt+0x27ac>  // b.any
  404654:	ldr	x1, [sp, #184]
  404658:	ldr	x0, [sp, #112]
  40465c:	add	x0, x1, x0
  404660:	str	x0, [sp, #104]
  404664:	ldr	x0, [sp, #104]
  404668:	str	x0, [sp, #184]
  40466c:	b	404688 <ferror@plt+0x2698>
  404670:	ldr	w0, [sp, #160]
  404674:	add	w0, w0, #0x1
  404678:	str	w0, [sp, #160]
  40467c:	ldr	x0, [sp, #184]
  404680:	add	x0, x0, #0x1
  404684:	str	x0, [sp, #184]
  404688:	ldr	x0, [sp, #184]
  40468c:	ldrsb	w0, [x0]
  404690:	cmp	w0, #0x30
  404694:	b.eq	404670 <ferror@plt+0x2680>  // b.none
  404698:	ldr	x0, [sp, #184]
  40469c:	str	x0, [sp, #104]
  4046a0:	bl	401e60 <__ctype_b_loc@plt>
  4046a4:	ldr	x1, [x0]
  4046a8:	ldr	x0, [sp, #104]
  4046ac:	ldrsb	w0, [x0]
  4046b0:	sxtb	x0, w0
  4046b4:	lsl	x0, x0, #1
  4046b8:	add	x0, x1, x0
  4046bc:	ldrh	w0, [x0]
  4046c0:	and	w0, w0, #0x800
  4046c4:	cmp	w0, #0x0
  4046c8:	b.eq	404754 <ferror@plt+0x2764>  // b.none
  4046cc:	bl	401f80 <__errno_location@plt>
  4046d0:	str	wzr, [x0]
  4046d4:	str	xzr, [sp, #72]
  4046d8:	add	x0, sp, #0x48
  4046dc:	mov	w2, #0x0                   	// #0
  4046e0:	mov	x1, x0
  4046e4:	ldr	x0, [sp, #104]
  4046e8:	bl	401dd0 <strtoumax@plt>
  4046ec:	str	x0, [sp, #176]
  4046f0:	ldr	x0, [sp, #72]
  4046f4:	ldr	x1, [sp, #104]
  4046f8:	cmp	x1, x0
  4046fc:	b.eq	404728 <ferror@plt+0x2738>  // b.none
  404700:	bl	401f80 <__errno_location@plt>
  404704:	ldr	w0, [x0]
  404708:	cmp	w0, #0x0
  40470c:	b.eq	40475c <ferror@plt+0x276c>  // b.none
  404710:	ldr	x0, [sp, #176]
  404714:	cmn	x0, #0x1
  404718:	b.eq	404728 <ferror@plt+0x2738>  // b.none
  40471c:	ldr	x0, [sp, #176]
  404720:	cmp	x0, #0x0
  404724:	b.ne	40475c <ferror@plt+0x276c>  // b.any
  404728:	bl	401f80 <__errno_location@plt>
  40472c:	ldr	w0, [x0]
  404730:	cmp	w0, #0x0
  404734:	b.eq	404748 <ferror@plt+0x2758>  // b.none
  404738:	bl	401f80 <__errno_location@plt>
  40473c:	ldr	w0, [x0]
  404740:	neg	w0, w0
  404744:	b	40474c <ferror@plt+0x275c>
  404748:	mov	w0, #0xffffffea            	// #-22
  40474c:	str	w0, [sp, #168]
  404750:	b	4049ec <ferror@plt+0x29fc>
  404754:	ldr	x0, [sp, #184]
  404758:	str	x0, [sp, #72]
  40475c:	ldr	x0, [sp, #176]
  404760:	cmp	x0, #0x0
  404764:	b.eq	404790 <ferror@plt+0x27a0>  // b.none
  404768:	ldr	x0, [sp, #72]
  40476c:	cmp	x0, #0x0
  404770:	b.eq	404784 <ferror@plt+0x2794>  // b.none
  404774:	ldr	x0, [sp, #72]
  404778:	ldrsb	w0, [x0]
  40477c:	cmp	w0, #0x0
  404780:	b.ne	404790 <ferror@plt+0x27a0>  // b.any
  404784:	mov	w0, #0xffffffea            	// #-22
  404788:	str	w0, [sp, #168]
  40478c:	b	4049ec <ferror@plt+0x29fc>
  404790:	ldr	x0, [sp, #72]
  404794:	str	x0, [sp, #184]
  404798:	b	404514 <ferror@plt+0x2524>
  40479c:	mov	w0, #0xffffffea            	// #-22
  4047a0:	str	w0, [sp, #168]
  4047a4:	b	4049ec <ferror@plt+0x29fc>
  4047a8:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4047ac:	add	x0, x0, #0x2c8
  4047b0:	ldr	x2, [x0]
  4047b4:	ldr	x0, [sp, #184]
  4047b8:	ldrsb	w0, [x0]
  4047bc:	mov	w1, w0
  4047c0:	mov	x0, x2
  4047c4:	bl	401ee0 <strchr@plt>
  4047c8:	str	x0, [sp, #96]
  4047cc:	ldr	x0, [sp, #96]
  4047d0:	cmp	x0, #0x0
  4047d4:	b.eq	4047f8 <ferror@plt+0x2808>  // b.none
  4047d8:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4047dc:	add	x0, x0, #0x2c8
  4047e0:	ldr	x0, [x0]
  4047e4:	ldr	x1, [sp, #96]
  4047e8:	sub	x0, x1, x0
  4047ec:	add	w0, w0, #0x1
  4047f0:	str	w0, [sp, #164]
  4047f4:	b	404854 <ferror@plt+0x2864>
  4047f8:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4047fc:	add	x0, x0, #0x2d0
  404800:	ldr	x2, [x0]
  404804:	ldr	x0, [sp, #184]
  404808:	ldrsb	w0, [x0]
  40480c:	mov	w1, w0
  404810:	mov	x0, x2
  404814:	bl	401ee0 <strchr@plt>
  404818:	str	x0, [sp, #96]
  40481c:	ldr	x0, [sp, #96]
  404820:	cmp	x0, #0x0
  404824:	b.eq	404848 <ferror@plt+0x2858>  // b.none
  404828:	adrp	x0, 41b000 <ferror@plt+0x19010>
  40482c:	add	x0, x0, #0x2d0
  404830:	ldr	x0, [x0]
  404834:	ldr	x1, [sp, #96]
  404838:	sub	x0, x1, x0
  40483c:	add	w0, w0, #0x1
  404840:	str	w0, [sp, #164]
  404844:	b	404854 <ferror@plt+0x2864>
  404848:	mov	w0, #0xffffffea            	// #-22
  40484c:	str	w0, [sp, #168]
  404850:	b	4049ec <ferror@plt+0x29fc>
  404854:	add	x0, sp, #0x40
  404858:	ldr	w2, [sp, #164]
  40485c:	ldr	w1, [sp, #172]
  404860:	bl	404328 <ferror@plt+0x2338>
  404864:	str	w0, [sp, #168]
  404868:	ldr	x0, [sp, #24]
  40486c:	cmp	x0, #0x0
  404870:	b.eq	404880 <ferror@plt+0x2890>  // b.none
  404874:	ldr	x0, [sp, #24]
  404878:	ldr	w1, [sp, #164]
  40487c:	str	w1, [x0]
  404880:	ldr	x0, [sp, #176]
  404884:	cmp	x0, #0x0
  404888:	b.eq	4049dc <ferror@plt+0x29ec>  // b.none
  40488c:	ldr	w0, [sp, #164]
  404890:	cmp	w0, #0x0
  404894:	b.eq	4049dc <ferror@plt+0x29ec>  // b.none
  404898:	mov	x0, #0xa                   	// #10
  40489c:	str	x0, [sp, #144]
  4048a0:	mov	x0, #0x1                   	// #1
  4048a4:	str	x0, [sp, #136]
  4048a8:	mov	x0, #0x1                   	// #1
  4048ac:	str	x0, [sp, #56]
  4048b0:	add	x0, sp, #0x38
  4048b4:	ldr	w2, [sp, #164]
  4048b8:	ldr	w1, [sp, #172]
  4048bc:	bl	404328 <ferror@plt+0x2338>
  4048c0:	b	4048dc <ferror@plt+0x28ec>
  4048c4:	ldr	x1, [sp, #144]
  4048c8:	mov	x0, x1
  4048cc:	lsl	x0, x0, #2
  4048d0:	add	x0, x0, x1
  4048d4:	lsl	x0, x0, #1
  4048d8:	str	x0, [sp, #144]
  4048dc:	ldr	x1, [sp, #144]
  4048e0:	ldr	x0, [sp, #176]
  4048e4:	cmp	x1, x0
  4048e8:	b.cc	4048c4 <ferror@plt+0x28d4>  // b.lo, b.ul, b.last
  4048ec:	str	wzr, [sp, #156]
  4048f0:	b	404918 <ferror@plt+0x2928>
  4048f4:	ldr	x1, [sp, #144]
  4048f8:	mov	x0, x1
  4048fc:	lsl	x0, x0, #2
  404900:	add	x0, x0, x1
  404904:	lsl	x0, x0, #1
  404908:	str	x0, [sp, #144]
  40490c:	ldr	w0, [sp, #156]
  404910:	add	w0, w0, #0x1
  404914:	str	w0, [sp, #156]
  404918:	ldr	w1, [sp, #156]
  40491c:	ldr	w0, [sp, #160]
  404920:	cmp	w1, w0
  404924:	b.lt	4048f4 <ferror@plt+0x2904>  // b.tstop
  404928:	ldr	x2, [sp, #176]
  40492c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404930:	movk	x0, #0xcccd
  404934:	umulh	x0, x2, x0
  404938:	lsr	x1, x0, #3
  40493c:	mov	x0, x1
  404940:	lsl	x0, x0, #2
  404944:	add	x0, x0, x1
  404948:	lsl	x0, x0, #1
  40494c:	sub	x1, x2, x0
  404950:	mov	w0, w1
  404954:	str	w0, [sp, #92]
  404958:	ldr	x1, [sp, #144]
  40495c:	ldr	x0, [sp, #136]
  404960:	udiv	x0, x1, x0
  404964:	str	x0, [sp, #80]
  404968:	ldr	x1, [sp, #176]
  40496c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404970:	movk	x0, #0xcccd
  404974:	umulh	x0, x1, x0
  404978:	lsr	x0, x0, #3
  40497c:	str	x0, [sp, #176]
  404980:	ldr	x1, [sp, #136]
  404984:	mov	x0, x1
  404988:	lsl	x0, x0, #2
  40498c:	add	x0, x0, x1
  404990:	lsl	x0, x0, #1
  404994:	str	x0, [sp, #136]
  404998:	ldr	w0, [sp, #92]
  40499c:	cmp	w0, #0x0
  4049a0:	b.eq	4049c4 <ferror@plt+0x29d4>  // b.none
  4049a4:	ldr	x1, [sp, #56]
  4049a8:	ldr	w0, [sp, #92]
  4049ac:	ldr	x2, [sp, #80]
  4049b0:	udiv	x0, x2, x0
  4049b4:	udiv	x1, x1, x0
  4049b8:	ldr	x0, [sp, #64]
  4049bc:	add	x0, x1, x0
  4049c0:	str	x0, [sp, #64]
  4049c4:	ldr	x0, [sp, #176]
  4049c8:	cmp	x0, #0x0
  4049cc:	b.ne	404928 <ferror@plt+0x2938>  // b.any
  4049d0:	b	4049e0 <ferror@plt+0x29f0>
  4049d4:	nop
  4049d8:	b	4049e0 <ferror@plt+0x29f0>
  4049dc:	nop
  4049e0:	ldr	x1, [sp, #64]
  4049e4:	ldr	x0, [sp, #32]
  4049e8:	str	x1, [x0]
  4049ec:	ldr	w0, [sp, #168]
  4049f0:	cmp	w0, #0x0
  4049f4:	b.ge	404a0c <ferror@plt+0x2a1c>  // b.tcont
  4049f8:	bl	401f80 <__errno_location@plt>
  4049fc:	mov	x1, x0
  404a00:	ldr	w0, [sp, #168]
  404a04:	neg	w0, w0
  404a08:	str	w0, [x1]
  404a0c:	ldr	w0, [sp, #168]
  404a10:	ldp	x29, x30, [sp], #192
  404a14:	ret
  404a18:	stp	x29, x30, [sp, #-32]!
  404a1c:	mov	x29, sp
  404a20:	str	x0, [sp, #24]
  404a24:	str	x1, [sp, #16]
  404a28:	mov	x2, #0x0                   	// #0
  404a2c:	ldr	x1, [sp, #16]
  404a30:	ldr	x0, [sp, #24]
  404a34:	bl	4043a8 <ferror@plt+0x23b8>
  404a38:	ldp	x29, x30, [sp], #32
  404a3c:	ret
  404a40:	stp	x29, x30, [sp, #-48]!
  404a44:	mov	x29, sp
  404a48:	str	x0, [sp, #24]
  404a4c:	str	x1, [sp, #16]
  404a50:	ldr	x0, [sp, #24]
  404a54:	str	x0, [sp, #40]
  404a58:	b	404a68 <ferror@plt+0x2a78>
  404a5c:	ldr	x0, [sp, #40]
  404a60:	add	x0, x0, #0x1
  404a64:	str	x0, [sp, #40]
  404a68:	ldr	x0, [sp, #40]
  404a6c:	cmp	x0, #0x0
  404a70:	b.eq	404ab4 <ferror@plt+0x2ac4>  // b.none
  404a74:	ldr	x0, [sp, #40]
  404a78:	ldrsb	w0, [x0]
  404a7c:	cmp	w0, #0x0
  404a80:	b.eq	404ab4 <ferror@plt+0x2ac4>  // b.none
  404a84:	bl	401e60 <__ctype_b_loc@plt>
  404a88:	ldr	x1, [x0]
  404a8c:	ldr	x0, [sp, #40]
  404a90:	ldrsb	w0, [x0]
  404a94:	and	w0, w0, #0xff
  404a98:	and	x0, x0, #0xff
  404a9c:	lsl	x0, x0, #1
  404aa0:	add	x0, x1, x0
  404aa4:	ldrh	w0, [x0]
  404aa8:	and	w0, w0, #0x800
  404aac:	cmp	w0, #0x0
  404ab0:	b.ne	404a5c <ferror@plt+0x2a6c>  // b.any
  404ab4:	ldr	x0, [sp, #16]
  404ab8:	cmp	x0, #0x0
  404abc:	b.eq	404acc <ferror@plt+0x2adc>  // b.none
  404ac0:	ldr	x0, [sp, #16]
  404ac4:	ldr	x1, [sp, #40]
  404ac8:	str	x1, [x0]
  404acc:	ldr	x0, [sp, #40]
  404ad0:	cmp	x0, #0x0
  404ad4:	b.eq	404b00 <ferror@plt+0x2b10>  // b.none
  404ad8:	ldr	x1, [sp, #40]
  404adc:	ldr	x0, [sp, #24]
  404ae0:	cmp	x1, x0
  404ae4:	b.ls	404b00 <ferror@plt+0x2b10>  // b.plast
  404ae8:	ldr	x0, [sp, #40]
  404aec:	ldrsb	w0, [x0]
  404af0:	cmp	w0, #0x0
  404af4:	b.ne	404b00 <ferror@plt+0x2b10>  // b.any
  404af8:	mov	w0, #0x1                   	// #1
  404afc:	b	404b04 <ferror@plt+0x2b14>
  404b00:	mov	w0, #0x0                   	// #0
  404b04:	ldp	x29, x30, [sp], #48
  404b08:	ret
  404b0c:	stp	x29, x30, [sp, #-48]!
  404b10:	mov	x29, sp
  404b14:	str	x0, [sp, #24]
  404b18:	str	x1, [sp, #16]
  404b1c:	ldr	x0, [sp, #24]
  404b20:	str	x0, [sp, #40]
  404b24:	b	404b34 <ferror@plt+0x2b44>
  404b28:	ldr	x0, [sp, #40]
  404b2c:	add	x0, x0, #0x1
  404b30:	str	x0, [sp, #40]
  404b34:	ldr	x0, [sp, #40]
  404b38:	cmp	x0, #0x0
  404b3c:	b.eq	404b80 <ferror@plt+0x2b90>  // b.none
  404b40:	ldr	x0, [sp, #40]
  404b44:	ldrsb	w0, [x0]
  404b48:	cmp	w0, #0x0
  404b4c:	b.eq	404b80 <ferror@plt+0x2b90>  // b.none
  404b50:	bl	401e60 <__ctype_b_loc@plt>
  404b54:	ldr	x1, [x0]
  404b58:	ldr	x0, [sp, #40]
  404b5c:	ldrsb	w0, [x0]
  404b60:	and	w0, w0, #0xff
  404b64:	and	x0, x0, #0xff
  404b68:	lsl	x0, x0, #1
  404b6c:	add	x0, x1, x0
  404b70:	ldrh	w0, [x0]
  404b74:	and	w0, w0, #0x1000
  404b78:	cmp	w0, #0x0
  404b7c:	b.ne	404b28 <ferror@plt+0x2b38>  // b.any
  404b80:	ldr	x0, [sp, #16]
  404b84:	cmp	x0, #0x0
  404b88:	b.eq	404b98 <ferror@plt+0x2ba8>  // b.none
  404b8c:	ldr	x0, [sp, #16]
  404b90:	ldr	x1, [sp, #40]
  404b94:	str	x1, [x0]
  404b98:	ldr	x0, [sp, #40]
  404b9c:	cmp	x0, #0x0
  404ba0:	b.eq	404bcc <ferror@plt+0x2bdc>  // b.none
  404ba4:	ldr	x1, [sp, #40]
  404ba8:	ldr	x0, [sp, #24]
  404bac:	cmp	x1, x0
  404bb0:	b.ls	404bcc <ferror@plt+0x2bdc>  // b.plast
  404bb4:	ldr	x0, [sp, #40]
  404bb8:	ldrsb	w0, [x0]
  404bbc:	cmp	w0, #0x0
  404bc0:	b.ne	404bcc <ferror@plt+0x2bdc>  // b.any
  404bc4:	mov	w0, #0x1                   	// #1
  404bc8:	b	404bd0 <ferror@plt+0x2be0>
  404bcc:	mov	w0, #0x0                   	// #0
  404bd0:	ldp	x29, x30, [sp], #48
  404bd4:	ret
  404bd8:	stp	x29, x30, [sp, #-256]!
  404bdc:	mov	x29, sp
  404be0:	str	x0, [sp, #24]
  404be4:	str	x1, [sp, #16]
  404be8:	str	x2, [sp, #208]
  404bec:	str	x3, [sp, #216]
  404bf0:	str	x4, [sp, #224]
  404bf4:	str	x5, [sp, #232]
  404bf8:	str	x6, [sp, #240]
  404bfc:	str	x7, [sp, #248]
  404c00:	str	q0, [sp, #80]
  404c04:	str	q1, [sp, #96]
  404c08:	str	q2, [sp, #112]
  404c0c:	str	q3, [sp, #128]
  404c10:	str	q4, [sp, #144]
  404c14:	str	q5, [sp, #160]
  404c18:	str	q6, [sp, #176]
  404c1c:	str	q7, [sp, #192]
  404c20:	add	x0, sp, #0x100
  404c24:	str	x0, [sp, #32]
  404c28:	add	x0, sp, #0x100
  404c2c:	str	x0, [sp, #40]
  404c30:	add	x0, sp, #0xd0
  404c34:	str	x0, [sp, #48]
  404c38:	mov	w0, #0xffffffd0            	// #-48
  404c3c:	str	w0, [sp, #56]
  404c40:	mov	w0, #0xffffff80            	// #-128
  404c44:	str	w0, [sp, #60]
  404c48:	ldr	w1, [sp, #56]
  404c4c:	ldr	x0, [sp, #32]
  404c50:	cmp	w1, #0x0
  404c54:	b.lt	404c68 <ferror@plt+0x2c78>  // b.tstop
  404c58:	add	x1, x0, #0xf
  404c5c:	and	x1, x1, #0xfffffffffffffff8
  404c60:	str	x1, [sp, #32]
  404c64:	b	404c98 <ferror@plt+0x2ca8>
  404c68:	add	w2, w1, #0x8
  404c6c:	str	w2, [sp, #56]
  404c70:	ldr	w2, [sp, #56]
  404c74:	cmp	w2, #0x0
  404c78:	b.le	404c8c <ferror@plt+0x2c9c>
  404c7c:	add	x1, x0, #0xf
  404c80:	and	x1, x1, #0xfffffffffffffff8
  404c84:	str	x1, [sp, #32]
  404c88:	b	404c98 <ferror@plt+0x2ca8>
  404c8c:	ldr	x2, [sp, #40]
  404c90:	sxtw	x0, w1
  404c94:	add	x0, x2, x0
  404c98:	ldr	x0, [x0]
  404c9c:	str	x0, [sp, #72]
  404ca0:	ldr	x0, [sp, #72]
  404ca4:	cmp	x0, #0x0
  404ca8:	b.eq	404d48 <ferror@plt+0x2d58>  // b.none
  404cac:	ldr	w1, [sp, #56]
  404cb0:	ldr	x0, [sp, #32]
  404cb4:	cmp	w1, #0x0
  404cb8:	b.lt	404ccc <ferror@plt+0x2cdc>  // b.tstop
  404cbc:	add	x1, x0, #0xf
  404cc0:	and	x1, x1, #0xfffffffffffffff8
  404cc4:	str	x1, [sp, #32]
  404cc8:	b	404cfc <ferror@plt+0x2d0c>
  404ccc:	add	w2, w1, #0x8
  404cd0:	str	w2, [sp, #56]
  404cd4:	ldr	w2, [sp, #56]
  404cd8:	cmp	w2, #0x0
  404cdc:	b.le	404cf0 <ferror@plt+0x2d00>
  404ce0:	add	x1, x0, #0xf
  404ce4:	and	x1, x1, #0xfffffffffffffff8
  404ce8:	str	x1, [sp, #32]
  404cec:	b	404cfc <ferror@plt+0x2d0c>
  404cf0:	ldr	x2, [sp, #40]
  404cf4:	sxtw	x0, w1
  404cf8:	add	x0, x2, x0
  404cfc:	ldr	x0, [x0]
  404d00:	str	x0, [sp, #64]
  404d04:	ldr	x0, [sp, #64]
  404d08:	cmp	x0, #0x0
  404d0c:	b.eq	404d50 <ferror@plt+0x2d60>  // b.none
  404d10:	ldr	x1, [sp, #72]
  404d14:	ldr	x0, [sp, #24]
  404d18:	bl	401e40 <strcmp@plt>
  404d1c:	cmp	w0, #0x0
  404d20:	b.ne	404d2c <ferror@plt+0x2d3c>  // b.any
  404d24:	mov	w0, #0x1                   	// #1
  404d28:	b	404d78 <ferror@plt+0x2d88>
  404d2c:	ldr	x1, [sp, #64]
  404d30:	ldr	x0, [sp, #24]
  404d34:	bl	401e40 <strcmp@plt>
  404d38:	cmp	w0, #0x0
  404d3c:	b.ne	404c48 <ferror@plt+0x2c58>  // b.any
  404d40:	mov	w0, #0x0                   	// #0
  404d44:	b	404d78 <ferror@plt+0x2d88>
  404d48:	nop
  404d4c:	b	404d54 <ferror@plt+0x2d64>
  404d50:	nop
  404d54:	adrp	x0, 41b000 <ferror@plt+0x19010>
  404d58:	add	x0, x0, #0x2c0
  404d5c:	ldr	w4, [x0]
  404d60:	ldr	x3, [sp, #24]
  404d64:	ldr	x2, [sp, #16]
  404d68:	adrp	x0, 409000 <ferror@plt+0x7010>
  404d6c:	add	x1, x0, #0x88
  404d70:	mov	w0, w4
  404d74:	bl	401f40 <errx@plt>
  404d78:	ldp	x29, x30, [sp], #256
  404d7c:	ret
  404d80:	sub	sp, sp, #0x20
  404d84:	str	x0, [sp, #24]
  404d88:	str	x1, [sp, #16]
  404d8c:	str	w2, [sp, #12]
  404d90:	b	404dc0 <ferror@plt+0x2dd0>
  404d94:	ldr	x0, [sp, #24]
  404d98:	ldrsb	w1, [x0]
  404d9c:	ldr	w0, [sp, #12]
  404da0:	sxtb	w0, w0
  404da4:	cmp	w1, w0
  404da8:	b.ne	404db4 <ferror@plt+0x2dc4>  // b.any
  404dac:	ldr	x0, [sp, #24]
  404db0:	b	404de8 <ferror@plt+0x2df8>
  404db4:	ldr	x0, [sp, #24]
  404db8:	add	x0, x0, #0x1
  404dbc:	str	x0, [sp, #24]
  404dc0:	ldr	x0, [sp, #16]
  404dc4:	sub	x1, x0, #0x1
  404dc8:	str	x1, [sp, #16]
  404dcc:	cmp	x0, #0x0
  404dd0:	b.eq	404de4 <ferror@plt+0x2df4>  // b.none
  404dd4:	ldr	x0, [sp, #24]
  404dd8:	ldrsb	w0, [x0]
  404ddc:	cmp	w0, #0x0
  404de0:	b.ne	404d94 <ferror@plt+0x2da4>  // b.any
  404de4:	mov	x0, #0x0                   	// #0
  404de8:	add	sp, sp, #0x20
  404dec:	ret
  404df0:	stp	x29, x30, [sp, #-48]!
  404df4:	mov	x29, sp
  404df8:	str	x0, [sp, #24]
  404dfc:	str	x1, [sp, #16]
  404e00:	ldr	x1, [sp, #16]
  404e04:	ldr	x0, [sp, #24]
  404e08:	bl	404f44 <ferror@plt+0x2f54>
  404e0c:	str	w0, [sp, #44]
  404e10:	ldr	w0, [sp, #44]
  404e14:	cmn	w0, #0x8, lsl #12
  404e18:	b.lt	404e2c <ferror@plt+0x2e3c>  // b.tstop
  404e1c:	ldr	w1, [sp, #44]
  404e20:	mov	w0, #0x7fff                	// #32767
  404e24:	cmp	w1, w0
  404e28:	b.le	404e60 <ferror@plt+0x2e70>
  404e2c:	bl	401f80 <__errno_location@plt>
  404e30:	mov	x1, x0
  404e34:	mov	w0, #0x22                  	// #34
  404e38:	str	w0, [x1]
  404e3c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  404e40:	add	x0, x0, #0x2c0
  404e44:	ldr	w4, [x0]
  404e48:	ldr	x3, [sp, #24]
  404e4c:	ldr	x2, [sp, #16]
  404e50:	adrp	x0, 409000 <ferror@plt+0x7010>
  404e54:	add	x1, x0, #0x88
  404e58:	mov	w0, w4
  404e5c:	bl	401fd0 <err@plt>
  404e60:	ldr	w0, [sp, #44]
  404e64:	sxth	w0, w0
  404e68:	ldp	x29, x30, [sp], #48
  404e6c:	ret
  404e70:	stp	x29, x30, [sp, #-64]!
  404e74:	mov	x29, sp
  404e78:	str	x0, [sp, #40]
  404e7c:	str	x1, [sp, #32]
  404e80:	str	w2, [sp, #28]
  404e84:	ldr	w2, [sp, #28]
  404e88:	ldr	x1, [sp, #32]
  404e8c:	ldr	x0, [sp, #40]
  404e90:	bl	404fc4 <ferror@plt+0x2fd4>
  404e94:	str	w0, [sp, #60]
  404e98:	ldr	w1, [sp, #60]
  404e9c:	mov	w0, #0xffff                	// #65535
  404ea0:	cmp	w1, w0
  404ea4:	b.ls	404edc <ferror@plt+0x2eec>  // b.plast
  404ea8:	bl	401f80 <__errno_location@plt>
  404eac:	mov	x1, x0
  404eb0:	mov	w0, #0x22                  	// #34
  404eb4:	str	w0, [x1]
  404eb8:	adrp	x0, 41b000 <ferror@plt+0x19010>
  404ebc:	add	x0, x0, #0x2c0
  404ec0:	ldr	w4, [x0]
  404ec4:	ldr	x3, [sp, #40]
  404ec8:	ldr	x2, [sp, #32]
  404ecc:	adrp	x0, 409000 <ferror@plt+0x7010>
  404ed0:	add	x1, x0, #0x88
  404ed4:	mov	w0, w4
  404ed8:	bl	401fd0 <err@plt>
  404edc:	ldr	w0, [sp, #60]
  404ee0:	and	w0, w0, #0xffff
  404ee4:	ldp	x29, x30, [sp], #64
  404ee8:	ret
  404eec:	stp	x29, x30, [sp, #-32]!
  404ef0:	mov	x29, sp
  404ef4:	str	x0, [sp, #24]
  404ef8:	str	x1, [sp, #16]
  404efc:	mov	w2, #0xa                   	// #10
  404f00:	ldr	x1, [sp, #16]
  404f04:	ldr	x0, [sp, #24]
  404f08:	bl	404e70 <ferror@plt+0x2e80>
  404f0c:	and	w0, w0, #0xffff
  404f10:	ldp	x29, x30, [sp], #32
  404f14:	ret
  404f18:	stp	x29, x30, [sp, #-32]!
  404f1c:	mov	x29, sp
  404f20:	str	x0, [sp, #24]
  404f24:	str	x1, [sp, #16]
  404f28:	mov	w2, #0x10                  	// #16
  404f2c:	ldr	x1, [sp, #16]
  404f30:	ldr	x0, [sp, #24]
  404f34:	bl	404e70 <ferror@plt+0x2e80>
  404f38:	and	w0, w0, #0xffff
  404f3c:	ldp	x29, x30, [sp], #32
  404f40:	ret
  404f44:	stp	x29, x30, [sp, #-48]!
  404f48:	mov	x29, sp
  404f4c:	str	x0, [sp, #24]
  404f50:	str	x1, [sp, #16]
  404f54:	ldr	x1, [sp, #16]
  404f58:	ldr	x0, [sp, #24]
  404f5c:	bl	40508c <ferror@plt+0x309c>
  404f60:	str	x0, [sp, #40]
  404f64:	ldr	x1, [sp, #40]
  404f68:	mov	x0, #0xffffffff80000000    	// #-2147483648
  404f6c:	cmp	x1, x0
  404f70:	b.lt	404f84 <ferror@plt+0x2f94>  // b.tstop
  404f74:	ldr	x1, [sp, #40]
  404f78:	mov	x0, #0x7fffffff            	// #2147483647
  404f7c:	cmp	x1, x0
  404f80:	b.le	404fb8 <ferror@plt+0x2fc8>
  404f84:	bl	401f80 <__errno_location@plt>
  404f88:	mov	x1, x0
  404f8c:	mov	w0, #0x22                  	// #34
  404f90:	str	w0, [x1]
  404f94:	adrp	x0, 41b000 <ferror@plt+0x19010>
  404f98:	add	x0, x0, #0x2c0
  404f9c:	ldr	w4, [x0]
  404fa0:	ldr	x3, [sp, #24]
  404fa4:	ldr	x2, [sp, #16]
  404fa8:	adrp	x0, 409000 <ferror@plt+0x7010>
  404fac:	add	x1, x0, #0x88
  404fb0:	mov	w0, w4
  404fb4:	bl	401fd0 <err@plt>
  404fb8:	ldr	x0, [sp, #40]
  404fbc:	ldp	x29, x30, [sp], #48
  404fc0:	ret
  404fc4:	stp	x29, x30, [sp, #-64]!
  404fc8:	mov	x29, sp
  404fcc:	str	x0, [sp, #40]
  404fd0:	str	x1, [sp, #32]
  404fd4:	str	w2, [sp, #28]
  404fd8:	ldr	w2, [sp, #28]
  404fdc:	ldr	x1, [sp, #32]
  404fe0:	ldr	x0, [sp, #40]
  404fe4:	bl	40518c <ferror@plt+0x319c>
  404fe8:	str	x0, [sp, #56]
  404fec:	ldr	x1, [sp, #56]
  404ff0:	mov	x0, #0xffffffff            	// #4294967295
  404ff4:	cmp	x1, x0
  404ff8:	b.ls	405030 <ferror@plt+0x3040>  // b.plast
  404ffc:	bl	401f80 <__errno_location@plt>
  405000:	mov	x1, x0
  405004:	mov	w0, #0x22                  	// #34
  405008:	str	w0, [x1]
  40500c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  405010:	add	x0, x0, #0x2c0
  405014:	ldr	w4, [x0]
  405018:	ldr	x3, [sp, #40]
  40501c:	ldr	x2, [sp, #32]
  405020:	adrp	x0, 409000 <ferror@plt+0x7010>
  405024:	add	x1, x0, #0x88
  405028:	mov	w0, w4
  40502c:	bl	401fd0 <err@plt>
  405030:	ldr	x0, [sp, #56]
  405034:	ldp	x29, x30, [sp], #64
  405038:	ret
  40503c:	stp	x29, x30, [sp, #-32]!
  405040:	mov	x29, sp
  405044:	str	x0, [sp, #24]
  405048:	str	x1, [sp, #16]
  40504c:	mov	w2, #0xa                   	// #10
  405050:	ldr	x1, [sp, #16]
  405054:	ldr	x0, [sp, #24]
  405058:	bl	404fc4 <ferror@plt+0x2fd4>
  40505c:	ldp	x29, x30, [sp], #32
  405060:	ret
  405064:	stp	x29, x30, [sp, #-32]!
  405068:	mov	x29, sp
  40506c:	str	x0, [sp, #24]
  405070:	str	x1, [sp, #16]
  405074:	mov	w2, #0x10                  	// #16
  405078:	ldr	x1, [sp, #16]
  40507c:	ldr	x0, [sp, #24]
  405080:	bl	404fc4 <ferror@plt+0x2fd4>
  405084:	ldp	x29, x30, [sp], #32
  405088:	ret
  40508c:	stp	x29, x30, [sp, #-48]!
  405090:	mov	x29, sp
  405094:	str	x0, [sp, #24]
  405098:	str	x1, [sp, #16]
  40509c:	str	xzr, [sp, #32]
  4050a0:	bl	401f80 <__errno_location@plt>
  4050a4:	str	wzr, [x0]
  4050a8:	ldr	x0, [sp, #24]
  4050ac:	cmp	x0, #0x0
  4050b0:	b.eq	405120 <ferror@plt+0x3130>  // b.none
  4050b4:	ldr	x0, [sp, #24]
  4050b8:	ldrsb	w0, [x0]
  4050bc:	cmp	w0, #0x0
  4050c0:	b.eq	405120 <ferror@plt+0x3130>  // b.none
  4050c4:	add	x0, sp, #0x20
  4050c8:	mov	w2, #0xa                   	// #10
  4050cc:	mov	x1, x0
  4050d0:	ldr	x0, [sp, #24]
  4050d4:	bl	401b90 <strtoimax@plt>
  4050d8:	str	x0, [sp, #40]
  4050dc:	bl	401f80 <__errno_location@plt>
  4050e0:	ldr	w0, [x0]
  4050e4:	cmp	w0, #0x0
  4050e8:	b.ne	405128 <ferror@plt+0x3138>  // b.any
  4050ec:	ldr	x0, [sp, #32]
  4050f0:	ldr	x1, [sp, #24]
  4050f4:	cmp	x1, x0
  4050f8:	b.eq	405128 <ferror@plt+0x3138>  // b.none
  4050fc:	ldr	x0, [sp, #32]
  405100:	cmp	x0, #0x0
  405104:	b.eq	405118 <ferror@plt+0x3128>  // b.none
  405108:	ldr	x0, [sp, #32]
  40510c:	ldrsb	w0, [x0]
  405110:	cmp	w0, #0x0
  405114:	b.ne	405128 <ferror@plt+0x3138>  // b.any
  405118:	ldr	x0, [sp, #40]
  40511c:	b	405184 <ferror@plt+0x3194>
  405120:	nop
  405124:	b	40512c <ferror@plt+0x313c>
  405128:	nop
  40512c:	bl	401f80 <__errno_location@plt>
  405130:	ldr	w0, [x0]
  405134:	cmp	w0, #0x22
  405138:	b.ne	405160 <ferror@plt+0x3170>  // b.any
  40513c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  405140:	add	x0, x0, #0x2c0
  405144:	ldr	w4, [x0]
  405148:	ldr	x3, [sp, #24]
  40514c:	ldr	x2, [sp, #16]
  405150:	adrp	x0, 409000 <ferror@plt+0x7010>
  405154:	add	x1, x0, #0x88
  405158:	mov	w0, w4
  40515c:	bl	401fd0 <err@plt>
  405160:	adrp	x0, 41b000 <ferror@plt+0x19010>
  405164:	add	x0, x0, #0x2c0
  405168:	ldr	w4, [x0]
  40516c:	ldr	x3, [sp, #24]
  405170:	ldr	x2, [sp, #16]
  405174:	adrp	x0, 409000 <ferror@plt+0x7010>
  405178:	add	x1, x0, #0x88
  40517c:	mov	w0, w4
  405180:	bl	401f40 <errx@plt>
  405184:	ldp	x29, x30, [sp], #48
  405188:	ret
  40518c:	stp	x29, x30, [sp, #-64]!
  405190:	mov	x29, sp
  405194:	str	x0, [sp, #40]
  405198:	str	x1, [sp, #32]
  40519c:	str	w2, [sp, #28]
  4051a0:	str	xzr, [sp, #48]
  4051a4:	bl	401f80 <__errno_location@plt>
  4051a8:	str	wzr, [x0]
  4051ac:	ldr	x0, [sp, #40]
  4051b0:	cmp	x0, #0x0
  4051b4:	b.eq	405224 <ferror@plt+0x3234>  // b.none
  4051b8:	ldr	x0, [sp, #40]
  4051bc:	ldrsb	w0, [x0]
  4051c0:	cmp	w0, #0x0
  4051c4:	b.eq	405224 <ferror@plt+0x3234>  // b.none
  4051c8:	add	x0, sp, #0x30
  4051cc:	ldr	w2, [sp, #28]
  4051d0:	mov	x1, x0
  4051d4:	ldr	x0, [sp, #40]
  4051d8:	bl	401dd0 <strtoumax@plt>
  4051dc:	str	x0, [sp, #56]
  4051e0:	bl	401f80 <__errno_location@plt>
  4051e4:	ldr	w0, [x0]
  4051e8:	cmp	w0, #0x0
  4051ec:	b.ne	40522c <ferror@plt+0x323c>  // b.any
  4051f0:	ldr	x0, [sp, #48]
  4051f4:	ldr	x1, [sp, #40]
  4051f8:	cmp	x1, x0
  4051fc:	b.eq	40522c <ferror@plt+0x323c>  // b.none
  405200:	ldr	x0, [sp, #48]
  405204:	cmp	x0, #0x0
  405208:	b.eq	40521c <ferror@plt+0x322c>  // b.none
  40520c:	ldr	x0, [sp, #48]
  405210:	ldrsb	w0, [x0]
  405214:	cmp	w0, #0x0
  405218:	b.ne	40522c <ferror@plt+0x323c>  // b.any
  40521c:	ldr	x0, [sp, #56]
  405220:	b	405288 <ferror@plt+0x3298>
  405224:	nop
  405228:	b	405230 <ferror@plt+0x3240>
  40522c:	nop
  405230:	bl	401f80 <__errno_location@plt>
  405234:	ldr	w0, [x0]
  405238:	cmp	w0, #0x22
  40523c:	b.ne	405264 <ferror@plt+0x3274>  // b.any
  405240:	adrp	x0, 41b000 <ferror@plt+0x19010>
  405244:	add	x0, x0, #0x2c0
  405248:	ldr	w4, [x0]
  40524c:	ldr	x3, [sp, #40]
  405250:	ldr	x2, [sp, #32]
  405254:	adrp	x0, 409000 <ferror@plt+0x7010>
  405258:	add	x1, x0, #0x88
  40525c:	mov	w0, w4
  405260:	bl	401fd0 <err@plt>
  405264:	adrp	x0, 41b000 <ferror@plt+0x19010>
  405268:	add	x0, x0, #0x2c0
  40526c:	ldr	w4, [x0]
  405270:	ldr	x3, [sp, #40]
  405274:	ldr	x2, [sp, #32]
  405278:	adrp	x0, 409000 <ferror@plt+0x7010>
  40527c:	add	x1, x0, #0x88
  405280:	mov	w0, w4
  405284:	bl	401f40 <errx@plt>
  405288:	ldp	x29, x30, [sp], #64
  40528c:	ret
  405290:	stp	x29, x30, [sp, #-32]!
  405294:	mov	x29, sp
  405298:	str	x0, [sp, #24]
  40529c:	str	x1, [sp, #16]
  4052a0:	mov	w2, #0xa                   	// #10
  4052a4:	ldr	x1, [sp, #16]
  4052a8:	ldr	x0, [sp, #24]
  4052ac:	bl	40518c <ferror@plt+0x319c>
  4052b0:	ldp	x29, x30, [sp], #32
  4052b4:	ret
  4052b8:	stp	x29, x30, [sp, #-32]!
  4052bc:	mov	x29, sp
  4052c0:	str	x0, [sp, #24]
  4052c4:	str	x1, [sp, #16]
  4052c8:	mov	w2, #0x10                  	// #16
  4052cc:	ldr	x1, [sp, #16]
  4052d0:	ldr	x0, [sp, #24]
  4052d4:	bl	40518c <ferror@plt+0x319c>
  4052d8:	ldp	x29, x30, [sp], #32
  4052dc:	ret
  4052e0:	stp	x29, x30, [sp, #-48]!
  4052e4:	mov	x29, sp
  4052e8:	str	x0, [sp, #24]
  4052ec:	str	x1, [sp, #16]
  4052f0:	str	xzr, [sp, #32]
  4052f4:	bl	401f80 <__errno_location@plt>
  4052f8:	str	wzr, [x0]
  4052fc:	ldr	x0, [sp, #24]
  405300:	cmp	x0, #0x0
  405304:	b.eq	405370 <ferror@plt+0x3380>  // b.none
  405308:	ldr	x0, [sp, #24]
  40530c:	ldrsb	w0, [x0]
  405310:	cmp	w0, #0x0
  405314:	b.eq	405370 <ferror@plt+0x3380>  // b.none
  405318:	add	x0, sp, #0x20
  40531c:	mov	x1, x0
  405320:	ldr	x0, [sp, #24]
  405324:	bl	401bb0 <strtod@plt>
  405328:	str	d0, [sp, #40]
  40532c:	bl	401f80 <__errno_location@plt>
  405330:	ldr	w0, [x0]
  405334:	cmp	w0, #0x0
  405338:	b.ne	405378 <ferror@plt+0x3388>  // b.any
  40533c:	ldr	x0, [sp, #32]
  405340:	ldr	x1, [sp, #24]
  405344:	cmp	x1, x0
  405348:	b.eq	405378 <ferror@plt+0x3388>  // b.none
  40534c:	ldr	x0, [sp, #32]
  405350:	cmp	x0, #0x0
  405354:	b.eq	405368 <ferror@plt+0x3378>  // b.none
  405358:	ldr	x0, [sp, #32]
  40535c:	ldrsb	w0, [x0]
  405360:	cmp	w0, #0x0
  405364:	b.ne	405378 <ferror@plt+0x3388>  // b.any
  405368:	ldr	d0, [sp, #40]
  40536c:	b	4053d4 <ferror@plt+0x33e4>
  405370:	nop
  405374:	b	40537c <ferror@plt+0x338c>
  405378:	nop
  40537c:	bl	401f80 <__errno_location@plt>
  405380:	ldr	w0, [x0]
  405384:	cmp	w0, #0x22
  405388:	b.ne	4053b0 <ferror@plt+0x33c0>  // b.any
  40538c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  405390:	add	x0, x0, #0x2c0
  405394:	ldr	w4, [x0]
  405398:	ldr	x3, [sp, #24]
  40539c:	ldr	x2, [sp, #16]
  4053a0:	adrp	x0, 409000 <ferror@plt+0x7010>
  4053a4:	add	x1, x0, #0x88
  4053a8:	mov	w0, w4
  4053ac:	bl	401fd0 <err@plt>
  4053b0:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4053b4:	add	x0, x0, #0x2c0
  4053b8:	ldr	w4, [x0]
  4053bc:	ldr	x3, [sp, #24]
  4053c0:	ldr	x2, [sp, #16]
  4053c4:	adrp	x0, 409000 <ferror@plt+0x7010>
  4053c8:	add	x1, x0, #0x88
  4053cc:	mov	w0, w4
  4053d0:	bl	401f40 <errx@plt>
  4053d4:	ldp	x29, x30, [sp], #48
  4053d8:	ret
  4053dc:	stp	x29, x30, [sp, #-48]!
  4053e0:	mov	x29, sp
  4053e4:	str	x0, [sp, #24]
  4053e8:	str	x1, [sp, #16]
  4053ec:	str	xzr, [sp, #32]
  4053f0:	bl	401f80 <__errno_location@plt>
  4053f4:	str	wzr, [x0]
  4053f8:	ldr	x0, [sp, #24]
  4053fc:	cmp	x0, #0x0
  405400:	b.eq	405470 <ferror@plt+0x3480>  // b.none
  405404:	ldr	x0, [sp, #24]
  405408:	ldrsb	w0, [x0]
  40540c:	cmp	w0, #0x0
  405410:	b.eq	405470 <ferror@plt+0x3480>  // b.none
  405414:	add	x0, sp, #0x20
  405418:	mov	w2, #0xa                   	// #10
  40541c:	mov	x1, x0
  405420:	ldr	x0, [sp, #24]
  405424:	bl	401e70 <strtol@plt>
  405428:	str	x0, [sp, #40]
  40542c:	bl	401f80 <__errno_location@plt>
  405430:	ldr	w0, [x0]
  405434:	cmp	w0, #0x0
  405438:	b.ne	405478 <ferror@plt+0x3488>  // b.any
  40543c:	ldr	x0, [sp, #32]
  405440:	ldr	x1, [sp, #24]
  405444:	cmp	x1, x0
  405448:	b.eq	405478 <ferror@plt+0x3488>  // b.none
  40544c:	ldr	x0, [sp, #32]
  405450:	cmp	x0, #0x0
  405454:	b.eq	405468 <ferror@plt+0x3478>  // b.none
  405458:	ldr	x0, [sp, #32]
  40545c:	ldrsb	w0, [x0]
  405460:	cmp	w0, #0x0
  405464:	b.ne	405478 <ferror@plt+0x3488>  // b.any
  405468:	ldr	x0, [sp, #40]
  40546c:	b	4054d4 <ferror@plt+0x34e4>
  405470:	nop
  405474:	b	40547c <ferror@plt+0x348c>
  405478:	nop
  40547c:	bl	401f80 <__errno_location@plt>
  405480:	ldr	w0, [x0]
  405484:	cmp	w0, #0x22
  405488:	b.ne	4054b0 <ferror@plt+0x34c0>  // b.any
  40548c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  405490:	add	x0, x0, #0x2c0
  405494:	ldr	w4, [x0]
  405498:	ldr	x3, [sp, #24]
  40549c:	ldr	x2, [sp, #16]
  4054a0:	adrp	x0, 409000 <ferror@plt+0x7010>
  4054a4:	add	x1, x0, #0x88
  4054a8:	mov	w0, w4
  4054ac:	bl	401fd0 <err@plt>
  4054b0:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4054b4:	add	x0, x0, #0x2c0
  4054b8:	ldr	w4, [x0]
  4054bc:	ldr	x3, [sp, #24]
  4054c0:	ldr	x2, [sp, #16]
  4054c4:	adrp	x0, 409000 <ferror@plt+0x7010>
  4054c8:	add	x1, x0, #0x88
  4054cc:	mov	w0, w4
  4054d0:	bl	401f40 <errx@plt>
  4054d4:	ldp	x29, x30, [sp], #48
  4054d8:	ret
  4054dc:	stp	x29, x30, [sp, #-48]!
  4054e0:	mov	x29, sp
  4054e4:	str	x0, [sp, #24]
  4054e8:	str	x1, [sp, #16]
  4054ec:	str	xzr, [sp, #32]
  4054f0:	bl	401f80 <__errno_location@plt>
  4054f4:	str	wzr, [x0]
  4054f8:	ldr	x0, [sp, #24]
  4054fc:	cmp	x0, #0x0
  405500:	b.eq	405570 <ferror@plt+0x3580>  // b.none
  405504:	ldr	x0, [sp, #24]
  405508:	ldrsb	w0, [x0]
  40550c:	cmp	w0, #0x0
  405510:	b.eq	405570 <ferror@plt+0x3580>  // b.none
  405514:	add	x0, sp, #0x20
  405518:	mov	w2, #0xa                   	// #10
  40551c:	mov	x1, x0
  405520:	ldr	x0, [sp, #24]
  405524:	bl	401b20 <strtoul@plt>
  405528:	str	x0, [sp, #40]
  40552c:	bl	401f80 <__errno_location@plt>
  405530:	ldr	w0, [x0]
  405534:	cmp	w0, #0x0
  405538:	b.ne	405578 <ferror@plt+0x3588>  // b.any
  40553c:	ldr	x0, [sp, #32]
  405540:	ldr	x1, [sp, #24]
  405544:	cmp	x1, x0
  405548:	b.eq	405578 <ferror@plt+0x3588>  // b.none
  40554c:	ldr	x0, [sp, #32]
  405550:	cmp	x0, #0x0
  405554:	b.eq	405568 <ferror@plt+0x3578>  // b.none
  405558:	ldr	x0, [sp, #32]
  40555c:	ldrsb	w0, [x0]
  405560:	cmp	w0, #0x0
  405564:	b.ne	405578 <ferror@plt+0x3588>  // b.any
  405568:	ldr	x0, [sp, #40]
  40556c:	b	4055d4 <ferror@plt+0x35e4>
  405570:	nop
  405574:	b	40557c <ferror@plt+0x358c>
  405578:	nop
  40557c:	bl	401f80 <__errno_location@plt>
  405580:	ldr	w0, [x0]
  405584:	cmp	w0, #0x22
  405588:	b.ne	4055b0 <ferror@plt+0x35c0>  // b.any
  40558c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  405590:	add	x0, x0, #0x2c0
  405594:	ldr	w4, [x0]
  405598:	ldr	x3, [sp, #24]
  40559c:	ldr	x2, [sp, #16]
  4055a0:	adrp	x0, 409000 <ferror@plt+0x7010>
  4055a4:	add	x1, x0, #0x88
  4055a8:	mov	w0, w4
  4055ac:	bl	401fd0 <err@plt>
  4055b0:	adrp	x0, 41b000 <ferror@plt+0x19010>
  4055b4:	add	x0, x0, #0x2c0
  4055b8:	ldr	w4, [x0]
  4055bc:	ldr	x3, [sp, #24]
  4055c0:	ldr	x2, [sp, #16]
  4055c4:	adrp	x0, 409000 <ferror@plt+0x7010>
  4055c8:	add	x1, x0, #0x88
  4055cc:	mov	w0, w4
  4055d0:	bl	401f40 <errx@plt>
  4055d4:	ldp	x29, x30, [sp], #48
  4055d8:	ret
  4055dc:	stp	x29, x30, [sp, #-48]!
  4055e0:	mov	x29, sp
  4055e4:	str	x0, [sp, #24]
  4055e8:	str	x1, [sp, #16]
  4055ec:	add	x0, sp, #0x28
  4055f0:	mov	x1, x0
  4055f4:	ldr	x0, [sp, #24]
  4055f8:	bl	404a18 <ferror@plt+0x2a28>
  4055fc:	cmp	w0, #0x0
  405600:	b.ne	40560c <ferror@plt+0x361c>  // b.any
  405604:	ldr	x0, [sp, #40]
  405608:	b	405664 <ferror@plt+0x3674>
  40560c:	bl	401f80 <__errno_location@plt>
  405610:	ldr	w0, [x0]
  405614:	cmp	w0, #0x0
  405618:	b.eq	405640 <ferror@plt+0x3650>  // b.none
  40561c:	adrp	x0, 41b000 <ferror@plt+0x19010>
  405620:	add	x0, x0, #0x2c0
  405624:	ldr	w4, [x0]
  405628:	ldr	x3, [sp, #24]
  40562c:	ldr	x2, [sp, #16]
  405630:	adrp	x0, 409000 <ferror@plt+0x7010>
  405634:	add	x1, x0, #0x88
  405638:	mov	w0, w4
  40563c:	bl	401fd0 <err@plt>
  405640:	adrp	x0, 41b000 <ferror@plt+0x19010>
  405644:	add	x0, x0, #0x2c0
  405648:	ldr	w4, [x0]
  40564c:	ldr	x3, [sp, #24]
  405650:	ldr	x2, [sp, #16]
  405654:	adrp	x0, 409000 <ferror@plt+0x7010>
  405658:	add	x1, x0, #0x88
  40565c:	mov	w0, w4
  405660:	bl	401f40 <errx@plt>
  405664:	ldp	x29, x30, [sp], #48
  405668:	ret
  40566c:	stp	x29, x30, [sp, #-64]!
  405670:	mov	x29, sp
  405674:	str	x0, [sp, #40]
  405678:	str	x1, [sp, #32]
  40567c:	str	x2, [sp, #24]
  405680:	ldr	x1, [sp, #24]
  405684:	ldr	x0, [sp, #40]
  405688:	bl	4052e0 <ferror@plt+0x32f0>
  40568c:	str	d0, [sp, #56]
  405690:	ldr	d0, [sp, #56]
  405694:	fcvtzs	d0, d0
  405698:	ldr	x0, [sp, #32]
  40569c:	str	d0, [x0]
  4056a0:	ldr	x0, [sp, #32]
  4056a4:	ldr	d0, [x0]
  4056a8:	scvtf	d0, d0
  4056ac:	ldr	d1, [sp, #56]
  4056b0:	fsub	d0, d1, d0
  4056b4:	mov	x0, #0x848000000000        	// #145685290680320
  4056b8:	movk	x0, #0x412e, lsl #48
  4056bc:	fmov	d1, x0
  4056c0:	fmul	d0, d0, d1
  4056c4:	fcvtzs	d0, d0
  4056c8:	ldr	x0, [sp, #32]
  4056cc:	str	d0, [x0, #8]
  4056d0:	nop
  4056d4:	ldp	x29, x30, [sp], #64
  4056d8:	ret
  4056dc:	sub	sp, sp, #0x20
  4056e0:	str	w0, [sp, #12]
  4056e4:	str	x1, [sp]
  4056e8:	strh	wzr, [sp, #30]
  4056ec:	ldr	w0, [sp, #12]
  4056f0:	and	w0, w0, #0xf000
  4056f4:	cmp	w0, #0x4, lsl #12
  4056f8:	b.ne	405720 <ferror@plt+0x3730>  // b.any
  4056fc:	ldrh	w0, [sp, #30]
  405700:	add	w1, w0, #0x1
  405704:	strh	w1, [sp, #30]
  405708:	and	x0, x0, #0xffff
  40570c:	ldr	x1, [sp]
  405710:	add	x0, x1, x0
  405714:	mov	w1, #0x64                  	// #100
  405718:	strb	w1, [x0]
  40571c:	b	405854 <ferror@plt+0x3864>
  405720:	ldr	w0, [sp, #12]
  405724:	and	w0, w0, #0xf000
  405728:	cmp	w0, #0xa, lsl #12
  40572c:	b.ne	405754 <ferror@plt+0x3764>  // b.any
  405730:	ldrh	w0, [sp, #30]
  405734:	add	w1, w0, #0x1
  405738:	strh	w1, [sp, #30]
  40573c:	and	x0, x0, #0xffff
  405740:	ldr	x1, [sp]
  405744:	add	x0, x1, x0
  405748:	mov	w1, #0x6c                  	// #108
  40574c:	strb	w1, [x0]
  405750:	b	405854 <ferror@plt+0x3864>
  405754:	ldr	w0, [sp, #12]
  405758:	and	w0, w0, #0xf000
  40575c:	cmp	w0, #0x2, lsl #12
  405760:	b.ne	405788 <ferror@plt+0x3798>  // b.any
  405764:	ldrh	w0, [sp, #30]
  405768:	add	w1, w0, #0x1
  40576c:	strh	w1, [sp, #30]
  405770:	and	x0, x0, #0xffff
  405774:	ldr	x1, [sp]
  405778:	add	x0, x1, x0
  40577c:	mov	w1, #0x63                  	// #99
  405780:	strb	w1, [x0]
  405784:	b	405854 <ferror@plt+0x3864>
  405788:	ldr	w0, [sp, #12]
  40578c:	and	w0, w0, #0xf000
  405790:	cmp	w0, #0x6, lsl #12
  405794:	b.ne	4057bc <ferror@plt+0x37cc>  // b.any
  405798:	ldrh	w0, [sp, #30]
  40579c:	add	w1, w0, #0x1
  4057a0:	strh	w1, [sp, #30]
  4057a4:	and	x0, x0, #0xffff
  4057a8:	ldr	x1, [sp]
  4057ac:	add	x0, x1, x0
  4057b0:	mov	w1, #0x62                  	// #98
  4057b4:	strb	w1, [x0]
  4057b8:	b	405854 <ferror@plt+0x3864>
  4057bc:	ldr	w0, [sp, #12]
  4057c0:	and	w0, w0, #0xf000
  4057c4:	cmp	w0, #0xc, lsl #12
  4057c8:	b.ne	4057f0 <ferror@plt+0x3800>  // b.any
  4057cc:	ldrh	w0, [sp, #30]
  4057d0:	add	w1, w0, #0x1
  4057d4:	strh	w1, [sp, #30]
  4057d8:	and	x0, x0, #0xffff
  4057dc:	ldr	x1, [sp]
  4057e0:	add	x0, x1, x0
  4057e4:	mov	w1, #0x73                  	// #115
  4057e8:	strb	w1, [x0]
  4057ec:	b	405854 <ferror@plt+0x3864>
  4057f0:	ldr	w0, [sp, #12]
  4057f4:	and	w0, w0, #0xf000
  4057f8:	cmp	w0, #0x1, lsl #12
  4057fc:	b.ne	405824 <ferror@plt+0x3834>  // b.any
  405800:	ldrh	w0, [sp, #30]
  405804:	add	w1, w0, #0x1
  405808:	strh	w1, [sp, #30]
  40580c:	and	x0, x0, #0xffff
  405810:	ldr	x1, [sp]
  405814:	add	x0, x1, x0
  405818:	mov	w1, #0x70                  	// #112
  40581c:	strb	w1, [x0]
  405820:	b	405854 <ferror@plt+0x3864>
  405824:	ldr	w0, [sp, #12]
  405828:	and	w0, w0, #0xf000
  40582c:	cmp	w0, #0x8, lsl #12
  405830:	b.ne	405854 <ferror@plt+0x3864>  // b.any
  405834:	ldrh	w0, [sp, #30]
  405838:	add	w1, w0, #0x1
  40583c:	strh	w1, [sp, #30]
  405840:	and	x0, x0, #0xffff
  405844:	ldr	x1, [sp]
  405848:	add	x0, x1, x0
  40584c:	mov	w1, #0x2d                  	// #45
  405850:	strb	w1, [x0]
  405854:	ldr	w0, [sp, #12]
  405858:	and	w0, w0, #0x100
  40585c:	cmp	w0, #0x0
  405860:	b.eq	40586c <ferror@plt+0x387c>  // b.none
  405864:	mov	w0, #0x72                  	// #114
  405868:	b	405870 <ferror@plt+0x3880>
  40586c:	mov	w0, #0x2d                  	// #45
  405870:	ldrh	w1, [sp, #30]
  405874:	add	w2, w1, #0x1
  405878:	strh	w2, [sp, #30]
  40587c:	and	x1, x1, #0xffff
  405880:	ldr	x2, [sp]
  405884:	add	x1, x2, x1
  405888:	strb	w0, [x1]
  40588c:	ldr	w0, [sp, #12]
  405890:	and	w0, w0, #0x80
  405894:	cmp	w0, #0x0
  405898:	b.eq	4058a4 <ferror@plt+0x38b4>  // b.none
  40589c:	mov	w0, #0x77                  	// #119
  4058a0:	b	4058a8 <ferror@plt+0x38b8>
  4058a4:	mov	w0, #0x2d                  	// #45
  4058a8:	ldrh	w1, [sp, #30]
  4058ac:	add	w2, w1, #0x1
  4058b0:	strh	w2, [sp, #30]
  4058b4:	and	x1, x1, #0xffff
  4058b8:	ldr	x2, [sp]
  4058bc:	add	x1, x2, x1
  4058c0:	strb	w0, [x1]
  4058c4:	ldr	w0, [sp, #12]
  4058c8:	and	w0, w0, #0x800
  4058cc:	cmp	w0, #0x0
  4058d0:	b.eq	4058f4 <ferror@plt+0x3904>  // b.none
  4058d4:	ldr	w0, [sp, #12]
  4058d8:	and	w0, w0, #0x40
  4058dc:	cmp	w0, #0x0
  4058e0:	b.eq	4058ec <ferror@plt+0x38fc>  // b.none
  4058e4:	mov	w0, #0x73                  	// #115
  4058e8:	b	405910 <ferror@plt+0x3920>
  4058ec:	mov	w0, #0x53                  	// #83
  4058f0:	b	405910 <ferror@plt+0x3920>
  4058f4:	ldr	w0, [sp, #12]
  4058f8:	and	w0, w0, #0x40
  4058fc:	cmp	w0, #0x0
  405900:	b.eq	40590c <ferror@plt+0x391c>  // b.none
  405904:	mov	w0, #0x78                  	// #120
  405908:	b	405910 <ferror@plt+0x3920>
  40590c:	mov	w0, #0x2d                  	// #45
  405910:	ldrh	w1, [sp, #30]
  405914:	add	w2, w1, #0x1
  405918:	strh	w2, [sp, #30]
  40591c:	and	x1, x1, #0xffff
  405920:	ldr	x2, [sp]
  405924:	add	x1, x2, x1
  405928:	strb	w0, [x1]
  40592c:	ldr	w0, [sp, #12]
  405930:	and	w0, w0, #0x20
  405934:	cmp	w0, #0x0
  405938:	b.eq	405944 <ferror@plt+0x3954>  // b.none
  40593c:	mov	w0, #0x72                  	// #114
  405940:	b	405948 <ferror@plt+0x3958>
  405944:	mov	w0, #0x2d                  	// #45
  405948:	ldrh	w1, [sp, #30]
  40594c:	add	w2, w1, #0x1
  405950:	strh	w2, [sp, #30]
  405954:	and	x1, x1, #0xffff
  405958:	ldr	x2, [sp]
  40595c:	add	x1, x2, x1
  405960:	strb	w0, [x1]
  405964:	ldr	w0, [sp, #12]
  405968:	and	w0, w0, #0x10
  40596c:	cmp	w0, #0x0
  405970:	b.eq	40597c <ferror@plt+0x398c>  // b.none
  405974:	mov	w0, #0x77                  	// #119
  405978:	b	405980 <ferror@plt+0x3990>
  40597c:	mov	w0, #0x2d                  	// #45
  405980:	ldrh	w1, [sp, #30]
  405984:	add	w2, w1, #0x1
  405988:	strh	w2, [sp, #30]
  40598c:	and	x1, x1, #0xffff
  405990:	ldr	x2, [sp]
  405994:	add	x1, x2, x1
  405998:	strb	w0, [x1]
  40599c:	ldr	w0, [sp, #12]
  4059a0:	and	w0, w0, #0x400
  4059a4:	cmp	w0, #0x0
  4059a8:	b.eq	4059cc <ferror@plt+0x39dc>  // b.none
  4059ac:	ldr	w0, [sp, #12]
  4059b0:	and	w0, w0, #0x8
  4059b4:	cmp	w0, #0x0
  4059b8:	b.eq	4059c4 <ferror@plt+0x39d4>  // b.none
  4059bc:	mov	w0, #0x73                  	// #115
  4059c0:	b	4059e8 <ferror@plt+0x39f8>
  4059c4:	mov	w0, #0x53                  	// #83
  4059c8:	b	4059e8 <ferror@plt+0x39f8>
  4059cc:	ldr	w0, [sp, #12]
  4059d0:	and	w0, w0, #0x8
  4059d4:	cmp	w0, #0x0
  4059d8:	b.eq	4059e4 <ferror@plt+0x39f4>  // b.none
  4059dc:	mov	w0, #0x78                  	// #120
  4059e0:	b	4059e8 <ferror@plt+0x39f8>
  4059e4:	mov	w0, #0x2d                  	// #45
  4059e8:	ldrh	w1, [sp, #30]
  4059ec:	add	w2, w1, #0x1
  4059f0:	strh	w2, [sp, #30]
  4059f4:	and	x1, x1, #0xffff
  4059f8:	ldr	x2, [sp]
  4059fc:	add	x1, x2, x1
  405a00:	strb	w0, [x1]
  405a04:	ldr	w0, [sp, #12]
  405a08:	and	w0, w0, #0x4
  405a0c:	cmp	w0, #0x0
  405a10:	b.eq	405a1c <ferror@plt+0x3a2c>  // b.none
  405a14:	mov	w0, #0x72                  	// #114
  405a18:	b	405a20 <ferror@plt+0x3a30>
  405a1c:	mov	w0, #0x2d                  	// #45
  405a20:	ldrh	w1, [sp, #30]
  405a24:	add	w2, w1, #0x1
  405a28:	strh	w2, [sp, #30]
  405a2c:	and	x1, x1, #0xffff
  405a30:	ldr	x2, [sp]
  405a34:	add	x1, x2, x1
  405a38:	strb	w0, [x1]
  405a3c:	ldr	w0, [sp, #12]
  405a40:	and	w0, w0, #0x2
  405a44:	cmp	w0, #0x0
  405a48:	b.eq	405a54 <ferror@plt+0x3a64>  // b.none
  405a4c:	mov	w0, #0x77                  	// #119
  405a50:	b	405a58 <ferror@plt+0x3a68>
  405a54:	mov	w0, #0x2d                  	// #45
  405a58:	ldrh	w1, [sp, #30]
  405a5c:	add	w2, w1, #0x1
  405a60:	strh	w2, [sp, #30]
  405a64:	and	x1, x1, #0xffff
  405a68:	ldr	x2, [sp]
  405a6c:	add	x1, x2, x1
  405a70:	strb	w0, [x1]
  405a74:	ldr	w0, [sp, #12]
  405a78:	and	w0, w0, #0x200
  405a7c:	cmp	w0, #0x0
  405a80:	b.eq	405aa4 <ferror@plt+0x3ab4>  // b.none
  405a84:	ldr	w0, [sp, #12]
  405a88:	and	w0, w0, #0x1
  405a8c:	cmp	w0, #0x0
  405a90:	b.eq	405a9c <ferror@plt+0x3aac>  // b.none
  405a94:	mov	w0, #0x74                  	// #116
  405a98:	b	405ac0 <ferror@plt+0x3ad0>
  405a9c:	mov	w0, #0x54                  	// #84
  405aa0:	b	405ac0 <ferror@plt+0x3ad0>
  405aa4:	ldr	w0, [sp, #12]
  405aa8:	and	w0, w0, #0x1
  405aac:	cmp	w0, #0x0
  405ab0:	b.eq	405abc <ferror@plt+0x3acc>  // b.none
  405ab4:	mov	w0, #0x78                  	// #120
  405ab8:	b	405ac0 <ferror@plt+0x3ad0>
  405abc:	mov	w0, #0x2d                  	// #45
  405ac0:	ldrh	w1, [sp, #30]
  405ac4:	add	w2, w1, #0x1
  405ac8:	strh	w2, [sp, #30]
  405acc:	and	x1, x1, #0xffff
  405ad0:	ldr	x2, [sp]
  405ad4:	add	x1, x2, x1
  405ad8:	strb	w0, [x1]
  405adc:	ldrh	w0, [sp, #30]
  405ae0:	ldr	x1, [sp]
  405ae4:	add	x0, x1, x0
  405ae8:	strb	wzr, [x0]
  405aec:	ldr	x0, [sp]
  405af0:	add	sp, sp, #0x20
  405af4:	ret
  405af8:	sub	sp, sp, #0x20
  405afc:	str	x0, [sp, #8]
  405b00:	mov	w0, #0xa                   	// #10
  405b04:	str	w0, [sp, #28]
  405b08:	b	405b30 <ferror@plt+0x3b40>
  405b0c:	ldr	w0, [sp, #28]
  405b10:	mov	x1, #0x1                   	// #1
  405b14:	lsl	x0, x1, x0
  405b18:	ldr	x1, [sp, #8]
  405b1c:	cmp	x1, x0
  405b20:	b.cc	405b40 <ferror@plt+0x3b50>  // b.lo, b.ul, b.last
  405b24:	ldr	w0, [sp, #28]
  405b28:	add	w0, w0, #0xa
  405b2c:	str	w0, [sp, #28]
  405b30:	ldr	w0, [sp, #28]
  405b34:	cmp	w0, #0x3c
  405b38:	b.le	405b0c <ferror@plt+0x3b1c>
  405b3c:	b	405b44 <ferror@plt+0x3b54>
  405b40:	nop
  405b44:	ldr	w0, [sp, #28]
  405b48:	sub	w0, w0, #0xa
  405b4c:	add	sp, sp, #0x20
  405b50:	ret
  405b54:	stp	x29, x30, [sp, #-128]!
  405b58:	mov	x29, sp
  405b5c:	str	w0, [sp, #28]
  405b60:	str	x1, [sp, #16]
  405b64:	adrp	x0, 409000 <ferror@plt+0x7010>
  405b68:	add	x0, x0, #0x98
  405b6c:	str	x0, [sp, #88]
  405b70:	add	x0, sp, #0x20
  405b74:	str	x0, [sp, #104]
  405b78:	ldr	w0, [sp, #28]
  405b7c:	and	w0, w0, #0x2
  405b80:	cmp	w0, #0x0
  405b84:	b.eq	405b9c <ferror@plt+0x3bac>  // b.none
  405b88:	ldr	x0, [sp, #104]
  405b8c:	add	x1, x0, #0x1
  405b90:	str	x1, [sp, #104]
  405b94:	mov	w1, #0x20                  	// #32
  405b98:	strb	w1, [x0]
  405b9c:	ldr	x0, [sp, #16]
  405ba0:	bl	405af8 <ferror@plt+0x3b08>
  405ba4:	str	w0, [sp, #84]
  405ba8:	ldr	w0, [sp, #84]
  405bac:	cmp	w0, #0x0
  405bb0:	b.eq	405bdc <ferror@plt+0x3bec>  // b.none
  405bb4:	ldr	w0, [sp, #84]
  405bb8:	mov	w1, #0x6667                	// #26215
  405bbc:	movk	w1, #0x6666, lsl #16
  405bc0:	smull	x1, w0, w1
  405bc4:	lsr	x1, x1, #32
  405bc8:	asr	w1, w1, #2
  405bcc:	asr	w0, w0, #31
  405bd0:	sub	w0, w1, w0
  405bd4:	sxtw	x0, w0
  405bd8:	b	405be0 <ferror@plt+0x3bf0>
  405bdc:	mov	x0, #0x0                   	// #0
  405be0:	ldr	x1, [sp, #88]
  405be4:	add	x0, x1, x0
  405be8:	ldrb	w0, [x0]
  405bec:	strb	w0, [sp, #83]
  405bf0:	ldr	w0, [sp, #84]
  405bf4:	cmp	w0, #0x0
  405bf8:	b.eq	405c0c <ferror@plt+0x3c1c>  // b.none
  405bfc:	ldr	w0, [sp, #84]
  405c00:	ldr	x1, [sp, #16]
  405c04:	lsr	x0, x1, x0
  405c08:	b	405c10 <ferror@plt+0x3c20>
  405c0c:	ldr	x0, [sp, #16]
  405c10:	str	w0, [sp, #124]
  405c14:	ldr	w0, [sp, #84]
  405c18:	cmp	w0, #0x0
  405c1c:	b.eq	405c3c <ferror@plt+0x3c4c>  // b.none
  405c20:	ldr	w0, [sp, #84]
  405c24:	mov	x1, #0xffffffffffffffff    	// #-1
  405c28:	lsl	x0, x1, x0
  405c2c:	mvn	x1, x0
  405c30:	ldr	x0, [sp, #16]
  405c34:	and	x0, x1, x0
  405c38:	b	405c40 <ferror@plt+0x3c50>
  405c3c:	mov	x0, #0x0                   	// #0
  405c40:	str	x0, [sp, #112]
  405c44:	ldr	x0, [sp, #104]
  405c48:	add	x1, x0, #0x1
  405c4c:	str	x1, [sp, #104]
  405c50:	ldrb	w1, [sp, #83]
  405c54:	strb	w1, [x0]
  405c58:	ldr	w0, [sp, #28]
  405c5c:	and	w0, w0, #0x1
  405c60:	cmp	w0, #0x0
  405c64:	b.eq	405c9c <ferror@plt+0x3cac>  // b.none
  405c68:	ldrsb	w0, [sp, #83]
  405c6c:	cmp	w0, #0x42
  405c70:	b.eq	405c9c <ferror@plt+0x3cac>  // b.none
  405c74:	ldr	x0, [sp, #104]
  405c78:	add	x1, x0, #0x1
  405c7c:	str	x1, [sp, #104]
  405c80:	mov	w1, #0x69                  	// #105
  405c84:	strb	w1, [x0]
  405c88:	ldr	x0, [sp, #104]
  405c8c:	add	x1, x0, #0x1
  405c90:	str	x1, [sp, #104]
  405c94:	mov	w1, #0x42                  	// #66
  405c98:	strb	w1, [x0]
  405c9c:	ldr	x0, [sp, #104]
  405ca0:	strb	wzr, [x0]
  405ca4:	ldr	x0, [sp, #112]
  405ca8:	cmp	x0, #0x0
  405cac:	b.eq	405d84 <ferror@plt+0x3d94>  // b.none
  405cb0:	ldr	w0, [sp, #28]
  405cb4:	and	w0, w0, #0x4
  405cb8:	cmp	w0, #0x0
  405cbc:	b.eq	405d34 <ferror@plt+0x3d44>  // b.none
  405cc0:	ldr	w0, [sp, #84]
  405cc4:	sub	w0, w0, #0xa
  405cc8:	ldr	x1, [sp, #112]
  405ccc:	lsr	x0, x1, x0
  405cd0:	add	x1, x0, #0x5
  405cd4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405cd8:	movk	x0, #0xcccd
  405cdc:	umulh	x0, x1, x0
  405ce0:	lsr	x0, x0, #3
  405ce4:	str	x0, [sp, #112]
  405ce8:	ldr	x2, [sp, #112]
  405cec:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405cf0:	movk	x0, #0xcccd
  405cf4:	umulh	x0, x2, x0
  405cf8:	lsr	x1, x0, #3
  405cfc:	mov	x0, x1
  405d00:	lsl	x0, x0, #2
  405d04:	add	x0, x0, x1
  405d08:	lsl	x0, x0, #1
  405d0c:	sub	x1, x2, x0
  405d10:	cmp	x1, #0x0
  405d14:	b.ne	405d84 <ferror@plt+0x3d94>  // b.any
  405d18:	ldr	x1, [sp, #112]
  405d1c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405d20:	movk	x0, #0xcccd
  405d24:	umulh	x0, x1, x0
  405d28:	lsr	x0, x0, #3
  405d2c:	str	x0, [sp, #112]
  405d30:	b	405d84 <ferror@plt+0x3d94>
  405d34:	ldr	w0, [sp, #84]
  405d38:	sub	w0, w0, #0xa
  405d3c:	ldr	x1, [sp, #112]
  405d40:	lsr	x0, x1, x0
  405d44:	add	x0, x0, #0x32
  405d48:	lsr	x1, x0, #2
  405d4c:	mov	x0, #0xf5c3                	// #62915
  405d50:	movk	x0, #0x5c28, lsl #16
  405d54:	movk	x0, #0xc28f, lsl #32
  405d58:	movk	x0, #0x28f5, lsl #48
  405d5c:	umulh	x0, x1, x0
  405d60:	lsr	x0, x0, #2
  405d64:	str	x0, [sp, #112]
  405d68:	ldr	x0, [sp, #112]
  405d6c:	cmp	x0, #0xa
  405d70:	b.ne	405d84 <ferror@plt+0x3d94>  // b.any
  405d74:	ldr	w0, [sp, #124]
  405d78:	add	w0, w0, #0x1
  405d7c:	str	w0, [sp, #124]
  405d80:	str	xzr, [sp, #112]
  405d84:	ldr	x0, [sp, #112]
  405d88:	cmp	x0, #0x0
  405d8c:	b.eq	405e10 <ferror@plt+0x3e20>  // b.none
  405d90:	bl	401c60 <localeconv@plt>
  405d94:	str	x0, [sp, #72]
  405d98:	ldr	x0, [sp, #72]
  405d9c:	cmp	x0, #0x0
  405da0:	b.eq	405db0 <ferror@plt+0x3dc0>  // b.none
  405da4:	ldr	x0, [sp, #72]
  405da8:	ldr	x0, [x0]
  405dac:	b	405db4 <ferror@plt+0x3dc4>
  405db0:	mov	x0, #0x0                   	// #0
  405db4:	str	x0, [sp, #96]
  405db8:	ldr	x0, [sp, #96]
  405dbc:	cmp	x0, #0x0
  405dc0:	b.eq	405dd4 <ferror@plt+0x3de4>  // b.none
  405dc4:	ldr	x0, [sp, #96]
  405dc8:	ldrsb	w0, [x0]
  405dcc:	cmp	w0, #0x0
  405dd0:	b.ne	405de0 <ferror@plt+0x3df0>  // b.any
  405dd4:	adrp	x0, 409000 <ferror@plt+0x7010>
  405dd8:	add	x0, x0, #0xa0
  405ddc:	str	x0, [sp, #96]
  405de0:	add	x0, sp, #0x20
  405de4:	add	x7, sp, #0x28
  405de8:	mov	x6, x0
  405dec:	ldr	x5, [sp, #112]
  405df0:	ldr	x4, [sp, #96]
  405df4:	ldr	w3, [sp, #124]
  405df8:	adrp	x0, 409000 <ferror@plt+0x7010>
  405dfc:	add	x2, x0, #0xa8
  405e00:	mov	x1, #0x20                  	// #32
  405e04:	mov	x0, x7
  405e08:	bl	401c50 <snprintf@plt>
  405e0c:	b	405e34 <ferror@plt+0x3e44>
  405e10:	add	x0, sp, #0x20
  405e14:	add	x5, sp, #0x28
  405e18:	mov	x4, x0
  405e1c:	ldr	w3, [sp, #124]
  405e20:	adrp	x0, 409000 <ferror@plt+0x7010>
  405e24:	add	x2, x0, #0xb8
  405e28:	mov	x1, #0x20                  	// #32
  405e2c:	mov	x0, x5
  405e30:	bl	401c50 <snprintf@plt>
  405e34:	add	x0, sp, #0x28
  405e38:	bl	401d60 <strdup@plt>
  405e3c:	ldp	x29, x30, [sp], #128
  405e40:	ret
  405e44:	stp	x29, x30, [sp, #-96]!
  405e48:	mov	x29, sp
  405e4c:	str	x0, [sp, #40]
  405e50:	str	x1, [sp, #32]
  405e54:	str	x2, [sp, #24]
  405e58:	str	x3, [sp, #16]
  405e5c:	str	xzr, [sp, #88]
  405e60:	str	xzr, [sp, #72]
  405e64:	ldr	x0, [sp, #40]
  405e68:	cmp	x0, #0x0
  405e6c:	b.eq	405ea4 <ferror@plt+0x3eb4>  // b.none
  405e70:	ldr	x0, [sp, #40]
  405e74:	ldrsb	w0, [x0]
  405e78:	cmp	w0, #0x0
  405e7c:	b.eq	405ea4 <ferror@plt+0x3eb4>  // b.none
  405e80:	ldr	x0, [sp, #32]
  405e84:	cmp	x0, #0x0
  405e88:	b.eq	405ea4 <ferror@plt+0x3eb4>  // b.none
  405e8c:	ldr	x0, [sp, #24]
  405e90:	cmp	x0, #0x0
  405e94:	b.eq	405ea4 <ferror@plt+0x3eb4>  // b.none
  405e98:	ldr	x0, [sp, #16]
  405e9c:	cmp	x0, #0x0
  405ea0:	b.ne	405eac <ferror@plt+0x3ebc>  // b.any
  405ea4:	mov	w0, #0xffffffff            	// #-1
  405ea8:	b	406000 <ferror@plt+0x4010>
  405eac:	ldr	x0, [sp, #40]
  405eb0:	str	x0, [sp, #80]
  405eb4:	b	405fd8 <ferror@plt+0x3fe8>
  405eb8:	str	xzr, [sp, #64]
  405ebc:	ldr	x1, [sp, #72]
  405ec0:	ldr	x0, [sp, #24]
  405ec4:	cmp	x1, x0
  405ec8:	b.cc	405ed4 <ferror@plt+0x3ee4>  // b.lo, b.ul, b.last
  405ecc:	mov	w0, #0xfffffffe            	// #-2
  405ed0:	b	406000 <ferror@plt+0x4010>
  405ed4:	ldr	x0, [sp, #88]
  405ed8:	cmp	x0, #0x0
  405edc:	b.ne	405ee8 <ferror@plt+0x3ef8>  // b.any
  405ee0:	ldr	x0, [sp, #80]
  405ee4:	str	x0, [sp, #88]
  405ee8:	ldr	x0, [sp, #80]
  405eec:	ldrsb	w0, [x0]
  405ef0:	cmp	w0, #0x2c
  405ef4:	b.ne	405f00 <ferror@plt+0x3f10>  // b.any
  405ef8:	ldr	x0, [sp, #80]
  405efc:	str	x0, [sp, #64]
  405f00:	ldr	x0, [sp, #80]
  405f04:	add	x0, x0, #0x1
  405f08:	ldrsb	w0, [x0]
  405f0c:	cmp	w0, #0x0
  405f10:	b.ne	405f20 <ferror@plt+0x3f30>  // b.any
  405f14:	ldr	x0, [sp, #80]
  405f18:	add	x0, x0, #0x1
  405f1c:	str	x0, [sp, #64]
  405f20:	ldr	x0, [sp, #88]
  405f24:	cmp	x0, #0x0
  405f28:	b.eq	405fc8 <ferror@plt+0x3fd8>  // b.none
  405f2c:	ldr	x0, [sp, #64]
  405f30:	cmp	x0, #0x0
  405f34:	b.eq	405fc8 <ferror@plt+0x3fd8>  // b.none
  405f38:	ldr	x1, [sp, #64]
  405f3c:	ldr	x0, [sp, #88]
  405f40:	cmp	x1, x0
  405f44:	b.hi	405f50 <ferror@plt+0x3f60>  // b.pmore
  405f48:	mov	w0, #0xffffffff            	// #-1
  405f4c:	b	406000 <ferror@plt+0x4010>
  405f50:	ldr	x1, [sp, #64]
  405f54:	ldr	x0, [sp, #88]
  405f58:	sub	x0, x1, x0
  405f5c:	ldr	x2, [sp, #16]
  405f60:	mov	x1, x0
  405f64:	ldr	x0, [sp, #88]
  405f68:	blr	x2
  405f6c:	str	w0, [sp, #60]
  405f70:	ldr	w0, [sp, #60]
  405f74:	cmn	w0, #0x1
  405f78:	b.ne	405f84 <ferror@plt+0x3f94>  // b.any
  405f7c:	mov	w0, #0xffffffff            	// #-1
  405f80:	b	406000 <ferror@plt+0x4010>
  405f84:	ldr	x0, [sp, #72]
  405f88:	add	x1, x0, #0x1
  405f8c:	str	x1, [sp, #72]
  405f90:	lsl	x0, x0, #2
  405f94:	ldr	x1, [sp, #32]
  405f98:	add	x0, x1, x0
  405f9c:	ldr	w1, [sp, #60]
  405fa0:	str	w1, [x0]
  405fa4:	str	xzr, [sp, #88]
  405fa8:	ldr	x0, [sp, #64]
  405fac:	cmp	x0, #0x0
  405fb0:	b.eq	405fcc <ferror@plt+0x3fdc>  // b.none
  405fb4:	ldr	x0, [sp, #64]
  405fb8:	ldrsb	w0, [x0]
  405fbc:	cmp	w0, #0x0
  405fc0:	b.eq	405ff8 <ferror@plt+0x4008>  // b.none
  405fc4:	b	405fcc <ferror@plt+0x3fdc>
  405fc8:	nop
  405fcc:	ldr	x0, [sp, #80]
  405fd0:	add	x0, x0, #0x1
  405fd4:	str	x0, [sp, #80]
  405fd8:	ldr	x0, [sp, #80]
  405fdc:	cmp	x0, #0x0
  405fe0:	b.eq	405ffc <ferror@plt+0x400c>  // b.none
  405fe4:	ldr	x0, [sp, #80]
  405fe8:	ldrsb	w0, [x0]
  405fec:	cmp	w0, #0x0
  405ff0:	b.ne	405eb8 <ferror@plt+0x3ec8>  // b.any
  405ff4:	b	405ffc <ferror@plt+0x400c>
  405ff8:	nop
  405ffc:	ldr	x0, [sp, #72]
  406000:	ldp	x29, x30, [sp], #96
  406004:	ret
  406008:	stp	x29, x30, [sp, #-80]!
  40600c:	mov	x29, sp
  406010:	str	x0, [sp, #56]
  406014:	str	x1, [sp, #48]
  406018:	str	x2, [sp, #40]
  40601c:	str	x3, [sp, #32]
  406020:	str	x4, [sp, #24]
  406024:	ldr	x0, [sp, #56]
  406028:	cmp	x0, #0x0
  40602c:	b.eq	406060 <ferror@plt+0x4070>  // b.none
  406030:	ldr	x0, [sp, #56]
  406034:	ldrsb	w0, [x0]
  406038:	cmp	w0, #0x0
  40603c:	b.eq	406060 <ferror@plt+0x4070>  // b.none
  406040:	ldr	x0, [sp, #32]
  406044:	cmp	x0, #0x0
  406048:	b.eq	406060 <ferror@plt+0x4070>  // b.none
  40604c:	ldr	x0, [sp, #32]
  406050:	ldr	x0, [x0]
  406054:	ldr	x1, [sp, #40]
  406058:	cmp	x1, x0
  40605c:	b.cs	406068 <ferror@plt+0x4078>  // b.hs, b.nlast
  406060:	mov	w0, #0xffffffff            	// #-1
  406064:	b	4060fc <ferror@plt+0x410c>
  406068:	ldr	x0, [sp, #56]
  40606c:	ldrsb	w0, [x0]
  406070:	cmp	w0, #0x2b
  406074:	b.ne	406088 <ferror@plt+0x4098>  // b.any
  406078:	ldr	x0, [sp, #56]
  40607c:	add	x0, x0, #0x1
  406080:	str	x0, [sp, #72]
  406084:	b	406098 <ferror@plt+0x40a8>
  406088:	ldr	x0, [sp, #56]
  40608c:	str	x0, [sp, #72]
  406090:	ldr	x0, [sp, #32]
  406094:	str	xzr, [x0]
  406098:	ldr	x0, [sp, #32]
  40609c:	ldr	x0, [x0]
  4060a0:	lsl	x0, x0, #2
  4060a4:	ldr	x1, [sp, #48]
  4060a8:	add	x4, x1, x0
  4060ac:	ldr	x0, [sp, #32]
  4060b0:	ldr	x0, [x0]
  4060b4:	ldr	x1, [sp, #40]
  4060b8:	sub	x0, x1, x0
  4060bc:	ldr	x3, [sp, #24]
  4060c0:	mov	x2, x0
  4060c4:	mov	x1, x4
  4060c8:	ldr	x0, [sp, #72]
  4060cc:	bl	405e44 <ferror@plt+0x3e54>
  4060d0:	str	w0, [sp, #68]
  4060d4:	ldr	w0, [sp, #68]
  4060d8:	cmp	w0, #0x0
  4060dc:	b.le	4060f8 <ferror@plt+0x4108>
  4060e0:	ldr	x0, [sp, #32]
  4060e4:	ldr	x1, [x0]
  4060e8:	ldrsw	x0, [sp, #68]
  4060ec:	add	x1, x1, x0
  4060f0:	ldr	x0, [sp, #32]
  4060f4:	str	x1, [x0]
  4060f8:	ldr	w0, [sp, #68]
  4060fc:	ldp	x29, x30, [sp], #80
  406100:	ret
  406104:	stp	x29, x30, [sp, #-80]!
  406108:	mov	x29, sp
  40610c:	str	x0, [sp, #40]
  406110:	str	x1, [sp, #32]
  406114:	str	x2, [sp, #24]
  406118:	str	xzr, [sp, #72]
  40611c:	ldr	x0, [sp, #40]
  406120:	cmp	x0, #0x0
  406124:	b.eq	406140 <ferror@plt+0x4150>  // b.none
  406128:	ldr	x0, [sp, #24]
  40612c:	cmp	x0, #0x0
  406130:	b.eq	406140 <ferror@plt+0x4150>  // b.none
  406134:	ldr	x0, [sp, #32]
  406138:	cmp	x0, #0x0
  40613c:	b.ne	406148 <ferror@plt+0x4158>  // b.any
  406140:	mov	w0, #0xffffffea            	// #-22
  406144:	b	4062c4 <ferror@plt+0x42d4>
  406148:	ldr	x0, [sp, #40]
  40614c:	str	x0, [sp, #64]
  406150:	b	40629c <ferror@plt+0x42ac>
  406154:	str	xzr, [sp, #56]
  406158:	ldr	x0, [sp, #72]
  40615c:	cmp	x0, #0x0
  406160:	b.ne	40616c <ferror@plt+0x417c>  // b.any
  406164:	ldr	x0, [sp, #64]
  406168:	str	x0, [sp, #72]
  40616c:	ldr	x0, [sp, #64]
  406170:	ldrsb	w0, [x0]
  406174:	cmp	w0, #0x2c
  406178:	b.ne	406184 <ferror@plt+0x4194>  // b.any
  40617c:	ldr	x0, [sp, #64]
  406180:	str	x0, [sp, #56]
  406184:	ldr	x0, [sp, #64]
  406188:	add	x0, x0, #0x1
  40618c:	ldrsb	w0, [x0]
  406190:	cmp	w0, #0x0
  406194:	b.ne	4061a4 <ferror@plt+0x41b4>  // b.any
  406198:	ldr	x0, [sp, #64]
  40619c:	add	x0, x0, #0x1
  4061a0:	str	x0, [sp, #56]
  4061a4:	ldr	x0, [sp, #72]
  4061a8:	cmp	x0, #0x0
  4061ac:	b.eq	40628c <ferror@plt+0x429c>  // b.none
  4061b0:	ldr	x0, [sp, #56]
  4061b4:	cmp	x0, #0x0
  4061b8:	b.eq	40628c <ferror@plt+0x429c>  // b.none
  4061bc:	ldr	x1, [sp, #56]
  4061c0:	ldr	x0, [sp, #72]
  4061c4:	cmp	x1, x0
  4061c8:	b.hi	4061d4 <ferror@plt+0x41e4>  // b.pmore
  4061cc:	mov	w0, #0xffffffff            	// #-1
  4061d0:	b	4062c4 <ferror@plt+0x42d4>
  4061d4:	ldr	x1, [sp, #56]
  4061d8:	ldr	x0, [sp, #72]
  4061dc:	sub	x0, x1, x0
  4061e0:	ldr	x2, [sp, #24]
  4061e4:	mov	x1, x0
  4061e8:	ldr	x0, [sp, #72]
  4061ec:	blr	x2
  4061f0:	str	w0, [sp, #52]
  4061f4:	ldr	w0, [sp, #52]
  4061f8:	cmp	w0, #0x0
  4061fc:	b.ge	406208 <ferror@plt+0x4218>  // b.tcont
  406200:	ldr	w0, [sp, #52]
  406204:	b	4062c4 <ferror@plt+0x42d4>
  406208:	ldr	w0, [sp, #52]
  40620c:	add	w1, w0, #0x7
  406210:	cmp	w0, #0x0
  406214:	csel	w0, w1, w0, lt  // lt = tstop
  406218:	asr	w0, w0, #3
  40621c:	mov	w3, w0
  406220:	sxtw	x0, w3
  406224:	ldr	x1, [sp, #32]
  406228:	add	x0, x1, x0
  40622c:	ldrsb	w2, [x0]
  406230:	ldr	w0, [sp, #52]
  406234:	negs	w1, w0
  406238:	and	w0, w0, #0x7
  40623c:	and	w1, w1, #0x7
  406240:	csneg	w0, w0, w1, mi  // mi = first
  406244:	mov	w1, #0x1                   	// #1
  406248:	lsl	w0, w1, w0
  40624c:	sxtb	w1, w0
  406250:	sxtw	x0, w3
  406254:	ldr	x3, [sp, #32]
  406258:	add	x0, x3, x0
  40625c:	orr	w1, w2, w1
  406260:	sxtb	w1, w1
  406264:	strb	w1, [x0]
  406268:	str	xzr, [sp, #72]
  40626c:	ldr	x0, [sp, #56]
  406270:	cmp	x0, #0x0
  406274:	b.eq	406290 <ferror@plt+0x42a0>  // b.none
  406278:	ldr	x0, [sp, #56]
  40627c:	ldrsb	w0, [x0]
  406280:	cmp	w0, #0x0
  406284:	b.eq	4062bc <ferror@plt+0x42cc>  // b.none
  406288:	b	406290 <ferror@plt+0x42a0>
  40628c:	nop
  406290:	ldr	x0, [sp, #64]
  406294:	add	x0, x0, #0x1
  406298:	str	x0, [sp, #64]
  40629c:	ldr	x0, [sp, #64]
  4062a0:	cmp	x0, #0x0
  4062a4:	b.eq	4062c0 <ferror@plt+0x42d0>  // b.none
  4062a8:	ldr	x0, [sp, #64]
  4062ac:	ldrsb	w0, [x0]
  4062b0:	cmp	w0, #0x0
  4062b4:	b.ne	406154 <ferror@plt+0x4164>  // b.any
  4062b8:	b	4062c0 <ferror@plt+0x42d0>
  4062bc:	nop
  4062c0:	mov	w0, #0x0                   	// #0
  4062c4:	ldp	x29, x30, [sp], #80
  4062c8:	ret
  4062cc:	stp	x29, x30, [sp, #-80]!
  4062d0:	mov	x29, sp
  4062d4:	str	x0, [sp, #40]
  4062d8:	str	x1, [sp, #32]
  4062dc:	str	x2, [sp, #24]
  4062e0:	str	xzr, [sp, #72]
  4062e4:	ldr	x0, [sp, #40]
  4062e8:	cmp	x0, #0x0
  4062ec:	b.eq	406308 <ferror@plt+0x4318>  // b.none
  4062f0:	ldr	x0, [sp, #24]
  4062f4:	cmp	x0, #0x0
  4062f8:	b.eq	406308 <ferror@plt+0x4318>  // b.none
  4062fc:	ldr	x0, [sp, #32]
  406300:	cmp	x0, #0x0
  406304:	b.ne	406310 <ferror@plt+0x4320>  // b.any
  406308:	mov	w0, #0xffffffea            	// #-22
  40630c:	b	406444 <ferror@plt+0x4454>
  406310:	ldr	x0, [sp, #40]
  406314:	str	x0, [sp, #64]
  406318:	b	40641c <ferror@plt+0x442c>
  40631c:	str	xzr, [sp, #56]
  406320:	ldr	x0, [sp, #72]
  406324:	cmp	x0, #0x0
  406328:	b.ne	406334 <ferror@plt+0x4344>  // b.any
  40632c:	ldr	x0, [sp, #64]
  406330:	str	x0, [sp, #72]
  406334:	ldr	x0, [sp, #64]
  406338:	ldrsb	w0, [x0]
  40633c:	cmp	w0, #0x2c
  406340:	b.ne	40634c <ferror@plt+0x435c>  // b.any
  406344:	ldr	x0, [sp, #64]
  406348:	str	x0, [sp, #56]
  40634c:	ldr	x0, [sp, #64]
  406350:	add	x0, x0, #0x1
  406354:	ldrsb	w0, [x0]
  406358:	cmp	w0, #0x0
  40635c:	b.ne	40636c <ferror@plt+0x437c>  // b.any
  406360:	ldr	x0, [sp, #64]
  406364:	add	x0, x0, #0x1
  406368:	str	x0, [sp, #56]
  40636c:	ldr	x0, [sp, #72]
  406370:	cmp	x0, #0x0
  406374:	b.eq	40640c <ferror@plt+0x441c>  // b.none
  406378:	ldr	x0, [sp, #56]
  40637c:	cmp	x0, #0x0
  406380:	b.eq	40640c <ferror@plt+0x441c>  // b.none
  406384:	ldr	x1, [sp, #56]
  406388:	ldr	x0, [sp, #72]
  40638c:	cmp	x1, x0
  406390:	b.hi	40639c <ferror@plt+0x43ac>  // b.pmore
  406394:	mov	w0, #0xffffffff            	// #-1
  406398:	b	406444 <ferror@plt+0x4454>
  40639c:	ldr	x1, [sp, #56]
  4063a0:	ldr	x0, [sp, #72]
  4063a4:	sub	x0, x1, x0
  4063a8:	ldr	x2, [sp, #24]
  4063ac:	mov	x1, x0
  4063b0:	ldr	x0, [sp, #72]
  4063b4:	blr	x2
  4063b8:	str	x0, [sp, #48]
  4063bc:	ldr	x0, [sp, #48]
  4063c0:	cmp	x0, #0x0
  4063c4:	b.ge	4063d0 <ferror@plt+0x43e0>  // b.tcont
  4063c8:	ldr	x0, [sp, #48]
  4063cc:	b	406444 <ferror@plt+0x4454>
  4063d0:	ldr	x0, [sp, #32]
  4063d4:	ldr	x1, [x0]
  4063d8:	ldr	x0, [sp, #48]
  4063dc:	orr	x1, x1, x0
  4063e0:	ldr	x0, [sp, #32]
  4063e4:	str	x1, [x0]
  4063e8:	str	xzr, [sp, #72]
  4063ec:	ldr	x0, [sp, #56]
  4063f0:	cmp	x0, #0x0
  4063f4:	b.eq	406410 <ferror@plt+0x4420>  // b.none
  4063f8:	ldr	x0, [sp, #56]
  4063fc:	ldrsb	w0, [x0]
  406400:	cmp	w0, #0x0
  406404:	b.eq	40643c <ferror@plt+0x444c>  // b.none
  406408:	b	406410 <ferror@plt+0x4420>
  40640c:	nop
  406410:	ldr	x0, [sp, #64]
  406414:	add	x0, x0, #0x1
  406418:	str	x0, [sp, #64]
  40641c:	ldr	x0, [sp, #64]
  406420:	cmp	x0, #0x0
  406424:	b.eq	406440 <ferror@plt+0x4450>  // b.none
  406428:	ldr	x0, [sp, #64]
  40642c:	ldrsb	w0, [x0]
  406430:	cmp	w0, #0x0
  406434:	b.ne	40631c <ferror@plt+0x432c>  // b.any
  406438:	b	406440 <ferror@plt+0x4450>
  40643c:	nop
  406440:	mov	w0, #0x0                   	// #0
  406444:	ldp	x29, x30, [sp], #80
  406448:	ret
  40644c:	stp	x29, x30, [sp, #-64]!
  406450:	mov	x29, sp
  406454:	str	x0, [sp, #40]
  406458:	str	x1, [sp, #32]
  40645c:	str	x2, [sp, #24]
  406460:	str	w3, [sp, #20]
  406464:	str	xzr, [sp, #56]
  406468:	ldr	x0, [sp, #40]
  40646c:	cmp	x0, #0x0
  406470:	b.ne	40647c <ferror@plt+0x448c>  // b.any
  406474:	mov	w0, #0x0                   	// #0
  406478:	b	406658 <ferror@plt+0x4668>
  40647c:	ldr	x0, [sp, #32]
  406480:	ldr	w1, [sp, #20]
  406484:	str	w1, [x0]
  406488:	ldr	x0, [sp, #32]
  40648c:	ldr	w1, [x0]
  406490:	ldr	x0, [sp, #24]
  406494:	str	w1, [x0]
  406498:	bl	401f80 <__errno_location@plt>
  40649c:	str	wzr, [x0]
  4064a0:	ldr	x0, [sp, #40]
  4064a4:	ldrsb	w0, [x0]
  4064a8:	cmp	w0, #0x3a
  4064ac:	b.ne	406520 <ferror@plt+0x4530>  // b.any
  4064b0:	ldr	x0, [sp, #40]
  4064b4:	add	x0, x0, #0x1
  4064b8:	str	x0, [sp, #40]
  4064bc:	add	x0, sp, #0x38
  4064c0:	mov	w2, #0xa                   	// #10
  4064c4:	mov	x1, x0
  4064c8:	ldr	x0, [sp, #40]
  4064cc:	bl	401e70 <strtol@plt>
  4064d0:	mov	w1, w0
  4064d4:	ldr	x0, [sp, #24]
  4064d8:	str	w1, [x0]
  4064dc:	bl	401f80 <__errno_location@plt>
  4064e0:	ldr	w0, [x0]
  4064e4:	cmp	w0, #0x0
  4064e8:	b.ne	406518 <ferror@plt+0x4528>  // b.any
  4064ec:	ldr	x0, [sp, #56]
  4064f0:	cmp	x0, #0x0
  4064f4:	b.eq	406518 <ferror@plt+0x4528>  // b.none
  4064f8:	ldr	x0, [sp, #56]
  4064fc:	ldrsb	w0, [x0]
  406500:	cmp	w0, #0x0
  406504:	b.ne	406518 <ferror@plt+0x4528>  // b.any
  406508:	ldr	x0, [sp, #56]
  40650c:	ldr	x1, [sp, #40]
  406510:	cmp	x1, x0
  406514:	b.ne	406654 <ferror@plt+0x4664>  // b.any
  406518:	mov	w0, #0xffffffff            	// #-1
  40651c:	b	406658 <ferror@plt+0x4668>
  406520:	add	x0, sp, #0x38
  406524:	mov	w2, #0xa                   	// #10
  406528:	mov	x1, x0
  40652c:	ldr	x0, [sp, #40]
  406530:	bl	401e70 <strtol@plt>
  406534:	mov	w1, w0
  406538:	ldr	x0, [sp, #32]
  40653c:	str	w1, [x0]
  406540:	ldr	x0, [sp, #32]
  406544:	ldr	w1, [x0]
  406548:	ldr	x0, [sp, #24]
  40654c:	str	w1, [x0]
  406550:	bl	401f80 <__errno_location@plt>
  406554:	ldr	w0, [x0]
  406558:	cmp	w0, #0x0
  40655c:	b.ne	40657c <ferror@plt+0x458c>  // b.any
  406560:	ldr	x0, [sp, #56]
  406564:	cmp	x0, #0x0
  406568:	b.eq	40657c <ferror@plt+0x458c>  // b.none
  40656c:	ldr	x0, [sp, #56]
  406570:	ldr	x1, [sp, #40]
  406574:	cmp	x1, x0
  406578:	b.ne	406584 <ferror@plt+0x4594>  // b.any
  40657c:	mov	w0, #0xffffffff            	// #-1
  406580:	b	406658 <ferror@plt+0x4668>
  406584:	ldr	x0, [sp, #56]
  406588:	ldrsb	w0, [x0]
  40658c:	cmp	w0, #0x3a
  406590:	b.ne	4065b8 <ferror@plt+0x45c8>  // b.any
  406594:	ldr	x0, [sp, #56]
  406598:	add	x0, x0, #0x1
  40659c:	ldrsb	w0, [x0]
  4065a0:	cmp	w0, #0x0
  4065a4:	b.ne	4065b8 <ferror@plt+0x45c8>  // b.any
  4065a8:	ldr	x0, [sp, #24]
  4065ac:	ldr	w1, [sp, #20]
  4065b0:	str	w1, [x0]
  4065b4:	b	406654 <ferror@plt+0x4664>
  4065b8:	ldr	x0, [sp, #56]
  4065bc:	ldrsb	w0, [x0]
  4065c0:	cmp	w0, #0x2d
  4065c4:	b.eq	4065d8 <ferror@plt+0x45e8>  // b.none
  4065c8:	ldr	x0, [sp, #56]
  4065cc:	ldrsb	w0, [x0]
  4065d0:	cmp	w0, #0x3a
  4065d4:	b.ne	406654 <ferror@plt+0x4664>  // b.any
  4065d8:	ldr	x0, [sp, #56]
  4065dc:	add	x0, x0, #0x1
  4065e0:	str	x0, [sp, #40]
  4065e4:	str	xzr, [sp, #56]
  4065e8:	bl	401f80 <__errno_location@plt>
  4065ec:	str	wzr, [x0]
  4065f0:	add	x0, sp, #0x38
  4065f4:	mov	w2, #0xa                   	// #10
  4065f8:	mov	x1, x0
  4065fc:	ldr	x0, [sp, #40]
  406600:	bl	401e70 <strtol@plt>
  406604:	mov	w1, w0
  406608:	ldr	x0, [sp, #24]
  40660c:	str	w1, [x0]
  406610:	bl	401f80 <__errno_location@plt>
  406614:	ldr	w0, [x0]
  406618:	cmp	w0, #0x0
  40661c:	b.ne	40664c <ferror@plt+0x465c>  // b.any
  406620:	ldr	x0, [sp, #56]
  406624:	cmp	x0, #0x0
  406628:	b.eq	40664c <ferror@plt+0x465c>  // b.none
  40662c:	ldr	x0, [sp, #56]
  406630:	ldrsb	w0, [x0]
  406634:	cmp	w0, #0x0
  406638:	b.ne	40664c <ferror@plt+0x465c>  // b.any
  40663c:	ldr	x0, [sp, #56]
  406640:	ldr	x1, [sp, #40]
  406644:	cmp	x1, x0
  406648:	b.ne	406654 <ferror@plt+0x4664>  // b.any
  40664c:	mov	w0, #0xffffffff            	// #-1
  406650:	b	406658 <ferror@plt+0x4668>
  406654:	mov	w0, #0x0                   	// #0
  406658:	ldp	x29, x30, [sp], #64
  40665c:	ret
  406660:	sub	sp, sp, #0x20
  406664:	str	x0, [sp, #8]
  406668:	str	x1, [sp]
  40666c:	ldr	x0, [sp, #8]
  406670:	str	x0, [sp, #24]
  406674:	ldr	x0, [sp]
  406678:	str	xzr, [x0]
  40667c:	b	40668c <ferror@plt+0x469c>
  406680:	ldr	x0, [sp, #24]
  406684:	add	x0, x0, #0x1
  406688:	str	x0, [sp, #24]
  40668c:	ldr	x0, [sp, #24]
  406690:	cmp	x0, #0x0
  406694:	b.eq	4066bc <ferror@plt+0x46cc>  // b.none
  406698:	ldr	x0, [sp, #24]
  40669c:	ldrsb	w0, [x0]
  4066a0:	cmp	w0, #0x2f
  4066a4:	b.ne	4066bc <ferror@plt+0x46cc>  // b.any
  4066a8:	ldr	x0, [sp, #24]
  4066ac:	add	x0, x0, #0x1
  4066b0:	ldrsb	w0, [x0]
  4066b4:	cmp	w0, #0x2f
  4066b8:	b.eq	406680 <ferror@plt+0x4690>  // b.none
  4066bc:	ldr	x0, [sp, #24]
  4066c0:	cmp	x0, #0x0
  4066c4:	b.eq	4066d8 <ferror@plt+0x46e8>  // b.none
  4066c8:	ldr	x0, [sp, #24]
  4066cc:	ldrsb	w0, [x0]
  4066d0:	cmp	w0, #0x0
  4066d4:	b.ne	4066e0 <ferror@plt+0x46f0>  // b.any
  4066d8:	mov	x0, #0x0                   	// #0
  4066dc:	b	406740 <ferror@plt+0x4750>
  4066e0:	ldr	x0, [sp]
  4066e4:	mov	x1, #0x1                   	// #1
  4066e8:	str	x1, [x0]
  4066ec:	ldr	x0, [sp, #24]
  4066f0:	add	x0, x0, #0x1
  4066f4:	str	x0, [sp, #16]
  4066f8:	b	40671c <ferror@plt+0x472c>
  4066fc:	ldr	x0, [sp]
  406700:	ldr	x0, [x0]
  406704:	add	x1, x0, #0x1
  406708:	ldr	x0, [sp]
  40670c:	str	x1, [x0]
  406710:	ldr	x0, [sp, #16]
  406714:	add	x0, x0, #0x1
  406718:	str	x0, [sp, #16]
  40671c:	ldr	x0, [sp, #16]
  406720:	ldrsb	w0, [x0]
  406724:	cmp	w0, #0x0
  406728:	b.eq	40673c <ferror@plt+0x474c>  // b.none
  40672c:	ldr	x0, [sp, #16]
  406730:	ldrsb	w0, [x0]
  406734:	cmp	w0, #0x2f
  406738:	b.ne	4066fc <ferror@plt+0x470c>  // b.any
  40673c:	ldr	x0, [sp, #24]
  406740:	add	sp, sp, #0x20
  406744:	ret
  406748:	stp	x29, x30, [sp, #-64]!
  40674c:	mov	x29, sp
  406750:	str	x0, [sp, #24]
  406754:	str	x1, [sp, #16]
  406758:	b	406858 <ferror@plt+0x4868>
  40675c:	add	x0, sp, #0x28
  406760:	mov	x1, x0
  406764:	ldr	x0, [sp, #24]
  406768:	bl	406660 <ferror@plt+0x4670>
  40676c:	str	x0, [sp, #56]
  406770:	add	x0, sp, #0x20
  406774:	mov	x1, x0
  406778:	ldr	x0, [sp, #16]
  40677c:	bl	406660 <ferror@plt+0x4670>
  406780:	str	x0, [sp, #48]
  406784:	ldr	x1, [sp, #40]
  406788:	ldr	x0, [sp, #32]
  40678c:	add	x0, x1, x0
  406790:	cmp	x0, #0x0
  406794:	b.ne	4067a0 <ferror@plt+0x47b0>  // b.any
  406798:	mov	w0, #0x1                   	// #1
  40679c:	b	406874 <ferror@plt+0x4884>
  4067a0:	ldr	x1, [sp, #40]
  4067a4:	ldr	x0, [sp, #32]
  4067a8:	add	x0, x1, x0
  4067ac:	cmp	x0, #0x1
  4067b0:	b.ne	4067f4 <ferror@plt+0x4804>  // b.any
  4067b4:	ldr	x0, [sp, #56]
  4067b8:	cmp	x0, #0x0
  4067bc:	b.eq	4067d0 <ferror@plt+0x47e0>  // b.none
  4067c0:	ldr	x0, [sp, #56]
  4067c4:	ldrsb	w0, [x0]
  4067c8:	cmp	w0, #0x2f
  4067cc:	b.eq	4067ec <ferror@plt+0x47fc>  // b.none
  4067d0:	ldr	x0, [sp, #48]
  4067d4:	cmp	x0, #0x0
  4067d8:	b.eq	4067f4 <ferror@plt+0x4804>  // b.none
  4067dc:	ldr	x0, [sp, #48]
  4067e0:	ldrsb	w0, [x0]
  4067e4:	cmp	w0, #0x2f
  4067e8:	b.ne	4067f4 <ferror@plt+0x4804>  // b.any
  4067ec:	mov	w0, #0x1                   	// #1
  4067f0:	b	406874 <ferror@plt+0x4884>
  4067f4:	ldr	x0, [sp, #56]
  4067f8:	cmp	x0, #0x0
  4067fc:	b.eq	406870 <ferror@plt+0x4880>  // b.none
  406800:	ldr	x0, [sp, #48]
  406804:	cmp	x0, #0x0
  406808:	b.eq	406870 <ferror@plt+0x4880>  // b.none
  40680c:	ldr	x1, [sp, #40]
  406810:	ldr	x0, [sp, #32]
  406814:	cmp	x1, x0
  406818:	b.ne	406870 <ferror@plt+0x4880>  // b.any
  40681c:	ldr	x0, [sp, #40]
  406820:	mov	x2, x0
  406824:	ldr	x1, [sp, #48]
  406828:	ldr	x0, [sp, #56]
  40682c:	bl	401ce0 <strncmp@plt>
  406830:	cmp	w0, #0x0
  406834:	b.ne	406870 <ferror@plt+0x4880>  // b.any
  406838:	ldr	x0, [sp, #40]
  40683c:	ldr	x1, [sp, #56]
  406840:	add	x0, x1, x0
  406844:	str	x0, [sp, #24]
  406848:	ldr	x0, [sp, #32]
  40684c:	ldr	x1, [sp, #48]
  406850:	add	x0, x1, x0
  406854:	str	x0, [sp, #16]
  406858:	ldr	x0, [sp, #24]
  40685c:	cmp	x0, #0x0
  406860:	b.eq	406870 <ferror@plt+0x4880>  // b.none
  406864:	ldr	x0, [sp, #16]
  406868:	cmp	x0, #0x0
  40686c:	b.ne	40675c <ferror@plt+0x476c>  // b.any
  406870:	mov	w0, #0x0                   	// #0
  406874:	ldp	x29, x30, [sp], #64
  406878:	ret
  40687c:	stp	x29, x30, [sp, #-64]!
  406880:	mov	x29, sp
  406884:	str	x0, [sp, #40]
  406888:	str	x1, [sp, #32]
  40688c:	str	x2, [sp, #24]
  406890:	ldr	x0, [sp, #40]
  406894:	cmp	x0, #0x0
  406898:	b.ne	4068b8 <ferror@plt+0x48c8>  // b.any
  40689c:	ldr	x0, [sp, #32]
  4068a0:	cmp	x0, #0x0
  4068a4:	b.ne	4068b8 <ferror@plt+0x48c8>  // b.any
  4068a8:	adrp	x0, 409000 <ferror@plt+0x7010>
  4068ac:	add	x0, x0, #0xc0
  4068b0:	bl	401d60 <strdup@plt>
  4068b4:	b	4069dc <ferror@plt+0x49ec>
  4068b8:	ldr	x0, [sp, #40]
  4068bc:	cmp	x0, #0x0
  4068c0:	b.ne	4068d4 <ferror@plt+0x48e4>  // b.any
  4068c4:	ldr	x1, [sp, #24]
  4068c8:	ldr	x0, [sp, #32]
  4068cc:	bl	401ec0 <strndup@plt>
  4068d0:	b	4069dc <ferror@plt+0x49ec>
  4068d4:	ldr	x0, [sp, #32]
  4068d8:	cmp	x0, #0x0
  4068dc:	b.ne	4068ec <ferror@plt+0x48fc>  // b.any
  4068e0:	ldr	x0, [sp, #40]
  4068e4:	bl	401d60 <strdup@plt>
  4068e8:	b	4069dc <ferror@plt+0x49ec>
  4068ec:	ldr	x0, [sp, #40]
  4068f0:	cmp	x0, #0x0
  4068f4:	b.ne	406918 <ferror@plt+0x4928>  // b.any
  4068f8:	adrp	x0, 409000 <ferror@plt+0x7010>
  4068fc:	add	x3, x0, #0x120
  406900:	mov	w2, #0x383                 	// #899
  406904:	adrp	x0, 409000 <ferror@plt+0x7010>
  406908:	add	x1, x0, #0xc8
  40690c:	adrp	x0, 409000 <ferror@plt+0x7010>
  406910:	add	x0, x0, #0xd8
  406914:	bl	401f70 <__assert_fail@plt>
  406918:	ldr	x0, [sp, #32]
  40691c:	cmp	x0, #0x0
  406920:	b.ne	406944 <ferror@plt+0x4954>  // b.any
  406924:	adrp	x0, 409000 <ferror@plt+0x7010>
  406928:	add	x3, x0, #0x120
  40692c:	mov	w2, #0x384                 	// #900
  406930:	adrp	x0, 409000 <ferror@plt+0x7010>
  406934:	add	x1, x0, #0xc8
  406938:	adrp	x0, 409000 <ferror@plt+0x7010>
  40693c:	add	x0, x0, #0xe0
  406940:	bl	401f70 <__assert_fail@plt>
  406944:	ldr	x0, [sp, #40]
  406948:	bl	401b30 <strlen@plt>
  40694c:	str	x0, [sp, #56]
  406950:	ldr	x0, [sp, #56]
  406954:	mvn	x0, x0
  406958:	ldr	x1, [sp, #24]
  40695c:	cmp	x1, x0
  406960:	b.ls	40696c <ferror@plt+0x497c>  // b.plast
  406964:	mov	x0, #0x0                   	// #0
  406968:	b	4069dc <ferror@plt+0x49ec>
  40696c:	ldr	x1, [sp, #56]
  406970:	ldr	x0, [sp, #24]
  406974:	add	x0, x1, x0
  406978:	add	x0, x0, #0x1
  40697c:	bl	401cb0 <malloc@plt>
  406980:	str	x0, [sp, #48]
  406984:	ldr	x0, [sp, #48]
  406988:	cmp	x0, #0x0
  40698c:	b.ne	406998 <ferror@plt+0x49a8>  // b.any
  406990:	mov	x0, #0x0                   	// #0
  406994:	b	4069dc <ferror@plt+0x49ec>
  406998:	ldr	x2, [sp, #56]
  40699c:	ldr	x1, [sp, #40]
  4069a0:	ldr	x0, [sp, #48]
  4069a4:	bl	401af0 <memcpy@plt>
  4069a8:	ldr	x1, [sp, #48]
  4069ac:	ldr	x0, [sp, #56]
  4069b0:	add	x0, x1, x0
  4069b4:	ldr	x2, [sp, #24]
  4069b8:	ldr	x1, [sp, #32]
  4069bc:	bl	401af0 <memcpy@plt>
  4069c0:	ldr	x1, [sp, #56]
  4069c4:	ldr	x0, [sp, #24]
  4069c8:	add	x0, x1, x0
  4069cc:	ldr	x1, [sp, #48]
  4069d0:	add	x0, x1, x0
  4069d4:	strb	wzr, [x0]
  4069d8:	ldr	x0, [sp, #48]
  4069dc:	ldp	x29, x30, [sp], #64
  4069e0:	ret
  4069e4:	stp	x29, x30, [sp, #-32]!
  4069e8:	mov	x29, sp
  4069ec:	str	x0, [sp, #24]
  4069f0:	str	x1, [sp, #16]
  4069f4:	ldr	x0, [sp, #16]
  4069f8:	cmp	x0, #0x0
  4069fc:	b.eq	406a0c <ferror@plt+0x4a1c>  // b.none
  406a00:	ldr	x0, [sp, #16]
  406a04:	bl	401b30 <strlen@plt>
  406a08:	b	406a10 <ferror@plt+0x4a20>
  406a0c:	mov	x0, #0x0                   	// #0
  406a10:	mov	x2, x0
  406a14:	ldr	x1, [sp, #16]
  406a18:	ldr	x0, [sp, #24]
  406a1c:	bl	40687c <ferror@plt+0x488c>
  406a20:	ldp	x29, x30, [sp], #32
  406a24:	ret
  406a28:	stp	x29, x30, [sp, #-304]!
  406a2c:	mov	x29, sp
  406a30:	str	x0, [sp, #56]
  406a34:	str	x1, [sp, #48]
  406a38:	str	x2, [sp, #256]
  406a3c:	str	x3, [sp, #264]
  406a40:	str	x4, [sp, #272]
  406a44:	str	x5, [sp, #280]
  406a48:	str	x6, [sp, #288]
  406a4c:	str	x7, [sp, #296]
  406a50:	str	q0, [sp, #128]
  406a54:	str	q1, [sp, #144]
  406a58:	str	q2, [sp, #160]
  406a5c:	str	q3, [sp, #176]
  406a60:	str	q4, [sp, #192]
  406a64:	str	q5, [sp, #208]
  406a68:	str	q6, [sp, #224]
  406a6c:	str	q7, [sp, #240]
  406a70:	add	x0, sp, #0x130
  406a74:	str	x0, [sp, #80]
  406a78:	add	x0, sp, #0x130
  406a7c:	str	x0, [sp, #88]
  406a80:	add	x0, sp, #0x100
  406a84:	str	x0, [sp, #96]
  406a88:	mov	w0, #0xffffffd0            	// #-48
  406a8c:	str	w0, [sp, #104]
  406a90:	mov	w0, #0xffffff80            	// #-128
  406a94:	str	w0, [sp, #108]
  406a98:	add	x2, sp, #0x10
  406a9c:	add	x3, sp, #0x50
  406aa0:	ldp	x0, x1, [x3]
  406aa4:	stp	x0, x1, [x2]
  406aa8:	ldp	x0, x1, [x3, #16]
  406aac:	stp	x0, x1, [x2, #16]
  406ab0:	add	x1, sp, #0x10
  406ab4:	add	x0, sp, #0x48
  406ab8:	mov	x2, x1
  406abc:	ldr	x1, [sp, #48]
  406ac0:	bl	401eb0 <vasprintf@plt>
  406ac4:	str	w0, [sp, #124]
  406ac8:	ldr	w0, [sp, #124]
  406acc:	cmp	w0, #0x0
  406ad0:	b.ge	406adc <ferror@plt+0x4aec>  // b.tcont
  406ad4:	mov	x0, #0x0                   	// #0
  406ad8:	b	406b04 <ferror@plt+0x4b14>
  406adc:	ldr	x0, [sp, #72]
  406ae0:	ldrsw	x1, [sp, #124]
  406ae4:	mov	x2, x1
  406ae8:	mov	x1, x0
  406aec:	ldr	x0, [sp, #56]
  406af0:	bl	40687c <ferror@plt+0x488c>
  406af4:	str	x0, [sp, #112]
  406af8:	ldr	x0, [sp, #72]
  406afc:	bl	401e80 <free@plt>
  406b00:	ldr	x0, [sp, #112]
  406b04:	ldp	x29, x30, [sp], #304
  406b08:	ret
  406b0c:	stp	x29, x30, [sp, #-48]!
  406b10:	mov	x29, sp
  406b14:	str	x0, [sp, #24]
  406b18:	str	x1, [sp, #16]
  406b1c:	str	wzr, [sp, #44]
  406b20:	str	wzr, [sp, #40]
  406b24:	b	406b90 <ferror@plt+0x4ba0>
  406b28:	ldr	w0, [sp, #44]
  406b2c:	cmp	w0, #0x0
  406b30:	b.eq	406b3c <ferror@plt+0x4b4c>  // b.none
  406b34:	str	wzr, [sp, #44]
  406b38:	b	406b84 <ferror@plt+0x4b94>
  406b3c:	ldrsw	x0, [sp, #40]
  406b40:	ldr	x1, [sp, #24]
  406b44:	add	x0, x1, x0
  406b48:	ldrsb	w0, [x0]
  406b4c:	cmp	w0, #0x5c
  406b50:	b.ne	406b60 <ferror@plt+0x4b70>  // b.any
  406b54:	mov	w0, #0x1                   	// #1
  406b58:	str	w0, [sp, #44]
  406b5c:	b	406b84 <ferror@plt+0x4b94>
  406b60:	ldrsw	x0, [sp, #40]
  406b64:	ldr	x1, [sp, #24]
  406b68:	add	x0, x1, x0
  406b6c:	ldrsb	w0, [x0]
  406b70:	mov	w1, w0
  406b74:	ldr	x0, [sp, #16]
  406b78:	bl	401ee0 <strchr@plt>
  406b7c:	cmp	x0, #0x0
  406b80:	b.ne	406bac <ferror@plt+0x4bbc>  // b.any
  406b84:	ldr	w0, [sp, #40]
  406b88:	add	w0, w0, #0x1
  406b8c:	str	w0, [sp, #40]
  406b90:	ldrsw	x0, [sp, #40]
  406b94:	ldr	x1, [sp, #24]
  406b98:	add	x0, x1, x0
  406b9c:	ldrsb	w0, [x0]
  406ba0:	cmp	w0, #0x0
  406ba4:	b.ne	406b28 <ferror@plt+0x4b38>  // b.any
  406ba8:	b	406bb0 <ferror@plt+0x4bc0>
  406bac:	nop
  406bb0:	ldr	w1, [sp, #40]
  406bb4:	ldr	w0, [sp, #44]
  406bb8:	sub	w0, w1, w0
  406bbc:	sxtw	x0, w0
  406bc0:	ldp	x29, x30, [sp], #48
  406bc4:	ret
  406bc8:	stp	x29, x30, [sp, #-64]!
  406bcc:	mov	x29, sp
  406bd0:	str	x0, [sp, #40]
  406bd4:	str	x1, [sp, #32]
  406bd8:	str	x2, [sp, #24]
  406bdc:	str	w3, [sp, #20]
  406be0:	ldr	x0, [sp, #40]
  406be4:	ldr	x0, [x0]
  406be8:	str	x0, [sp, #56]
  406bec:	ldr	x0, [sp, #56]
  406bf0:	ldrsb	w0, [x0]
  406bf4:	cmp	w0, #0x0
  406bf8:	b.ne	406c38 <ferror@plt+0x4c48>  // b.any
  406bfc:	ldr	x0, [sp, #40]
  406c00:	ldr	x0, [x0]
  406c04:	ldrsb	w0, [x0]
  406c08:	cmp	w0, #0x0
  406c0c:	b.eq	406c30 <ferror@plt+0x4c40>  // b.none
  406c10:	adrp	x0, 409000 <ferror@plt+0x7010>
  406c14:	add	x3, x0, #0x130
  406c18:	mov	w2, #0x3c6                 	// #966
  406c1c:	adrp	x0, 409000 <ferror@plt+0x7010>
  406c20:	add	x1, x0, #0xc8
  406c24:	adrp	x0, 409000 <ferror@plt+0x7010>
  406c28:	add	x0, x0, #0xe8
  406c2c:	bl	401f70 <__assert_fail@plt>
  406c30:	mov	x0, #0x0                   	// #0
  406c34:	b	406e68 <ferror@plt+0x4e78>
  406c38:	ldr	x1, [sp, #24]
  406c3c:	ldr	x0, [sp, #56]
  406c40:	bl	401ed0 <strspn@plt>
  406c44:	mov	x1, x0
  406c48:	ldr	x0, [sp, #56]
  406c4c:	add	x0, x0, x1
  406c50:	str	x0, [sp, #56]
  406c54:	ldr	x0, [sp, #56]
  406c58:	ldrsb	w0, [x0]
  406c5c:	cmp	w0, #0x0
  406c60:	b.ne	406c78 <ferror@plt+0x4c88>  // b.any
  406c64:	ldr	x0, [sp, #40]
  406c68:	ldr	x1, [sp, #56]
  406c6c:	str	x1, [x0]
  406c70:	mov	x0, #0x0                   	// #0
  406c74:	b	406e68 <ferror@plt+0x4e78>
  406c78:	ldr	w0, [sp, #20]
  406c7c:	cmp	w0, #0x0
  406c80:	b.eq	406d9c <ferror@plt+0x4dac>  // b.none
  406c84:	ldr	x0, [sp, #56]
  406c88:	ldrsb	w0, [x0]
  406c8c:	mov	w1, w0
  406c90:	adrp	x0, 409000 <ferror@plt+0x7010>
  406c94:	add	x0, x0, #0xf8
  406c98:	bl	401ee0 <strchr@plt>
  406c9c:	cmp	x0, #0x0
  406ca0:	b.eq	406d9c <ferror@plt+0x4dac>  // b.none
  406ca4:	ldr	x0, [sp, #56]
  406ca8:	ldrsb	w0, [x0]
  406cac:	strb	w0, [sp, #48]
  406cb0:	strb	wzr, [sp, #49]
  406cb4:	ldr	x0, [sp, #56]
  406cb8:	add	x0, x0, #0x1
  406cbc:	add	x1, sp, #0x30
  406cc0:	bl	406b0c <ferror@plt+0x4b1c>
  406cc4:	mov	x1, x0
  406cc8:	ldr	x0, [sp, #32]
  406ccc:	str	x1, [x0]
  406cd0:	ldr	x0, [sp, #32]
  406cd4:	ldr	x0, [x0]
  406cd8:	add	x0, x0, #0x1
  406cdc:	ldr	x1, [sp, #56]
  406ce0:	add	x0, x1, x0
  406ce4:	ldrsb	w0, [x0]
  406ce8:	cmp	w0, #0x0
  406cec:	b.eq	406d60 <ferror@plt+0x4d70>  // b.none
  406cf0:	ldr	x0, [sp, #32]
  406cf4:	ldr	x0, [x0]
  406cf8:	add	x0, x0, #0x1
  406cfc:	ldr	x1, [sp, #56]
  406d00:	add	x0, x1, x0
  406d04:	ldrsb	w1, [x0]
  406d08:	ldrsb	w0, [sp, #48]
  406d0c:	cmp	w1, w0
  406d10:	b.ne	406d60 <ferror@plt+0x4d70>  // b.any
  406d14:	ldr	x0, [sp, #32]
  406d18:	ldr	x0, [x0]
  406d1c:	add	x0, x0, #0x2
  406d20:	ldr	x1, [sp, #56]
  406d24:	add	x0, x1, x0
  406d28:	ldrsb	w0, [x0]
  406d2c:	cmp	w0, #0x0
  406d30:	b.eq	406d74 <ferror@plt+0x4d84>  // b.none
  406d34:	ldr	x0, [sp, #32]
  406d38:	ldr	x0, [x0]
  406d3c:	add	x0, x0, #0x2
  406d40:	ldr	x1, [sp, #56]
  406d44:	add	x0, x1, x0
  406d48:	ldrsb	w0, [x0]
  406d4c:	mov	w1, w0
  406d50:	ldr	x0, [sp, #24]
  406d54:	bl	401ee0 <strchr@plt>
  406d58:	cmp	x0, #0x0
  406d5c:	b.ne	406d74 <ferror@plt+0x4d84>  // b.any
  406d60:	ldr	x0, [sp, #40]
  406d64:	ldr	x1, [sp, #56]
  406d68:	str	x1, [x0]
  406d6c:	mov	x0, #0x0                   	// #0
  406d70:	b	406e68 <ferror@plt+0x4e78>
  406d74:	ldr	x0, [sp, #56]
  406d78:	add	x1, x0, #0x1
  406d7c:	str	x1, [sp, #56]
  406d80:	ldr	x1, [sp, #32]
  406d84:	ldr	x1, [x1]
  406d88:	add	x1, x1, #0x2
  406d8c:	add	x1, x0, x1
  406d90:	ldr	x0, [sp, #40]
  406d94:	str	x1, [x0]
  406d98:	b	406e64 <ferror@plt+0x4e74>
  406d9c:	ldr	w0, [sp, #20]
  406da0:	cmp	w0, #0x0
  406da4:	b.eq	406e34 <ferror@plt+0x4e44>  // b.none
  406da8:	ldr	x1, [sp, #24]
  406dac:	ldr	x0, [sp, #56]
  406db0:	bl	406b0c <ferror@plt+0x4b1c>
  406db4:	mov	x1, x0
  406db8:	ldr	x0, [sp, #32]
  406dbc:	str	x1, [x0]
  406dc0:	ldr	x0, [sp, #32]
  406dc4:	ldr	x0, [x0]
  406dc8:	ldr	x1, [sp, #56]
  406dcc:	add	x0, x1, x0
  406dd0:	ldrsb	w0, [x0]
  406dd4:	cmp	w0, #0x0
  406dd8:	b.eq	406e18 <ferror@plt+0x4e28>  // b.none
  406ddc:	ldr	x0, [sp, #32]
  406de0:	ldr	x0, [x0]
  406de4:	ldr	x1, [sp, #56]
  406de8:	add	x0, x1, x0
  406dec:	ldrsb	w0, [x0]
  406df0:	mov	w1, w0
  406df4:	ldr	x0, [sp, #24]
  406df8:	bl	401ee0 <strchr@plt>
  406dfc:	cmp	x0, #0x0
  406e00:	b.ne	406e18 <ferror@plt+0x4e28>  // b.any
  406e04:	ldr	x0, [sp, #40]
  406e08:	ldr	x1, [sp, #56]
  406e0c:	str	x1, [x0]
  406e10:	mov	x0, #0x0                   	// #0
  406e14:	b	406e68 <ferror@plt+0x4e78>
  406e18:	ldr	x0, [sp, #32]
  406e1c:	ldr	x0, [x0]
  406e20:	ldr	x1, [sp, #56]
  406e24:	add	x1, x1, x0
  406e28:	ldr	x0, [sp, #40]
  406e2c:	str	x1, [x0]
  406e30:	b	406e64 <ferror@plt+0x4e74>
  406e34:	ldr	x1, [sp, #24]
  406e38:	ldr	x0, [sp, #56]
  406e3c:	bl	401f50 <strcspn@plt>
  406e40:	mov	x1, x0
  406e44:	ldr	x0, [sp, #32]
  406e48:	str	x1, [x0]
  406e4c:	ldr	x0, [sp, #32]
  406e50:	ldr	x0, [x0]
  406e54:	ldr	x1, [sp, #56]
  406e58:	add	x1, x1, x0
  406e5c:	ldr	x0, [sp, #40]
  406e60:	str	x1, [x0]
  406e64:	ldr	x0, [sp, #56]
  406e68:	ldp	x29, x30, [sp], #64
  406e6c:	ret
  406e70:	stp	x29, x30, [sp, #-48]!
  406e74:	mov	x29, sp
  406e78:	str	x0, [sp, #24]
  406e7c:	ldr	x0, [sp, #24]
  406e80:	bl	401d10 <fgetc@plt>
  406e84:	str	w0, [sp, #44]
  406e88:	ldr	w0, [sp, #44]
  406e8c:	cmn	w0, #0x1
  406e90:	b.ne	406e9c <ferror@plt+0x4eac>  // b.any
  406e94:	mov	w0, #0x1                   	// #1
  406e98:	b	406eac <ferror@plt+0x4ebc>
  406e9c:	ldr	w0, [sp, #44]
  406ea0:	cmp	w0, #0xa
  406ea4:	b.ne	406e7c <ferror@plt+0x4e8c>  // b.any
  406ea8:	mov	w0, #0x0                   	// #0
  406eac:	ldp	x29, x30, [sp], #48
  406eb0:	ret
  406eb4:	stp	x29, x30, [sp, #-48]!
  406eb8:	mov	x29, sp
  406ebc:	str	x0, [sp, #24]
  406ec0:	str	x1, [sp, #16]
  406ec4:	ldr	x0, [sp, #16]
  406ec8:	cmp	x0, #0x0
  406ecc:	b.eq	406edc <ferror@plt+0x4eec>  // b.none
  406ed0:	ldr	x0, [sp, #16]
  406ed4:	bl	401b30 <strlen@plt>
  406ed8:	b	406ee0 <ferror@plt+0x4ef0>
  406edc:	mov	x0, #0x0                   	// #0
  406ee0:	str	x0, [sp, #40]
  406ee4:	ldr	x0, [sp, #24]
  406ee8:	cmp	x0, #0x0
  406eec:	b.eq	406f24 <ferror@plt+0x4f34>  // b.none
  406ef0:	ldr	x0, [sp, #40]
  406ef4:	cmp	x0, #0x0
  406ef8:	b.eq	406f24 <ferror@plt+0x4f34>  // b.none
  406efc:	ldr	x2, [sp, #40]
  406f00:	ldr	x1, [sp, #16]
  406f04:	ldr	x0, [sp, #24]
  406f08:	bl	401ce0 <strncmp@plt>
  406f0c:	cmp	w0, #0x0
  406f10:	b.ne	406f24 <ferror@plt+0x4f34>  // b.any
  406f14:	ldr	x1, [sp, #24]
  406f18:	ldr	x0, [sp, #40]
  406f1c:	add	x0, x1, x0
  406f20:	b	406f28 <ferror@plt+0x4f38>
  406f24:	mov	x0, #0x0                   	// #0
  406f28:	ldp	x29, x30, [sp], #48
  406f2c:	ret
  406f30:	stp	x29, x30, [sp, #-48]!
  406f34:	mov	x29, sp
  406f38:	str	x0, [sp, #24]
  406f3c:	str	x1, [sp, #16]
  406f40:	ldr	x0, [sp, #16]
  406f44:	cmp	x0, #0x0
  406f48:	b.eq	406f58 <ferror@plt+0x4f68>  // b.none
  406f4c:	ldr	x0, [sp, #16]
  406f50:	bl	401b30 <strlen@plt>
  406f54:	b	406f5c <ferror@plt+0x4f6c>
  406f58:	mov	x0, #0x0                   	// #0
  406f5c:	str	x0, [sp, #40]
  406f60:	ldr	x0, [sp, #24]
  406f64:	cmp	x0, #0x0
  406f68:	b.eq	406fa0 <ferror@plt+0x4fb0>  // b.none
  406f6c:	ldr	x0, [sp, #40]
  406f70:	cmp	x0, #0x0
  406f74:	b.eq	406fa0 <ferror@plt+0x4fb0>  // b.none
  406f78:	ldr	x2, [sp, #40]
  406f7c:	ldr	x1, [sp, #16]
  406f80:	ldr	x0, [sp, #24]
  406f84:	bl	401ea0 <strncasecmp@plt>
  406f88:	cmp	w0, #0x0
  406f8c:	b.ne	406fa0 <ferror@plt+0x4fb0>  // b.any
  406f90:	ldr	x1, [sp, #24]
  406f94:	ldr	x0, [sp, #40]
  406f98:	add	x0, x1, x0
  406f9c:	b	406fa4 <ferror@plt+0x4fb4>
  406fa0:	mov	x0, #0x0                   	// #0
  406fa4:	ldp	x29, x30, [sp], #48
  406fa8:	ret
  406fac:	stp	x29, x30, [sp, #-48]!
  406fb0:	mov	x29, sp
  406fb4:	str	x0, [sp, #24]
  406fb8:	str	x1, [sp, #16]
  406fbc:	ldr	x0, [sp, #24]
  406fc0:	cmp	x0, #0x0
  406fc4:	b.eq	406fd4 <ferror@plt+0x4fe4>  // b.none
  406fc8:	ldr	x0, [sp, #24]
  406fcc:	bl	401b30 <strlen@plt>
  406fd0:	b	406fd8 <ferror@plt+0x4fe8>
  406fd4:	mov	x0, #0x0                   	// #0
  406fd8:	str	x0, [sp, #40]
  406fdc:	ldr	x0, [sp, #16]
  406fe0:	cmp	x0, #0x0
  406fe4:	b.eq	406ff4 <ferror@plt+0x5004>  // b.none
  406fe8:	ldr	x0, [sp, #16]
  406fec:	bl	401b30 <strlen@plt>
  406ff0:	b	406ff8 <ferror@plt+0x5008>
  406ff4:	mov	x0, #0x0                   	// #0
  406ff8:	str	x0, [sp, #32]
  406ffc:	ldr	x0, [sp, #32]
  407000:	cmp	x0, #0x0
  407004:	b.ne	407018 <ferror@plt+0x5028>  // b.any
  407008:	ldr	x1, [sp, #24]
  40700c:	ldr	x0, [sp, #40]
  407010:	add	x0, x1, x0
  407014:	b	407074 <ferror@plt+0x5084>
  407018:	ldr	x1, [sp, #40]
  40701c:	ldr	x0, [sp, #32]
  407020:	cmp	x1, x0
  407024:	b.cs	407030 <ferror@plt+0x5040>  // b.hs, b.nlast
  407028:	mov	x0, #0x0                   	// #0
  40702c:	b	407074 <ferror@plt+0x5084>
  407030:	ldr	x1, [sp, #40]
  407034:	ldr	x0, [sp, #32]
  407038:	sub	x0, x1, x0
  40703c:	ldr	x1, [sp, #24]
  407040:	add	x0, x1, x0
  407044:	ldr	x2, [sp, #32]
  407048:	ldr	x1, [sp, #16]
  40704c:	bl	401e10 <memcmp@plt>
  407050:	cmp	w0, #0x0
  407054:	b.eq	407060 <ferror@plt+0x5070>  // b.none
  407058:	mov	x0, #0x0                   	// #0
  40705c:	b	407074 <ferror@plt+0x5084>
  407060:	ldr	x1, [sp, #40]
  407064:	ldr	x0, [sp, #32]
  407068:	sub	x0, x1, x0
  40706c:	ldr	x1, [sp, #24]
  407070:	add	x0, x1, x0
  407074:	ldp	x29, x30, [sp], #48
  407078:	ret
  40707c:	stp	x29, x30, [sp, #-128]!
  407080:	mov	x29, sp
  407084:	str	x19, [sp, #16]
  407088:	str	x0, [sp, #40]
  40708c:	str	x1, [sp, #32]
  407090:	str	xzr, [sp, #112]
  407094:	str	wzr, [sp, #108]
  407098:	ldr	x0, [sp, #40]
  40709c:	cmp	x0, #0x0
  4070a0:	b.ne	4070c4 <ferror@plt+0x50d4>  // b.any
  4070a4:	adrp	x0, 409000 <ferror@plt+0x7010>
  4070a8:	add	x3, x0, #0x300
  4070ac:	mov	w2, #0x4d                  	// #77
  4070b0:	adrp	x0, 409000 <ferror@plt+0x7010>
  4070b4:	add	x1, x0, #0x138
  4070b8:	adrp	x0, 409000 <ferror@plt+0x7010>
  4070bc:	add	x0, x0, #0x148
  4070c0:	bl	401f70 <__assert_fail@plt>
  4070c4:	ldr	x0, [sp, #32]
  4070c8:	cmp	x0, #0x0
  4070cc:	b.ne	4070f0 <ferror@plt+0x5100>  // b.any
  4070d0:	adrp	x0, 409000 <ferror@plt+0x7010>
  4070d4:	add	x3, x0, #0x300
  4070d8:	mov	w2, #0x4e                  	// #78
  4070dc:	adrp	x0, 409000 <ferror@plt+0x7010>
  4070e0:	add	x1, x0, #0x138
  4070e4:	adrp	x0, 409000 <ferror@plt+0x7010>
  4070e8:	add	x0, x0, #0x150
  4070ec:	bl	401f70 <__assert_fail@plt>
  4070f0:	ldr	x0, [sp, #40]
  4070f4:	str	x0, [sp, #120]
  4070f8:	str	xzr, [sp, #96]
  4070fc:	str	wzr, [sp, #88]
  407100:	adrp	x0, 409000 <ferror@plt+0x7010>
  407104:	add	x1, x0, #0x158
  407108:	ldr	x0, [sp, #120]
  40710c:	bl	401ed0 <strspn@plt>
  407110:	mov	x1, x0
  407114:	ldr	x0, [sp, #120]
  407118:	add	x0, x0, x1
  40711c:	str	x0, [sp, #120]
  407120:	ldr	x0, [sp, #120]
  407124:	ldrsb	w0, [x0]
  407128:	cmp	w0, #0x0
  40712c:	b.ne	407158 <ferror@plt+0x5168>  // b.any
  407130:	ldr	w0, [sp, #108]
  407134:	cmp	w0, #0x0
  407138:	b.ne	407144 <ferror@plt+0x5154>  // b.any
  40713c:	mov	w0, #0xffffffea            	// #-22
  407140:	b	4073a0 <ferror@plt+0x53b0>
  407144:	ldr	x0, [sp, #32]
  407148:	ldr	x1, [sp, #112]
  40714c:	str	x1, [x0]
  407150:	mov	w0, #0x0                   	// #0
  407154:	b	4073a0 <ferror@plt+0x53b0>
  407158:	bl	401f80 <__errno_location@plt>
  40715c:	str	wzr, [x0]
  407160:	add	x0, sp, #0x38
  407164:	mov	w2, #0xa                   	// #10
  407168:	mov	x1, x0
  40716c:	ldr	x0, [sp, #120]
  407170:	bl	401ba0 <strtoll@plt>
  407174:	str	x0, [sp, #72]
  407178:	bl	401f80 <__errno_location@plt>
  40717c:	ldr	w0, [x0]
  407180:	cmp	w0, #0x0
  407184:	b.le	407198 <ferror@plt+0x51a8>
  407188:	bl	401f80 <__errno_location@plt>
  40718c:	ldr	w0, [x0]
  407190:	neg	w0, w0
  407194:	b	4073a0 <ferror@plt+0x53b0>
  407198:	ldr	x0, [sp, #72]
  40719c:	cmp	x0, #0x0
  4071a0:	b.ge	4071ac <ferror@plt+0x51bc>  // b.tcont
  4071a4:	mov	w0, #0xffffffde            	// #-34
  4071a8:	b	4073a0 <ferror@plt+0x53b0>
  4071ac:	ldr	x0, [sp, #56]
  4071b0:	ldrsb	w0, [x0]
  4071b4:	cmp	w0, #0x2e
  4071b8:	b.ne	407248 <ferror@plt+0x5258>  // b.any
  4071bc:	ldr	x0, [sp, #56]
  4071c0:	add	x0, x0, #0x1
  4071c4:	str	x0, [sp, #64]
  4071c8:	bl	401f80 <__errno_location@plt>
  4071cc:	str	wzr, [x0]
  4071d0:	add	x0, sp, #0x38
  4071d4:	mov	w2, #0xa                   	// #10
  4071d8:	mov	x1, x0
  4071dc:	ldr	x0, [sp, #64]
  4071e0:	bl	401ba0 <strtoll@plt>
  4071e4:	str	x0, [sp, #96]
  4071e8:	bl	401f80 <__errno_location@plt>
  4071ec:	ldr	w0, [x0]
  4071f0:	cmp	w0, #0x0
  4071f4:	b.le	407208 <ferror@plt+0x5218>
  4071f8:	bl	401f80 <__errno_location@plt>
  4071fc:	ldr	w0, [x0]
  407200:	neg	w0, w0
  407204:	b	4073a0 <ferror@plt+0x53b0>
  407208:	ldr	x0, [sp, #96]
  40720c:	cmp	x0, #0x0
  407210:	b.ge	40721c <ferror@plt+0x522c>  // b.tcont
  407214:	mov	w0, #0xffffffde            	// #-34
  407218:	b	4073a0 <ferror@plt+0x53b0>
  40721c:	ldr	x0, [sp, #56]
  407220:	ldr	x1, [sp, #64]
  407224:	cmp	x1, x0
  407228:	b.ne	407234 <ferror@plt+0x5244>  // b.any
  40722c:	mov	w0, #0xffffffea            	// #-22
  407230:	b	4073a0 <ferror@plt+0x53b0>
  407234:	ldr	x1, [sp, #56]
  407238:	ldr	x0, [sp, #64]
  40723c:	sub	x0, x1, x0
  407240:	str	w0, [sp, #88]
  407244:	b	407260 <ferror@plt+0x5270>
  407248:	ldr	x0, [sp, #56]
  40724c:	ldr	x1, [sp, #120]
  407250:	cmp	x1, x0
  407254:	b.ne	407260 <ferror@plt+0x5270>  // b.any
  407258:	mov	w0, #0xffffffea            	// #-22
  40725c:	b	4073a0 <ferror@plt+0x53b0>
  407260:	ldr	x19, [sp, #56]
  407264:	ldr	x2, [sp, #56]
  407268:	adrp	x0, 409000 <ferror@plt+0x7010>
  40726c:	add	x1, x0, #0x158
  407270:	mov	x0, x2
  407274:	bl	401ed0 <strspn@plt>
  407278:	add	x0, x19, x0
  40727c:	str	x0, [sp, #56]
  407280:	str	wzr, [sp, #92]
  407284:	b	407384 <ferror@plt+0x5394>
  407288:	ldr	x2, [sp, #56]
  40728c:	adrp	x0, 41a000 <ferror@plt+0x18010>
  407290:	add	x1, x0, #0xb48
  407294:	ldr	w0, [sp, #92]
  407298:	lsl	x0, x0, #4
  40729c:	add	x0, x1, x0
  4072a0:	ldr	x0, [x0]
  4072a4:	mov	x1, x0
  4072a8:	mov	x0, x2
  4072ac:	bl	406eb4 <ferror@plt+0x4ec4>
  4072b0:	cmp	x0, #0x0
  4072b4:	b.eq	407378 <ferror@plt+0x5388>  // b.none
  4072b8:	adrp	x0, 41a000 <ferror@plt+0x18010>
  4072bc:	add	x1, x0, #0xb48
  4072c0:	ldr	w0, [sp, #92]
  4072c4:	lsl	x0, x0, #4
  4072c8:	add	x0, x1, x0
  4072cc:	ldr	x1, [x0, #8]
  4072d0:	ldr	x0, [sp, #96]
  4072d4:	mul	x0, x1, x0
  4072d8:	str	x0, [sp, #80]
  4072dc:	b	407304 <ferror@plt+0x5314>
  4072e0:	ldr	x1, [sp, #80]
  4072e4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4072e8:	movk	x0, #0xcccd
  4072ec:	umulh	x0, x1, x0
  4072f0:	lsr	x0, x0, #3
  4072f4:	str	x0, [sp, #80]
  4072f8:	ldr	w0, [sp, #88]
  4072fc:	sub	w0, w0, #0x1
  407300:	str	w0, [sp, #88]
  407304:	ldr	w0, [sp, #88]
  407308:	cmp	w0, #0x0
  40730c:	b.ne	4072e0 <ferror@plt+0x52f0>  // b.any
  407310:	adrp	x0, 41a000 <ferror@plt+0x18010>
  407314:	add	x1, x0, #0xb48
  407318:	ldr	w0, [sp, #92]
  40731c:	lsl	x0, x0, #4
  407320:	add	x0, x1, x0
  407324:	ldr	x1, [x0, #8]
  407328:	ldr	x0, [sp, #72]
  40732c:	mul	x1, x1, x0
  407330:	ldr	x0, [sp, #80]
  407334:	add	x0, x1, x0
  407338:	ldr	x1, [sp, #112]
  40733c:	add	x0, x1, x0
  407340:	str	x0, [sp, #112]
  407344:	ldr	x19, [sp, #56]
  407348:	adrp	x0, 41a000 <ferror@plt+0x18010>
  40734c:	add	x1, x0, #0xb48
  407350:	ldr	w0, [sp, #92]
  407354:	lsl	x0, x0, #4
  407358:	add	x0, x1, x0
  40735c:	ldr	x0, [x0]
  407360:	bl	401b30 <strlen@plt>
  407364:	add	x0, x19, x0
  407368:	str	x0, [sp, #120]
  40736c:	mov	w0, #0x1                   	// #1
  407370:	str	w0, [sp, #108]
  407374:	b	407390 <ferror@plt+0x53a0>
  407378:	ldr	w0, [sp, #92]
  40737c:	add	w0, w0, #0x1
  407380:	str	w0, [sp, #92]
  407384:	ldr	w0, [sp, #92]
  407388:	cmp	w0, #0x1b
  40738c:	b.ls	407288 <ferror@plt+0x5298>  // b.plast
  407390:	ldr	w0, [sp, #92]
  407394:	cmp	w0, #0x1b
  407398:	b.ls	4070f8 <ferror@plt+0x5108>  // b.plast
  40739c:	mov	w0, #0xffffffea            	// #-22
  4073a0:	ldr	x19, [sp, #16]
  4073a4:	ldp	x29, x30, [sp], #128
  4073a8:	ret
  4073ac:	stp	x29, x30, [sp, #-224]!
  4073b0:	mov	x29, sp
  4073b4:	str	x0, [sp, #24]
  4073b8:	str	x1, [sp, #16]
  4073bc:	str	xzr, [sp, #48]
  4073c0:	str	xzr, [sp, #40]
  4073c4:	mov	w0, #0xffffffff            	// #-1
  4073c8:	str	w0, [sp, #212]
  4073cc:	ldr	x0, [sp, #24]
  4073d0:	cmp	x0, #0x0
  4073d4:	b.ne	4073f8 <ferror@plt+0x5408>  // b.any
  4073d8:	adrp	x0, 409000 <ferror@plt+0x7010>
  4073dc:	add	x3, x0, #0x3e8
  4073e0:	mov	w2, #0xc4                  	// #196
  4073e4:	adrp	x0, 409000 <ferror@plt+0x7010>
  4073e8:	add	x1, x0, #0x138
  4073ec:	adrp	x0, 409000 <ferror@plt+0x7010>
  4073f0:	add	x0, x0, #0x148
  4073f4:	bl	401f70 <__assert_fail@plt>
  4073f8:	ldr	x0, [sp, #16]
  4073fc:	cmp	x0, #0x0
  407400:	b.ne	407424 <ferror@plt+0x5434>  // b.any
  407404:	adrp	x0, 409000 <ferror@plt+0x7010>
  407408:	add	x3, x0, #0x3e8
  40740c:	mov	w2, #0xc5                  	// #197
  407410:	adrp	x0, 409000 <ferror@plt+0x7010>
  407414:	add	x1, x0, #0x138
  407418:	adrp	x0, 409000 <ferror@plt+0x7010>
  40741c:	add	x0, x0, #0x150
  407420:	bl	401f70 <__assert_fail@plt>
  407424:	mov	x0, #0x0                   	// #0
  407428:	bl	401ca0 <time@plt>
  40742c:	str	x0, [sp, #56]
  407430:	add	x1, sp, #0x78
  407434:	add	x0, sp, #0x38
  407438:	bl	401be0 <localtime_r@plt>
  40743c:	mov	w0, #0xffffffff            	// #-1
  407440:	str	w0, [sp, #152]
  407444:	adrp	x0, 409000 <ferror@plt+0x7010>
  407448:	add	x1, x0, #0x160
  40744c:	ldr	x0, [sp, #24]
  407450:	bl	401e40 <strcmp@plt>
  407454:	cmp	w0, #0x0
  407458:	b.eq	407ac8 <ferror@plt+0x5ad8>  // b.none
  40745c:	adrp	x0, 409000 <ferror@plt+0x7010>
  407460:	add	x1, x0, #0x168
  407464:	ldr	x0, [sp, #24]
  407468:	bl	401e40 <strcmp@plt>
  40746c:	cmp	w0, #0x0
  407470:	b.ne	40748c <ferror@plt+0x549c>  // b.any
  407474:	str	wzr, [sp, #128]
  407478:	ldr	w0, [sp, #128]
  40747c:	str	w0, [sp, #124]
  407480:	ldr	w0, [sp, #124]
  407484:	str	w0, [sp, #120]
  407488:	b	407b04 <ferror@plt+0x5b14>
  40748c:	adrp	x0, 409000 <ferror@plt+0x7010>
  407490:	add	x1, x0, #0x170
  407494:	ldr	x0, [sp, #24]
  407498:	bl	401e40 <strcmp@plt>
  40749c:	cmp	w0, #0x0
  4074a0:	b.ne	4074c8 <ferror@plt+0x54d8>  // b.any
  4074a4:	ldr	w0, [sp, #132]
  4074a8:	sub	w0, w0, #0x1
  4074ac:	str	w0, [sp, #132]
  4074b0:	str	wzr, [sp, #128]
  4074b4:	ldr	w0, [sp, #128]
  4074b8:	str	w0, [sp, #124]
  4074bc:	ldr	w0, [sp, #124]
  4074c0:	str	w0, [sp, #120]
  4074c4:	b	407b04 <ferror@plt+0x5b14>
  4074c8:	adrp	x0, 409000 <ferror@plt+0x7010>
  4074cc:	add	x1, x0, #0x180
  4074d0:	ldr	x0, [sp, #24]
  4074d4:	bl	401e40 <strcmp@plt>
  4074d8:	cmp	w0, #0x0
  4074dc:	b.ne	407504 <ferror@plt+0x5514>  // b.any
  4074e0:	ldr	w0, [sp, #132]
  4074e4:	add	w0, w0, #0x1
  4074e8:	str	w0, [sp, #132]
  4074ec:	str	wzr, [sp, #128]
  4074f0:	ldr	w0, [sp, #128]
  4074f4:	str	w0, [sp, #124]
  4074f8:	ldr	w0, [sp, #124]
  4074fc:	str	w0, [sp, #120]
  407500:	b	407b04 <ferror@plt+0x5b14>
  407504:	ldr	x0, [sp, #24]
  407508:	ldrsb	w0, [x0]
  40750c:	cmp	w0, #0x2b
  407510:	b.ne	40753c <ferror@plt+0x554c>  // b.any
  407514:	ldr	x0, [sp, #24]
  407518:	add	x0, x0, #0x1
  40751c:	add	x1, sp, #0x30
  407520:	bl	40707c <ferror@plt+0x508c>
  407524:	str	w0, [sp, #180]
  407528:	ldr	w0, [sp, #180]
  40752c:	cmp	w0, #0x0
  407530:	b.ge	407ad0 <ferror@plt+0x5ae0>  // b.tcont
  407534:	ldr	w0, [sp, #180]
  407538:	b	407ba8 <ferror@plt+0x5bb8>
  40753c:	ldr	x0, [sp, #24]
  407540:	ldrsb	w0, [x0]
  407544:	cmp	w0, #0x2d
  407548:	b.ne	407574 <ferror@plt+0x5584>  // b.any
  40754c:	ldr	x0, [sp, #24]
  407550:	add	x0, x0, #0x1
  407554:	add	x1, sp, #0x28
  407558:	bl	40707c <ferror@plt+0x508c>
  40755c:	str	w0, [sp, #180]
  407560:	ldr	w0, [sp, #180]
  407564:	cmp	w0, #0x0
  407568:	b.ge	407ad8 <ferror@plt+0x5ae8>  // b.tcont
  40756c:	ldr	w0, [sp, #180]
  407570:	b	407ba8 <ferror@plt+0x5bb8>
  407574:	adrp	x0, 409000 <ferror@plt+0x7010>
  407578:	add	x1, x0, #0x190
  40757c:	ldr	x0, [sp, #24]
  407580:	bl	406fac <ferror@plt+0x4fbc>
  407584:	cmp	x0, #0x0
  407588:	b.eq	4075ec <ferror@plt+0x55fc>  // b.none
  40758c:	ldr	x0, [sp, #24]
  407590:	bl	401b30 <strlen@plt>
  407594:	sub	x0, x0, #0x4
  407598:	mov	x1, x0
  40759c:	ldr	x0, [sp, #24]
  4075a0:	bl	401ec0 <strndup@plt>
  4075a4:	str	x0, [sp, #184]
  4075a8:	ldr	x0, [sp, #184]
  4075ac:	cmp	x0, #0x0
  4075b0:	b.ne	4075bc <ferror@plt+0x55cc>  // b.any
  4075b4:	mov	w0, #0xfffffff4            	// #-12
  4075b8:	b	407ba8 <ferror@plt+0x5bb8>
  4075bc:	add	x0, sp, #0x28
  4075c0:	mov	x1, x0
  4075c4:	ldr	x0, [sp, #184]
  4075c8:	bl	40707c <ferror@plt+0x508c>
  4075cc:	str	w0, [sp, #180]
  4075d0:	ldr	x0, [sp, #184]
  4075d4:	bl	401e80 <free@plt>
  4075d8:	ldr	w0, [sp, #180]
  4075dc:	cmp	w0, #0x0
  4075e0:	b.ge	407ae0 <ferror@plt+0x5af0>  // b.tcont
  4075e4:	ldr	w0, [sp, #180]
  4075e8:	b	407ba8 <ferror@plt+0x5bb8>
  4075ec:	str	wzr, [sp, #208]
  4075f0:	b	4076a4 <ferror@plt+0x56b4>
  4075f4:	adrp	x0, 41a000 <ferror@plt+0x18010>
  4075f8:	add	x1, x0, #0xd08
  4075fc:	ldr	w0, [sp, #208]
  407600:	lsl	x0, x0, #4
  407604:	add	x0, x1, x0
  407608:	ldr	x0, [x0]
  40760c:	mov	x1, x0
  407610:	ldr	x0, [sp, #24]
  407614:	bl	406f30 <ferror@plt+0x4f40>
  407618:	cmp	x0, #0x0
  40761c:	b.eq	40768c <ferror@plt+0x569c>  // b.none
  407620:	adrp	x0, 41a000 <ferror@plt+0x18010>
  407624:	add	x1, x0, #0xd08
  407628:	ldr	w0, [sp, #208]
  40762c:	lsl	x0, x0, #4
  407630:	add	x0, x1, x0
  407634:	ldr	x0, [x0]
  407638:	bl	401b30 <strlen@plt>
  40763c:	str	x0, [sp, #200]
  407640:	ldr	x1, [sp, #24]
  407644:	ldr	x0, [sp, #200]
  407648:	add	x0, x1, x0
  40764c:	ldrsb	w0, [x0]
  407650:	cmp	w0, #0x20
  407654:	b.ne	407694 <ferror@plt+0x56a4>  // b.any
  407658:	adrp	x0, 41a000 <ferror@plt+0x18010>
  40765c:	add	x1, x0, #0xd08
  407660:	ldr	w0, [sp, #208]
  407664:	lsl	x0, x0, #4
  407668:	add	x0, x1, x0
  40766c:	ldr	w0, [x0, #8]
  407670:	str	w0, [sp, #212]
  407674:	ldr	x0, [sp, #200]
  407678:	add	x0, x0, #0x1
  40767c:	ldr	x1, [sp, #24]
  407680:	add	x0, x1, x0
  407684:	str	x0, [sp, #24]
  407688:	b	4076b0 <ferror@plt+0x56c0>
  40768c:	nop
  407690:	b	407698 <ferror@plt+0x56a8>
  407694:	nop
  407698:	ldr	w0, [sp, #208]
  40769c:	add	w0, w0, #0x1
  4076a0:	str	w0, [sp, #208]
  4076a4:	ldr	w0, [sp, #208]
  4076a8:	cmp	w0, #0xd
  4076ac:	b.ls	4075f4 <ferror@plt+0x5604>  // b.plast
  4076b0:	add	x0, sp, #0x40
  4076b4:	add	x1, sp, #0x78
  4076b8:	ldp	x2, x3, [x1]
  4076bc:	stp	x2, x3, [x0]
  4076c0:	ldp	x2, x3, [x1, #16]
  4076c4:	stp	x2, x3, [x0, #16]
  4076c8:	ldp	x2, x3, [x1, #32]
  4076cc:	stp	x2, x3, [x0, #32]
  4076d0:	ldr	x1, [x1, #48]
  4076d4:	str	x1, [x0, #48]
  4076d8:	add	x0, sp, #0x78
  4076dc:	mov	x2, x0
  4076e0:	adrp	x0, 409000 <ferror@plt+0x7010>
  4076e4:	add	x1, x0, #0x198
  4076e8:	ldr	x0, [sp, #24]
  4076ec:	bl	401c40 <strptime@plt>
  4076f0:	str	x0, [sp, #192]
  4076f4:	ldr	x0, [sp, #192]
  4076f8:	cmp	x0, #0x0
  4076fc:	b.eq	407710 <ferror@plt+0x5720>  // b.none
  407700:	ldr	x0, [sp, #192]
  407704:	ldrsb	w0, [x0]
  407708:	cmp	w0, #0x0
  40770c:	b.eq	407ae8 <ferror@plt+0x5af8>  // b.none
  407710:	add	x0, sp, #0x78
  407714:	add	x1, sp, #0x40
  407718:	ldp	x2, x3, [x1]
  40771c:	stp	x2, x3, [x0]
  407720:	ldp	x2, x3, [x1, #16]
  407724:	stp	x2, x3, [x0, #16]
  407728:	ldp	x2, x3, [x1, #32]
  40772c:	stp	x2, x3, [x0, #32]
  407730:	ldr	x1, [x1, #48]
  407734:	str	x1, [x0, #48]
  407738:	add	x0, sp, #0x78
  40773c:	mov	x2, x0
  407740:	adrp	x0, 409000 <ferror@plt+0x7010>
  407744:	add	x1, x0, #0x1b0
  407748:	ldr	x0, [sp, #24]
  40774c:	bl	401c40 <strptime@plt>
  407750:	str	x0, [sp, #192]
  407754:	ldr	x0, [sp, #192]
  407758:	cmp	x0, #0x0
  40775c:	b.eq	407770 <ferror@plt+0x5780>  // b.none
  407760:	ldr	x0, [sp, #192]
  407764:	ldrsb	w0, [x0]
  407768:	cmp	w0, #0x0
  40776c:	b.eq	407af0 <ferror@plt+0x5b00>  // b.none
  407770:	add	x0, sp, #0x78
  407774:	add	x1, sp, #0x40
  407778:	ldp	x2, x3, [x1]
  40777c:	stp	x2, x3, [x0]
  407780:	ldp	x2, x3, [x1, #16]
  407784:	stp	x2, x3, [x0, #16]
  407788:	ldp	x2, x3, [x1, #32]
  40778c:	stp	x2, x3, [x0, #32]
  407790:	ldr	x1, [x1, #48]
  407794:	str	x1, [x0, #48]
  407798:	add	x0, sp, #0x78
  40779c:	mov	x2, x0
  4077a0:	adrp	x0, 409000 <ferror@plt+0x7010>
  4077a4:	add	x1, x0, #0x1c8
  4077a8:	ldr	x0, [sp, #24]
  4077ac:	bl	401c40 <strptime@plt>
  4077b0:	str	x0, [sp, #192]
  4077b4:	ldr	x0, [sp, #192]
  4077b8:	cmp	x0, #0x0
  4077bc:	b.eq	4077d0 <ferror@plt+0x57e0>  // b.none
  4077c0:	ldr	x0, [sp, #192]
  4077c4:	ldrsb	w0, [x0]
  4077c8:	cmp	w0, #0x0
  4077cc:	b.eq	407af8 <ferror@plt+0x5b08>  // b.none
  4077d0:	add	x0, sp, #0x78
  4077d4:	add	x1, sp, #0x40
  4077d8:	ldp	x2, x3, [x1]
  4077dc:	stp	x2, x3, [x0]
  4077e0:	ldp	x2, x3, [x1, #16]
  4077e4:	stp	x2, x3, [x0, #16]
  4077e8:	ldp	x2, x3, [x1, #32]
  4077ec:	stp	x2, x3, [x0, #32]
  4077f0:	ldr	x1, [x1, #48]
  4077f4:	str	x1, [x0, #48]
  4077f8:	add	x0, sp, #0x78
  4077fc:	mov	x2, x0
  407800:	adrp	x0, 409000 <ferror@plt+0x7010>
  407804:	add	x1, x0, #0x1e0
  407808:	ldr	x0, [sp, #24]
  40780c:	bl	401c40 <strptime@plt>
  407810:	str	x0, [sp, #192]
  407814:	ldr	x0, [sp, #192]
  407818:	cmp	x0, #0x0
  40781c:	b.eq	407838 <ferror@plt+0x5848>  // b.none
  407820:	ldr	x0, [sp, #192]
  407824:	ldrsb	w0, [x0]
  407828:	cmp	w0, #0x0
  40782c:	b.ne	407838 <ferror@plt+0x5848>  // b.any
  407830:	str	wzr, [sp, #120]
  407834:	b	407b04 <ferror@plt+0x5b14>
  407838:	add	x0, sp, #0x78
  40783c:	add	x1, sp, #0x40
  407840:	ldp	x2, x3, [x1]
  407844:	stp	x2, x3, [x0]
  407848:	ldp	x2, x3, [x1, #16]
  40784c:	stp	x2, x3, [x0, #16]
  407850:	ldp	x2, x3, [x1, #32]
  407854:	stp	x2, x3, [x0, #32]
  407858:	ldr	x1, [x1, #48]
  40785c:	str	x1, [x0, #48]
  407860:	add	x0, sp, #0x78
  407864:	mov	x2, x0
  407868:	adrp	x0, 409000 <ferror@plt+0x7010>
  40786c:	add	x1, x0, #0x1f0
  407870:	ldr	x0, [sp, #24]
  407874:	bl	401c40 <strptime@plt>
  407878:	str	x0, [sp, #192]
  40787c:	ldr	x0, [sp, #192]
  407880:	cmp	x0, #0x0
  407884:	b.eq	4078a0 <ferror@plt+0x58b0>  // b.none
  407888:	ldr	x0, [sp, #192]
  40788c:	ldrsb	w0, [x0]
  407890:	cmp	w0, #0x0
  407894:	b.ne	4078a0 <ferror@plt+0x58b0>  // b.any
  407898:	str	wzr, [sp, #120]
  40789c:	b	407b04 <ferror@plt+0x5b14>
  4078a0:	add	x0, sp, #0x78
  4078a4:	add	x1, sp, #0x40
  4078a8:	ldp	x2, x3, [x1]
  4078ac:	stp	x2, x3, [x0]
  4078b0:	ldp	x2, x3, [x1, #16]
  4078b4:	stp	x2, x3, [x0, #16]
  4078b8:	ldp	x2, x3, [x1, #32]
  4078bc:	stp	x2, x3, [x0, #32]
  4078c0:	ldr	x1, [x1, #48]
  4078c4:	str	x1, [x0, #48]
  4078c8:	add	x0, sp, #0x78
  4078cc:	mov	x2, x0
  4078d0:	adrp	x0, 409000 <ferror@plt+0x7010>
  4078d4:	add	x1, x0, #0x200
  4078d8:	ldr	x0, [sp, #24]
  4078dc:	bl	401c40 <strptime@plt>
  4078e0:	str	x0, [sp, #192]
  4078e4:	ldr	x0, [sp, #192]
  4078e8:	cmp	x0, #0x0
  4078ec:	b.eq	407918 <ferror@plt+0x5928>  // b.none
  4078f0:	ldr	x0, [sp, #192]
  4078f4:	ldrsb	w0, [x0]
  4078f8:	cmp	w0, #0x0
  4078fc:	b.ne	407918 <ferror@plt+0x5928>  // b.any
  407900:	str	wzr, [sp, #128]
  407904:	ldr	w0, [sp, #128]
  407908:	str	w0, [sp, #124]
  40790c:	ldr	w0, [sp, #124]
  407910:	str	w0, [sp, #120]
  407914:	b	407b04 <ferror@plt+0x5b14>
  407918:	add	x0, sp, #0x78
  40791c:	add	x1, sp, #0x40
  407920:	ldp	x2, x3, [x1]
  407924:	stp	x2, x3, [x0]
  407928:	ldp	x2, x3, [x1, #16]
  40792c:	stp	x2, x3, [x0, #16]
  407930:	ldp	x2, x3, [x1, #32]
  407934:	stp	x2, x3, [x0, #32]
  407938:	ldr	x1, [x1, #48]
  40793c:	str	x1, [x0, #48]
  407940:	add	x0, sp, #0x78
  407944:	mov	x2, x0
  407948:	adrp	x0, 409000 <ferror@plt+0x7010>
  40794c:	add	x1, x0, #0x210
  407950:	ldr	x0, [sp, #24]
  407954:	bl	401c40 <strptime@plt>
  407958:	str	x0, [sp, #192]
  40795c:	ldr	x0, [sp, #192]
  407960:	cmp	x0, #0x0
  407964:	b.eq	407990 <ferror@plt+0x59a0>  // b.none
  407968:	ldr	x0, [sp, #192]
  40796c:	ldrsb	w0, [x0]
  407970:	cmp	w0, #0x0
  407974:	b.ne	407990 <ferror@plt+0x59a0>  // b.any
  407978:	str	wzr, [sp, #128]
  40797c:	ldr	w0, [sp, #128]
  407980:	str	w0, [sp, #124]
  407984:	ldr	w0, [sp, #124]
  407988:	str	w0, [sp, #120]
  40798c:	b	407b04 <ferror@plt+0x5b14>
  407990:	add	x0, sp, #0x78
  407994:	add	x1, sp, #0x40
  407998:	ldp	x2, x3, [x1]
  40799c:	stp	x2, x3, [x0]
  4079a0:	ldp	x2, x3, [x1, #16]
  4079a4:	stp	x2, x3, [x0, #16]
  4079a8:	ldp	x2, x3, [x1, #32]
  4079ac:	stp	x2, x3, [x0, #32]
  4079b0:	ldr	x1, [x1, #48]
  4079b4:	str	x1, [x0, #48]
  4079b8:	add	x0, sp, #0x78
  4079bc:	mov	x2, x0
  4079c0:	adrp	x0, 409000 <ferror@plt+0x7010>
  4079c4:	add	x1, x0, #0x220
  4079c8:	ldr	x0, [sp, #24]
  4079cc:	bl	401c40 <strptime@plt>
  4079d0:	str	x0, [sp, #192]
  4079d4:	ldr	x0, [sp, #192]
  4079d8:	cmp	x0, #0x0
  4079dc:	b.eq	4079f0 <ferror@plt+0x5a00>  // b.none
  4079e0:	ldr	x0, [sp, #192]
  4079e4:	ldrsb	w0, [x0]
  4079e8:	cmp	w0, #0x0
  4079ec:	b.eq	407b00 <ferror@plt+0x5b10>  // b.none
  4079f0:	add	x0, sp, #0x78
  4079f4:	add	x1, sp, #0x40
  4079f8:	ldp	x2, x3, [x1]
  4079fc:	stp	x2, x3, [x0]
  407a00:	ldp	x2, x3, [x1, #16]
  407a04:	stp	x2, x3, [x0, #16]
  407a08:	ldp	x2, x3, [x1, #32]
  407a0c:	stp	x2, x3, [x0, #32]
  407a10:	ldr	x1, [x1, #48]
  407a14:	str	x1, [x0, #48]
  407a18:	add	x0, sp, #0x78
  407a1c:	mov	x2, x0
  407a20:	adrp	x0, 409000 <ferror@plt+0x7010>
  407a24:	add	x1, x0, #0x230
  407a28:	ldr	x0, [sp, #24]
  407a2c:	bl	401c40 <strptime@plt>
  407a30:	str	x0, [sp, #192]
  407a34:	ldr	x0, [sp, #192]
  407a38:	cmp	x0, #0x0
  407a3c:	b.eq	407a58 <ferror@plt+0x5a68>  // b.none
  407a40:	ldr	x0, [sp, #192]
  407a44:	ldrsb	w0, [x0]
  407a48:	cmp	w0, #0x0
  407a4c:	b.ne	407a58 <ferror@plt+0x5a68>  // b.any
  407a50:	str	wzr, [sp, #120]
  407a54:	b	407b04 <ferror@plt+0x5b14>
  407a58:	add	x0, sp, #0x78
  407a5c:	add	x1, sp, #0x40
  407a60:	ldp	x2, x3, [x1]
  407a64:	stp	x2, x3, [x0]
  407a68:	ldp	x2, x3, [x1, #16]
  407a6c:	stp	x2, x3, [x0, #16]
  407a70:	ldp	x2, x3, [x1, #32]
  407a74:	stp	x2, x3, [x0, #32]
  407a78:	ldr	x1, [x1, #48]
  407a7c:	str	x1, [x0, #48]
  407a80:	add	x0, sp, #0x78
  407a84:	mov	x2, x0
  407a88:	adrp	x0, 409000 <ferror@plt+0x7010>
  407a8c:	add	x1, x0, #0x238
  407a90:	ldr	x0, [sp, #24]
  407a94:	bl	401c40 <strptime@plt>
  407a98:	str	x0, [sp, #192]
  407a9c:	ldr	x0, [sp, #192]
  407aa0:	cmp	x0, #0x0
  407aa4:	b.eq	407ac0 <ferror@plt+0x5ad0>  // b.none
  407aa8:	ldr	x0, [sp, #192]
  407aac:	ldrsb	w0, [x0]
  407ab0:	cmp	w0, #0x0
  407ab4:	b.ne	407ac0 <ferror@plt+0x5ad0>  // b.any
  407ab8:	str	wzr, [sp, #120]
  407abc:	b	407b04 <ferror@plt+0x5b14>
  407ac0:	mov	w0, #0xffffffea            	// #-22
  407ac4:	b	407ba8 <ferror@plt+0x5bb8>
  407ac8:	nop
  407acc:	b	407b04 <ferror@plt+0x5b14>
  407ad0:	nop
  407ad4:	b	407b04 <ferror@plt+0x5b14>
  407ad8:	nop
  407adc:	b	407b04 <ferror@plt+0x5b14>
  407ae0:	nop
  407ae4:	b	407b04 <ferror@plt+0x5b14>
  407ae8:	nop
  407aec:	b	407b04 <ferror@plt+0x5b14>
  407af0:	nop
  407af4:	b	407b04 <ferror@plt+0x5b14>
  407af8:	nop
  407afc:	b	407b04 <ferror@plt+0x5b14>
  407b00:	nop
  407b04:	add	x0, sp, #0x78
  407b08:	bl	401db0 <mktime@plt>
  407b0c:	str	x0, [sp, #56]
  407b10:	ldr	x0, [sp, #56]
  407b14:	cmn	x0, #0x1
  407b18:	b.ne	407b24 <ferror@plt+0x5b34>  // b.any
  407b1c:	mov	w0, #0xffffffea            	// #-22
  407b20:	b	407ba8 <ferror@plt+0x5bb8>
  407b24:	ldr	w0, [sp, #212]
  407b28:	cmp	w0, #0x0
  407b2c:	b.lt	407b48 <ferror@plt+0x5b58>  // b.tstop
  407b30:	ldr	w0, [sp, #144]
  407b34:	ldr	w1, [sp, #212]
  407b38:	cmp	w1, w0
  407b3c:	b.eq	407b48 <ferror@plt+0x5b58>  // b.none
  407b40:	mov	w0, #0xffffffea            	// #-22
  407b44:	b	407ba8 <ferror@plt+0x5bb8>
  407b48:	ldr	x0, [sp, #56]
  407b4c:	mov	x1, x0
  407b50:	mov	x0, #0x4240                	// #16960
  407b54:	movk	x0, #0xf, lsl #16
  407b58:	mul	x0, x1, x0
  407b5c:	str	x0, [sp, #216]
  407b60:	ldr	x0, [sp, #48]
  407b64:	ldr	x1, [sp, #216]
  407b68:	add	x0, x1, x0
  407b6c:	str	x0, [sp, #216]
  407b70:	ldr	x0, [sp, #40]
  407b74:	ldr	x1, [sp, #216]
  407b78:	cmp	x1, x0
  407b7c:	b.ls	407b94 <ferror@plt+0x5ba4>  // b.plast
  407b80:	ldr	x0, [sp, #40]
  407b84:	ldr	x1, [sp, #216]
  407b88:	sub	x0, x1, x0
  407b8c:	str	x0, [sp, #216]
  407b90:	b	407b98 <ferror@plt+0x5ba8>
  407b94:	str	xzr, [sp, #216]
  407b98:	ldr	x0, [sp, #16]
  407b9c:	ldr	x1, [sp, #216]
  407ba0:	str	x1, [x0]
  407ba4:	mov	w0, #0x0                   	// #0
  407ba8:	ldp	x29, x30, [sp], #224
  407bac:	ret
  407bb0:	sub	sp, sp, #0x10
  407bb4:	str	x0, [sp, #8]
  407bb8:	ldr	x0, [sp, #8]
  407bbc:	ldr	w0, [x0, #32]
  407bc0:	cmp	w0, #0x0
  407bc4:	b.ge	407bd0 <ferror@plt+0x5be0>  // b.tcont
  407bc8:	mov	w0, #0x0                   	// #0
  407bcc:	b	407bd8 <ferror@plt+0x5be8>
  407bd0:	ldr	x0, [sp, #8]
  407bd4:	ldr	x0, [x0, #40]
  407bd8:	add	sp, sp, #0x10
  407bdc:	ret
  407be0:	stp	x29, x30, [sp, #-96]!
  407be4:	mov	x29, sp
  407be8:	str	x0, [sp, #56]
  407bec:	str	x1, [sp, #48]
  407bf0:	str	w2, [sp, #44]
  407bf4:	str	x3, [sp, #32]
  407bf8:	str	x4, [sp, #24]
  407bfc:	ldr	x0, [sp, #32]
  407c00:	str	x0, [sp, #88]
  407c04:	ldr	w0, [sp, #44]
  407c08:	and	w0, w0, #0x1
  407c0c:	cmp	w0, #0x0
  407c10:	b.eq	407c98 <ferror@plt+0x5ca8>  // b.none
  407c14:	ldr	x0, [sp, #56]
  407c18:	ldr	w0, [x0, #20]
  407c1c:	sxtw	x0, w0
  407c20:	add	x1, x0, #0x76c
  407c24:	ldr	x0, [sp, #56]
  407c28:	ldr	w0, [x0, #16]
  407c2c:	add	w2, w0, #0x1
  407c30:	ldr	x0, [sp, #56]
  407c34:	ldr	w0, [x0, #12]
  407c38:	mov	w5, w0
  407c3c:	mov	w4, w2
  407c40:	mov	x3, x1
  407c44:	adrp	x0, 409000 <ferror@plt+0x7010>
  407c48:	add	x2, x0, #0x248
  407c4c:	ldr	x1, [sp, #24]
  407c50:	ldr	x0, [sp, #88]
  407c54:	bl	401c50 <snprintf@plt>
  407c58:	str	w0, [sp, #84]
  407c5c:	ldr	w0, [sp, #84]
  407c60:	cmp	w0, #0x0
  407c64:	b.lt	407f44 <ferror@plt+0x5f54>  // b.tstop
  407c68:	ldrsw	x0, [sp, #84]
  407c6c:	ldr	x1, [sp, #24]
  407c70:	cmp	x1, x0
  407c74:	b.cc	407f44 <ferror@plt+0x5f54>  // b.lo, b.ul, b.last
  407c78:	ldrsw	x0, [sp, #84]
  407c7c:	ldr	x1, [sp, #24]
  407c80:	sub	x0, x1, x0
  407c84:	str	x0, [sp, #24]
  407c88:	ldrsw	x0, [sp, #84]
  407c8c:	ldr	x1, [sp, #88]
  407c90:	add	x0, x1, x0
  407c94:	str	x0, [sp, #88]
  407c98:	ldr	w0, [sp, #44]
  407c9c:	and	w0, w0, #0x1
  407ca0:	cmp	w0, #0x0
  407ca4:	b.eq	407cfc <ferror@plt+0x5d0c>  // b.none
  407ca8:	ldr	w0, [sp, #44]
  407cac:	and	w0, w0, #0x2
  407cb0:	cmp	w0, #0x0
  407cb4:	b.eq	407cfc <ferror@plt+0x5d0c>  // b.none
  407cb8:	ldr	x0, [sp, #24]
  407cbc:	cmp	x0, #0x0
  407cc0:	b.eq	407f4c <ferror@plt+0x5f5c>  // b.none
  407cc4:	ldr	w0, [sp, #44]
  407cc8:	and	w0, w0, #0x20
  407ccc:	cmp	w0, #0x0
  407cd0:	b.eq	407cdc <ferror@plt+0x5cec>  // b.none
  407cd4:	mov	w1, #0x54                  	// #84
  407cd8:	b	407ce0 <ferror@plt+0x5cf0>
  407cdc:	mov	w1, #0x20                  	// #32
  407ce0:	ldr	x0, [sp, #88]
  407ce4:	add	x2, x0, #0x1
  407ce8:	str	x2, [sp, #88]
  407cec:	strb	w1, [x0]
  407cf0:	ldr	x0, [sp, #24]
  407cf4:	sub	x0, x0, #0x1
  407cf8:	str	x0, [sp, #24]
  407cfc:	ldr	w0, [sp, #44]
  407d00:	and	w0, w0, #0x2
  407d04:	cmp	w0, #0x0
  407d08:	b.eq	407d84 <ferror@plt+0x5d94>  // b.none
  407d0c:	ldr	x0, [sp, #56]
  407d10:	ldr	w1, [x0, #8]
  407d14:	ldr	x0, [sp, #56]
  407d18:	ldr	w2, [x0, #4]
  407d1c:	ldr	x0, [sp, #56]
  407d20:	ldr	w0, [x0]
  407d24:	mov	w5, w0
  407d28:	mov	w4, w2
  407d2c:	mov	w3, w1
  407d30:	adrp	x0, 409000 <ferror@plt+0x7010>
  407d34:	add	x2, x0, #0x258
  407d38:	ldr	x1, [sp, #24]
  407d3c:	ldr	x0, [sp, #88]
  407d40:	bl	401c50 <snprintf@plt>
  407d44:	str	w0, [sp, #84]
  407d48:	ldr	w0, [sp, #84]
  407d4c:	cmp	w0, #0x0
  407d50:	b.lt	407f54 <ferror@plt+0x5f64>  // b.tstop
  407d54:	ldrsw	x0, [sp, #84]
  407d58:	ldr	x1, [sp, #24]
  407d5c:	cmp	x1, x0
  407d60:	b.cc	407f54 <ferror@plt+0x5f64>  // b.lo, b.ul, b.last
  407d64:	ldrsw	x0, [sp, #84]
  407d68:	ldr	x1, [sp, #24]
  407d6c:	sub	x0, x1, x0
  407d70:	str	x0, [sp, #24]
  407d74:	ldrsw	x0, [sp, #84]
  407d78:	ldr	x1, [sp, #88]
  407d7c:	add	x0, x1, x0
  407d80:	str	x0, [sp, #88]
  407d84:	ldr	w0, [sp, #44]
  407d88:	and	w0, w0, #0x8
  407d8c:	cmp	w0, #0x0
  407d90:	b.eq	407df0 <ferror@plt+0x5e00>  // b.none
  407d94:	ldr	x3, [sp, #48]
  407d98:	adrp	x0, 409000 <ferror@plt+0x7010>
  407d9c:	add	x2, x0, #0x268
  407da0:	ldr	x1, [sp, #24]
  407da4:	ldr	x0, [sp, #88]
  407da8:	bl	401c50 <snprintf@plt>
  407dac:	str	w0, [sp, #84]
  407db0:	ldr	w0, [sp, #84]
  407db4:	cmp	w0, #0x0
  407db8:	b.lt	407f5c <ferror@plt+0x5f6c>  // b.tstop
  407dbc:	ldrsw	x0, [sp, #84]
  407dc0:	ldr	x1, [sp, #24]
  407dc4:	cmp	x1, x0
  407dc8:	b.cc	407f5c <ferror@plt+0x5f6c>  // b.lo, b.ul, b.last
  407dcc:	ldrsw	x0, [sp, #84]
  407dd0:	ldr	x1, [sp, #24]
  407dd4:	sub	x0, x1, x0
  407dd8:	str	x0, [sp, #24]
  407ddc:	ldrsw	x0, [sp, #84]
  407de0:	ldr	x1, [sp, #88]
  407de4:	add	x0, x1, x0
  407de8:	str	x0, [sp, #88]
  407dec:	b	407e58 <ferror@plt+0x5e68>
  407df0:	ldr	w0, [sp, #44]
  407df4:	and	w0, w0, #0x10
  407df8:	cmp	w0, #0x0
  407dfc:	b.eq	407e58 <ferror@plt+0x5e68>  // b.none
  407e00:	ldr	x3, [sp, #48]
  407e04:	adrp	x0, 409000 <ferror@plt+0x7010>
  407e08:	add	x2, x0, #0x270
  407e0c:	ldr	x1, [sp, #24]
  407e10:	ldr	x0, [sp, #88]
  407e14:	bl	401c50 <snprintf@plt>
  407e18:	str	w0, [sp, #84]
  407e1c:	ldr	w0, [sp, #84]
  407e20:	cmp	w0, #0x0
  407e24:	b.lt	407f64 <ferror@plt+0x5f74>  // b.tstop
  407e28:	ldrsw	x0, [sp, #84]
  407e2c:	ldr	x1, [sp, #24]
  407e30:	cmp	x1, x0
  407e34:	b.cc	407f64 <ferror@plt+0x5f74>  // b.lo, b.ul, b.last
  407e38:	ldrsw	x0, [sp, #84]
  407e3c:	ldr	x1, [sp, #24]
  407e40:	sub	x0, x1, x0
  407e44:	str	x0, [sp, #24]
  407e48:	ldrsw	x0, [sp, #84]
  407e4c:	ldr	x1, [sp, #88]
  407e50:	add	x0, x1, x0
  407e54:	str	x0, [sp, #88]
  407e58:	ldr	w0, [sp, #44]
  407e5c:	and	w0, w0, #0x4
  407e60:	cmp	w0, #0x0
  407e64:	b.eq	407f3c <ferror@plt+0x5f4c>  // b.none
  407e68:	ldr	x0, [sp, #56]
  407e6c:	bl	407bb0 <ferror@plt+0x5bc0>
  407e70:	mov	w1, #0x8889                	// #34953
  407e74:	movk	w1, #0x8888, lsl #16
  407e78:	smull	x1, w0, w1
  407e7c:	lsr	x1, x1, #32
  407e80:	add	w1, w0, w1
  407e84:	asr	w1, w1, #5
  407e88:	asr	w0, w0, #31
  407e8c:	sub	w0, w1, w0
  407e90:	str	w0, [sp, #80]
  407e94:	ldr	w0, [sp, #80]
  407e98:	mov	w1, #0x8889                	// #34953
  407e9c:	movk	w1, #0x8888, lsl #16
  407ea0:	smull	x1, w0, w1
  407ea4:	lsr	x1, x1, #32
  407ea8:	add	w1, w0, w1
  407eac:	asr	w1, w1, #5
  407eb0:	asr	w0, w0, #31
  407eb4:	sub	w0, w1, w0
  407eb8:	str	w0, [sp, #76]
  407ebc:	ldr	w2, [sp, #80]
  407ec0:	mov	w0, #0x8889                	// #34953
  407ec4:	movk	w0, #0x8888, lsl #16
  407ec8:	smull	x0, w2, w0
  407ecc:	lsr	x0, x0, #32
  407ed0:	add	w0, w2, w0
  407ed4:	asr	w1, w0, #5
  407ed8:	asr	w0, w2, #31
  407edc:	sub	w1, w1, w0
  407ee0:	mov	w0, w1
  407ee4:	lsl	w0, w0, #4
  407ee8:	sub	w0, w0, w1
  407eec:	lsl	w0, w0, #2
  407ef0:	sub	w1, w2, w0
  407ef4:	cmp	w1, #0x0
  407ef8:	cneg	w0, w1, lt  // lt = tstop
  407efc:	str	w0, [sp, #72]
  407f00:	ldr	w4, [sp, #72]
  407f04:	ldr	w3, [sp, #76]
  407f08:	adrp	x0, 409000 <ferror@plt+0x7010>
  407f0c:	add	x2, x0, #0x278
  407f10:	ldr	x1, [sp, #24]
  407f14:	ldr	x0, [sp, #88]
  407f18:	bl	401c50 <snprintf@plt>
  407f1c:	str	w0, [sp, #84]
  407f20:	ldr	w0, [sp, #84]
  407f24:	cmp	w0, #0x0
  407f28:	b.lt	407f6c <ferror@plt+0x5f7c>  // b.tstop
  407f2c:	ldrsw	x0, [sp, #84]
  407f30:	ldr	x1, [sp, #24]
  407f34:	cmp	x1, x0
  407f38:	b.cc	407f6c <ferror@plt+0x5f7c>  // b.lo, b.ul, b.last
  407f3c:	mov	w0, #0x0                   	// #0
  407f40:	b	407f84 <ferror@plt+0x5f94>
  407f44:	nop
  407f48:	b	407f70 <ferror@plt+0x5f80>
  407f4c:	nop
  407f50:	b	407f70 <ferror@plt+0x5f80>
  407f54:	nop
  407f58:	b	407f70 <ferror@plt+0x5f80>
  407f5c:	nop
  407f60:	b	407f70 <ferror@plt+0x5f80>
  407f64:	nop
  407f68:	b	407f70 <ferror@plt+0x5f80>
  407f6c:	nop
  407f70:	adrp	x0, 409000 <ferror@plt+0x7010>
  407f74:	add	x0, x0, #0x288
  407f78:	bl	401f90 <gettext@plt>
  407f7c:	bl	401f20 <warnx@plt>
  407f80:	mov	w0, #0xffffffff            	// #-1
  407f84:	ldp	x29, x30, [sp], #96
  407f88:	ret
  407f8c:	stp	x29, x30, [sp, #-112]!
  407f90:	mov	x29, sp
  407f94:	str	x0, [sp, #40]
  407f98:	str	w1, [sp, #36]
  407f9c:	str	x2, [sp, #24]
  407fa0:	str	x3, [sp, #16]
  407fa4:	ldr	w0, [sp, #36]
  407fa8:	and	w0, w0, #0x40
  407fac:	cmp	w0, #0x0
  407fb0:	b.eq	407fc8 <ferror@plt+0x5fd8>  // b.none
  407fb4:	ldr	x0, [sp, #40]
  407fb8:	add	x1, sp, #0x30
  407fbc:	bl	401d40 <gmtime_r@plt>
  407fc0:	str	x0, [sp, #104]
  407fc4:	b	407fd8 <ferror@plt+0x5fe8>
  407fc8:	ldr	x0, [sp, #40]
  407fcc:	add	x1, sp, #0x30
  407fd0:	bl	401be0 <localtime_r@plt>
  407fd4:	str	x0, [sp, #104]
  407fd8:	ldr	x0, [sp, #104]
  407fdc:	cmp	x0, #0x0
  407fe0:	b.eq	408004 <ferror@plt+0x6014>  // b.none
  407fe4:	ldr	x0, [sp, #40]
  407fe8:	ldr	x1, [x0, #8]
  407fec:	add	x0, sp, #0x30
  407ff0:	ldr	x4, [sp, #16]
  407ff4:	ldr	x3, [sp, #24]
  407ff8:	ldr	w2, [sp, #36]
  407ffc:	bl	407be0 <ferror@plt+0x5bf0>
  408000:	b	40802c <ferror@plt+0x603c>
  408004:	adrp	x0, 409000 <ferror@plt+0x7010>
  408008:	add	x0, x0, #0x2b0
  40800c:	bl	401f90 <gettext@plt>
  408010:	mov	x2, x0
  408014:	ldr	x0, [sp, #40]
  408018:	ldr	x0, [x0]
  40801c:	mov	x1, x0
  408020:	mov	x0, x2
  408024:	bl	401f20 <warnx@plt>
  408028:	mov	w0, #0xffffffff            	// #-1
  40802c:	ldp	x29, x30, [sp], #112
  408030:	ret
  408034:	stp	x29, x30, [sp, #-48]!
  408038:	mov	x29, sp
  40803c:	str	x0, [sp, #40]
  408040:	str	w1, [sp, #36]
  408044:	str	x2, [sp, #24]
  408048:	str	x3, [sp, #16]
  40804c:	ldr	x4, [sp, #16]
  408050:	ldr	x3, [sp, #24]
  408054:	ldr	w2, [sp, #36]
  408058:	mov	x1, #0x0                   	// #0
  40805c:	ldr	x0, [sp, #40]
  408060:	bl	407be0 <ferror@plt+0x5bf0>
  408064:	ldp	x29, x30, [sp], #48
  408068:	ret
  40806c:	stp	x29, x30, [sp, #-112]!
  408070:	mov	x29, sp
  408074:	str	x0, [sp, #40]
  408078:	str	w1, [sp, #36]
  40807c:	str	x2, [sp, #24]
  408080:	str	x3, [sp, #16]
  408084:	ldr	w0, [sp, #36]
  408088:	and	w0, w0, #0x40
  40808c:	cmp	w0, #0x0
  408090:	b.eq	4080ac <ferror@plt+0x60bc>  // b.none
  408094:	add	x0, sp, #0x30
  408098:	mov	x1, x0
  40809c:	ldr	x0, [sp, #40]
  4080a0:	bl	401d40 <gmtime_r@plt>
  4080a4:	str	x0, [sp, #104]
  4080a8:	b	4080c0 <ferror@plt+0x60d0>
  4080ac:	add	x0, sp, #0x30
  4080b0:	mov	x1, x0
  4080b4:	ldr	x0, [sp, #40]
  4080b8:	bl	401be0 <localtime_r@plt>
  4080bc:	str	x0, [sp, #104]
  4080c0:	ldr	x0, [sp, #104]
  4080c4:	cmp	x0, #0x0
  4080c8:	b.eq	4080e8 <ferror@plt+0x60f8>  // b.none
  4080cc:	add	x0, sp, #0x30
  4080d0:	ldr	x4, [sp, #16]
  4080d4:	ldr	x3, [sp, #24]
  4080d8:	ldr	w2, [sp, #36]
  4080dc:	mov	x1, #0x0                   	// #0
  4080e0:	bl	407be0 <ferror@plt+0x5bf0>
  4080e4:	b	40810c <ferror@plt+0x611c>
  4080e8:	adrp	x0, 409000 <ferror@plt+0x7010>
  4080ec:	add	x0, x0, #0x2b0
  4080f0:	bl	401f90 <gettext@plt>
  4080f4:	mov	x2, x0
  4080f8:	ldr	x0, [sp, #40]
  4080fc:	mov	x1, x0
  408100:	mov	x0, x2
  408104:	bl	401f20 <warnx@plt>
  408108:	mov	w0, #0xffffffff            	// #-1
  40810c:	ldp	x29, x30, [sp], #112
  408110:	ret
  408114:	sub	sp, sp, #0x10
  408118:	str	x0, [sp, #8]
  40811c:	str	x1, [sp]
  408120:	ldr	x0, [sp, #8]
  408124:	ldr	w1, [x0, #20]
  408128:	ldr	x0, [sp]
  40812c:	ldr	w0, [x0, #20]
  408130:	cmp	w1, w0
  408134:	cset	w0, eq  // eq = none
  408138:	and	w0, w0, #0xff
  40813c:	add	sp, sp, #0x10
  408140:	ret
  408144:	stp	x29, x30, [sp, #-32]!
  408148:	mov	x29, sp
  40814c:	str	x0, [sp, #24]
  408150:	str	x1, [sp, #16]
  408154:	ldr	x0, [sp, #24]
  408158:	ldr	w1, [x0, #28]
  40815c:	ldr	x0, [sp, #16]
  408160:	ldr	w0, [x0, #28]
  408164:	cmp	w1, w0
  408168:	b.ne	408188 <ferror@plt+0x6198>  // b.any
  40816c:	ldr	x1, [sp, #16]
  408170:	ldr	x0, [sp, #24]
  408174:	bl	408114 <ferror@plt+0x6124>
  408178:	cmp	w0, #0x0
  40817c:	b.eq	408188 <ferror@plt+0x6198>  // b.none
  408180:	mov	w0, #0x1                   	// #1
  408184:	b	40818c <ferror@plt+0x619c>
  408188:	mov	w0, #0x0                   	// #0
  40818c:	ldp	x29, x30, [sp], #32
  408190:	ret
  408194:	stp	x29, x30, [sp, #-192]!
  408198:	mov	x29, sp
  40819c:	str	x0, [sp, #56]
  4081a0:	str	x1, [sp, #48]
  4081a4:	str	w2, [sp, #44]
  4081a8:	str	x3, [sp, #32]
  4081ac:	str	x4, [sp, #24]
  4081b0:	str	wzr, [sp, #188]
  4081b4:	ldr	x0, [sp, #48]
  4081b8:	ldr	x0, [x0]
  4081bc:	cmp	x0, #0x0
  4081c0:	b.ne	4081d0 <ferror@plt+0x61e0>  // b.any
  4081c4:	mov	x1, #0x0                   	// #0
  4081c8:	ldr	x0, [sp, #48]
  4081cc:	bl	401d30 <gettimeofday@plt>
  4081d0:	add	x0, sp, #0x80
  4081d4:	mov	x1, x0
  4081d8:	ldr	x0, [sp, #56]
  4081dc:	bl	401be0 <localtime_r@plt>
  4081e0:	ldr	x0, [sp, #48]
  4081e4:	add	x1, sp, #0x48
  4081e8:	bl	401be0 <localtime_r@plt>
  4081ec:	add	x1, sp, #0x48
  4081f0:	add	x0, sp, #0x80
  4081f4:	bl	408144 <ferror@plt+0x6154>
  4081f8:	cmp	w0, #0x0
  4081fc:	b.eq	408258 <ferror@plt+0x6268>  // b.none
  408200:	ldr	w0, [sp, #136]
  408204:	ldr	w1, [sp, #132]
  408208:	mov	w4, w1
  40820c:	mov	w3, w0
  408210:	adrp	x0, 409000 <ferror@plt+0x7010>
  408214:	add	x2, x0, #0x2d0
  408218:	ldr	x1, [sp, #24]
  40821c:	ldr	x0, [sp, #32]
  408220:	bl	401c50 <snprintf@plt>
  408224:	str	w0, [sp, #188]
  408228:	ldr	w0, [sp, #188]
  40822c:	cmp	w0, #0x0
  408230:	b.lt	408244 <ferror@plt+0x6254>  // b.tstop
  408234:	ldrsw	x0, [sp, #188]
  408238:	ldr	x1, [sp, #24]
  40823c:	cmp	x1, x0
  408240:	b.cs	40824c <ferror@plt+0x625c>  // b.hs, b.nlast
  408244:	mov	w0, #0xffffffff            	// #-1
  408248:	b	4082fc <ferror@plt+0x630c>
  40824c:	mov	w0, #0x1                   	// #1
  408250:	str	w0, [sp, #188]
  408254:	b	4082e4 <ferror@plt+0x62f4>
  408258:	add	x1, sp, #0x48
  40825c:	add	x0, sp, #0x80
  408260:	bl	408114 <ferror@plt+0x6124>
  408264:	cmp	w0, #0x0
  408268:	b.eq	4082c4 <ferror@plt+0x62d4>  // b.none
  40826c:	ldr	w0, [sp, #44]
  408270:	and	w0, w0, #0x2
  408274:	cmp	w0, #0x0
  408278:	b.eq	4082a0 <ferror@plt+0x62b0>  // b.none
  40827c:	add	x0, sp, #0x80
  408280:	mov	x3, x0
  408284:	adrp	x0, 409000 <ferror@plt+0x7010>
  408288:	add	x2, x0, #0x2e0
  40828c:	ldr	x1, [sp, #24]
  408290:	ldr	x0, [sp, #32]
  408294:	bl	401bf0 <strftime@plt>
  408298:	str	w0, [sp, #188]
  40829c:	b	4082e4 <ferror@plt+0x62f4>
  4082a0:	add	x0, sp, #0x80
  4082a4:	mov	x3, x0
  4082a8:	adrp	x0, 409000 <ferror@plt+0x7010>
  4082ac:	add	x2, x0, #0x2f0
  4082b0:	ldr	x1, [sp, #24]
  4082b4:	ldr	x0, [sp, #32]
  4082b8:	bl	401bf0 <strftime@plt>
  4082bc:	str	w0, [sp, #188]
  4082c0:	b	4082e4 <ferror@plt+0x62f4>
  4082c4:	add	x0, sp, #0x80
  4082c8:	mov	x3, x0
  4082cc:	adrp	x0, 409000 <ferror@plt+0x7010>
  4082d0:	add	x2, x0, #0x2f8
  4082d4:	ldr	x1, [sp, #24]
  4082d8:	ldr	x0, [sp, #32]
  4082dc:	bl	401bf0 <strftime@plt>
  4082e0:	str	w0, [sp, #188]
  4082e4:	ldr	w0, [sp, #188]
  4082e8:	cmp	w0, #0x0
  4082ec:	b.gt	4082f8 <ferror@plt+0x6308>
  4082f0:	mov	w0, #0xffffffff            	// #-1
  4082f4:	b	4082fc <ferror@plt+0x630c>
  4082f8:	mov	w0, #0x0                   	// #0
  4082fc:	ldp	x29, x30, [sp], #192
  408300:	ret
  408304:	nop
  408308:	stp	x29, x30, [sp, #-64]!
  40830c:	mov	x29, sp
  408310:	stp	x19, x20, [sp, #16]
  408314:	adrp	x20, 41a000 <ferror@plt+0x18010>
  408318:	add	x20, x20, #0xb40
  40831c:	stp	x21, x22, [sp, #32]
  408320:	adrp	x21, 41a000 <ferror@plt+0x18010>
  408324:	add	x21, x21, #0xb38
  408328:	sub	x20, x20, x21
  40832c:	mov	w22, w0
  408330:	stp	x23, x24, [sp, #48]
  408334:	mov	x23, x1
  408338:	mov	x24, x2
  40833c:	bl	401ab8 <memcpy@plt-0x38>
  408340:	cmp	xzr, x20, asr #3
  408344:	b.eq	408370 <ferror@plt+0x6380>  // b.none
  408348:	asr	x20, x20, #3
  40834c:	mov	x19, #0x0                   	// #0
  408350:	ldr	x3, [x21, x19, lsl #3]
  408354:	mov	x2, x24
  408358:	add	x19, x19, #0x1
  40835c:	mov	x1, x23
  408360:	mov	w0, w22
  408364:	blr	x3
  408368:	cmp	x20, x19
  40836c:	b.ne	408350 <ferror@plt+0x6360>  // b.any
  408370:	ldp	x19, x20, [sp, #16]
  408374:	ldp	x21, x22, [sp, #32]
  408378:	ldp	x23, x24, [sp, #48]
  40837c:	ldp	x29, x30, [sp], #64
  408380:	ret
  408384:	nop
  408388:	ret
  40838c:	nop
  408390:	adrp	x2, 41b000 <ferror@plt+0x19010>
  408394:	mov	x1, #0x0                   	// #0
  408398:	ldr	x2, [x2, #656]
  40839c:	b	401c10 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004083a0 <.fini>:
  4083a0:	stp	x29, x30, [sp, #-16]!
  4083a4:	mov	x29, sp
  4083a8:	ldp	x29, x30, [sp], #16
  4083ac:	ret
