

================================================================
== Vivado HLS Report for 'calc_pt_hw'
================================================================
* Date:           Thu Aug 23 18:06:27 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_calc_pt
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.53|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   29|   29|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+----------+-----+-----+-----+-----+----------+
        |                    |          |  Latency  |  Interval | Pipeline |
        |      Instance      |  Module  | min | max | min | max |   Type   |
        +--------------------+----------+-----+-----+-----+-----+----------+
        |grp_rinvToPt_fu_97  |rinvToPt  |    5|    5|    1|    1| function |
        +--------------------+----------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     669|
|FIFO             |        -|      -|       -|       -|
|Instance         |       14|     12|     974|     828|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|     498|       1|
+-----------------+---------+-------+--------+--------+
|Total            |       14|     13|    1472|    1498|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |calc_pt_hw_dmul_6dEe_U4  |calc_pt_hw_dmul_6dEe  |        0|     11|  456|  238|
    |calc_pt_hw_sitodpeOg_U5  |calc_pt_hw_sitodpeOg  |        0|      0|  412|  461|
    |grp_rinvToPt_fu_97       |rinvToPt              |       14|      1|  106|  129|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |       14|     12|  974|  828|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |calc_pt_hw_mul_mufYi_U6  |calc_pt_hw_mul_mufYi  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |ret_V_1_fu_424_p2               |     +    |      0|  0|   14|           1|          14|
    |tmp_8_fu_212_p2                 |     +    |      0|  0|   12|           6|          12|
    |F2_fu_177_p2                    |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_194_p2               |     -    |      0|  0|   54|           1|          54|
    |tmp_9_fu_217_p2                 |     -    |      0|  0|   12|           5|          12|
    |sel_tmp2_fu_288_p2              |    and   |      0|  0|    1|           1|           1|
    |sel_tmp3_fu_307_p2              |    and   |      0|  0|    1|           1|           1|
    |sel_tmp5_fu_318_p2              |    and   |      0|  0|    1|           1|           1|
    |sel_tmp7_fu_256_p2              |    and   |      0|  0|    1|           1|           1|
    |sel_tmp8_fu_293_p2              |    and   |      0|  0|    1|           1|           1|
    |tmp_12_fu_274_p2                |   ashr   |      0|  0|  178|          54|          54|
    |tmp_10_fu_265_p2                |   icmp   |      0|  0|    5|          12|           5|
    |tmp_17_fu_419_p2                |   icmp   |      0|  0|    4|          10|           1|
    |tmp_1_fu_230_p2                 |   icmp   |      0|  0|    5|          12|           5|
    |tmp_5_fu_171_p2                 |   icmp   |      0|  0|   22|          63|           1|
    |tmp_6_fu_239_p2                 |   icmp   |      0|  0|    5|          12|           6|
    |tmp_7_fu_207_p2                 |   icmp   |      0|  0|    5|          12|           5|
    |or_cond1_fu_336_p2              |    or    |      0|  0|    1|           1|           1|
    |or_cond2_fu_342_p2              |    or    |      0|  0|    1|           1|           1|
    |or_cond_fu_323_p2               |    or    |      0|  0|    1|           1|           1|
    |sel_tmp14_demorgan_fu_297_p2    |    or    |      0|  0|    1|           1|           1|
    |sel_tmp6_demorgan_fu_245_p2     |    or    |      0|  0|    1|           1|           1|
    |absInvRinv_V_1_fu_126_p3        |  select  |      0|  0|   15|           1|          15|
    |grp_rinvToPt_fu_97_data_V_read  |  select  |      0|  0|   24|           1|          24|
    |man_V_2_fu_200_p3               |  select  |      0|  0|   54|           1|          54|
    |newSel1_fu_329_p3               |  select  |      0|  0|   24|           1|          24|
    |newSel2_fu_374_p3               |  select  |      0|  0|   24|           1|          24|
    |newSel_fu_367_p3                |  select  |      0|  0|   24|           1|          24|
    |outPt_V                         |  select  |      0|  0|   14|           1|          14|
    |p_1_fu_348_p3                   |  select  |      0|  0|    2|           1|           2|
    |sh_amt_fu_222_p3                |  select  |      0|  0|   12|           1|          12|
    |tmp_19_fu_429_p3                |  select  |      0|  0|   14|           1|          14|
    |tmp_15_fu_358_p2                |    shl   |      0|  0|   92|          32|          32|
    |absInvRinv_V_fu_120_p2          |    xor   |      0|  0|   24|          15|          16|
    |sel_tmp1_fu_283_p2              |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp4_fu_313_p2              |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp6_fu_250_p2              |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp_fu_301_p2               |    xor   |      0|  0|    2|           1|           2|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |Total                           |          |      0|  0|  669|         270|         454|
    +--------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |F2_reg_490                                 |  12|   0|   12|          0|
    |absInvRinv_V_1_reg_453                     |  15|   0|   15|          0|
    |absPt_V_reg_567                            |  14|   0|   14|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter18_tmp_5_reg_484   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter19_tmp_22_reg_519  |  24|   0|   24|          0|
    |ap_reg_grp_rinvToPt_fu_97_ap_start         |   1|   0|    1|          0|
    |isneg_reg_473                              |   1|   0|    1|          0|
    |man_V_2_reg_498                            |  54|   0|   54|          0|
    |newSel1_reg_557                            |  24|   0|   24|          0|
    |or_cond2_reg_562                           |   1|   0|    1|          0|
    |or_cond_reg_552                            |   1|   0|    1|          0|
    |r_V_reg_577                                |  27|   0|   27|          0|
    |ret_V_reg_582                              |  14|   0|   14|          0|
    |sel_tmp5_reg_547                           |   1|   0|    1|          0|
    |sel_tmp6_demorgan_reg_531                  |   1|   0|    1|          0|
    |sel_tmp7_reg_536                           |   1|   0|    1|          0|
    |sh_amt_cast_reg_542                        |  32|   0|   32|          0|
    |sh_amt_reg_508                             |  12|   0|   12|          0|
    |tmp_18_reg_592                             |  14|   0|   14|          0|
    |tmp_1_reg_514                              |   1|   0|    1|          0|
    |tmp_20_reg_479                             |  52|   0|   52|          0|
    |tmp_22_reg_519                             |  24|   0|   24|          0|
    |tmp_27_reg_587                             |  10|   0|   10|          0|
    |tmp_5_reg_484                              |   1|   0|    1|          0|
    |tmp_6_reg_525                              |   1|   0|    1|          0|
    |tmp_7_reg_503                              |   1|   0|    1|          0|
    |tmp_s_reg_463                              |  64|   0|   64|          0|
    |v_assign_reg_468                           |  64|   0|   64|          0|
    |isneg_reg_473                              |   0|   1|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 498|   1|  499|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  calc_pt_hw  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  calc_pt_hw  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  calc_pt_hw  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  calc_pt_hw  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  calc_pt_hw  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  calc_pt_hw  | return value |
|hwRinv_V        |  in |   15|   ap_none  |   hwRinv_V   |    scalar    |
|outPt_V         | out |   14|   ap_vld   |    outPt_V   |    pointer   |
|outPt_V_ap_vld  | out |    1|   ap_vld   |    outPt_V   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 30
* Pipeline: 1
  Pipeline-0: II = 1, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
* FSM state operations: 

 <State 1>: 0.71ns
ST_1: hwRinv_V_read (7)  [1/1] 0.00ns
_ifconv:3  %hwRinv_V_read = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %hwRinv_V)

ST_1: tmp (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:388 (grouped into LUT with out node absInvRinv_V_1)
_ifconv:5  %tmp = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %hwRinv_V_read, i32 14)

ST_1: absInvRinv_V (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:389 (grouped into LUT with out node absInvRinv_V_1)
_ifconv:6  %absInvRinv_V = xor i15 %hwRinv_V_read, -16384

ST_1: absInvRinv_V_1 (11)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:388 (out node of the LUT)
_ifconv:7  %absInvRinv_V_1 = select i1 %tmp, i15 %absInvRinv_V, i15 %hwRinv_V_read


 <State 2>: 3.21ns
ST_2: tmp_13 (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395
_ifconv:8  %tmp_13 = sext i15 %absInvRinv_V_1 to i32

ST_2: tmp_s (13)  [6/6] 3.21ns  loc: src/tk-mu_simple.cpp:395
_ifconv:9  %tmp_s = sitofp i32 %tmp_13 to double


 <State 3>: 3.21ns
ST_3: tmp_s (13)  [5/6] 3.21ns  loc: src/tk-mu_simple.cpp:395
_ifconv:9  %tmp_s = sitofp i32 %tmp_13 to double


 <State 4>: 3.21ns
ST_4: tmp_s (13)  [4/6] 3.21ns  loc: src/tk-mu_simple.cpp:395
_ifconv:9  %tmp_s = sitofp i32 %tmp_13 to double


 <State 5>: 3.21ns
ST_5: tmp_s (13)  [3/6] 3.21ns  loc: src/tk-mu_simple.cpp:395
_ifconv:9  %tmp_s = sitofp i32 %tmp_13 to double


 <State 6>: 3.21ns
ST_6: tmp_s (13)  [2/6] 3.21ns  loc: src/tk-mu_simple.cpp:395
_ifconv:9  %tmp_s = sitofp i32 %tmp_13 to double


 <State 7>: 3.21ns
ST_7: tmp_s (13)  [1/6] 3.21ns  loc: src/tk-mu_simple.cpp:395
_ifconv:9  %tmp_s = sitofp i32 %tmp_13 to double


 <State 8>: 3.06ns
ST_8: v_assign (14)  [10/10] 3.06ns  loc: src/tk-mu_simple.cpp:395
_ifconv:10  %v_assign = fmul double %tmp_s, 1.262535e-06


 <State 9>: 3.06ns
ST_9: v_assign (14)  [9/10] 3.06ns  loc: src/tk-mu_simple.cpp:395
_ifconv:10  %v_assign = fmul double %tmp_s, 1.262535e-06


 <State 10>: 3.06ns
ST_10: v_assign (14)  [8/10] 3.06ns  loc: src/tk-mu_simple.cpp:395
_ifconv:10  %v_assign = fmul double %tmp_s, 1.262535e-06


 <State 11>: 3.06ns
ST_11: v_assign (14)  [7/10] 3.06ns  loc: src/tk-mu_simple.cpp:395
_ifconv:10  %v_assign = fmul double %tmp_s, 1.262535e-06


 <State 12>: 3.06ns
ST_12: v_assign (14)  [6/10] 3.06ns  loc: src/tk-mu_simple.cpp:395
_ifconv:10  %v_assign = fmul double %tmp_s, 1.262535e-06


 <State 13>: 3.06ns
ST_13: v_assign (14)  [5/10] 3.06ns  loc: src/tk-mu_simple.cpp:395
_ifconv:10  %v_assign = fmul double %tmp_s, 1.262535e-06


 <State 14>: 3.06ns
ST_14: v_assign (14)  [4/10] 3.06ns  loc: src/tk-mu_simple.cpp:395
_ifconv:10  %v_assign = fmul double %tmp_s, 1.262535e-06


 <State 15>: 3.06ns
ST_15: v_assign (14)  [3/10] 3.06ns  loc: src/tk-mu_simple.cpp:395
_ifconv:10  %v_assign = fmul double %tmp_s, 1.262535e-06


 <State 16>: 3.06ns
ST_16: v_assign (14)  [2/10] 3.06ns  loc: src/tk-mu_simple.cpp:395
_ifconv:10  %v_assign = fmul double %tmp_s, 1.262535e-06


 <State 17>: 3.06ns
ST_17: v_assign (14)  [1/10] 3.06ns  loc: src/tk-mu_simple.cpp:395
_ifconv:10  %v_assign = fmul double %tmp_s, 1.262535e-06


 <State 18>: 1.60ns
ST_18: ireg_V (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395
_ifconv:11  %ireg_V = bitcast double %v_assign to i64

ST_18: tmp_16 (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395
_ifconv:12  %tmp_16 = trunc i64 %ireg_V to i63

ST_18: isneg (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395
_ifconv:13  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

ST_18: exp_tmp_V (18)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395
_ifconv:14  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

ST_18: tmp_3 (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395
_ifconv:15  %tmp_3 = zext i11 %exp_tmp_V to i12

ST_18: tmp_20 (20)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395
_ifconv:16  %tmp_20 = trunc i64 %ireg_V to i52

ST_18: tmp_5 (25)  [1/1] 1.60ns  loc: src/tk-mu_simple.cpp:395
_ifconv:21  %tmp_5 = icmp eq i63 %tmp_16, 0

ST_18: F2 (26)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:395
_ifconv:22  %F2 = sub i12 1075, %tmp_3


 <State 19>: 3.29ns
ST_19: tmp_4 (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395
_ifconv:17  %tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_20)

ST_19: p_Result_s (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395
_ifconv:18  %p_Result_s = zext i53 %tmp_4 to i54

ST_19: man_V_1 (23)  [1/1] 1.99ns  loc: src/tk-mu_simple.cpp:395
_ifconv:19  %man_V_1 = sub i54 0, %p_Result_s

ST_19: man_V_2 (24)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:395
_ifconv:20  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

ST_19: tmp_7 (27)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:395
_ifconv:23  %tmp_7 = icmp sgt i12 %F2, 22

ST_19: tmp_8 (28)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:395
_ifconv:24  %tmp_8 = add i12 -22, %F2

ST_19: tmp_9 (29)  [1/1] 1.33ns  loc: src/tk-mu_simple.cpp:395
_ifconv:25  %tmp_9 = sub i12 22, %F2

ST_19: sh_amt (30)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:395
_ifconv:26  %sh_amt = select i1 %tmp_7, i12 %tmp_8, i12 %tmp_9

ST_19: tmp_1 (32)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:395
_ifconv:28  %tmp_1 = icmp eq i12 %F2, 22

ST_19: tmp_22 (33)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395
_ifconv:29  %tmp_22 = trunc i54 %man_V_2 to i24

ST_19: tmp_6 (34)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:395
_ifconv:30  %tmp_6 = icmp ult i12 %sh_amt, 54

ST_19: sel_tmp6_demorgan (45)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:395
_ifconv:41  %sel_tmp6_demorgan = or i1 %tmp_5, %tmp_1

ST_19: sel_tmp6 (46)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395 (grouped into LUT with out node sel_tmp7)
_ifconv:42  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

ST_19: sel_tmp7 (47)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:395 (out node of the LUT)
_ifconv:43  %sel_tmp7 = and i1 %tmp_7, %sel_tmp6


 <State 20>: 3.28ns
ST_20: sh_amt_cast (31)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395
_ifconv:27  %sh_amt_cast = sext i12 %sh_amt to i32

ST_20: tmp_10 (35)  [1/1] 1.25ns  loc: src/tk-mu_simple.cpp:395
_ifconv:31  %tmp_10 = icmp ult i12 %sh_amt, 24

ST_20: tmp_11 (36)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395 (grouped into LUT with out node newSel1)
_ifconv:32  %tmp_11 = zext i32 %sh_amt_cast to i54

ST_20: tmp_12 (37)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395 (grouped into LUT with out node newSel1)
_ifconv:33  %tmp_12 = ashr i54 %man_V_2, %tmp_11

ST_20: tmp_24 (38)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395 (grouped into LUT with out node newSel1)
_ifconv:34  %tmp_24 = trunc i54 %tmp_12 to i24

ST_20: sel_tmp1 (43)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395 (grouped into LUT with out node or_cond2)
_ifconv:39  %sel_tmp1 = xor i1 %tmp_5, true

ST_20: sel_tmp2 (44)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395 (grouped into LUT with out node or_cond2)
_ifconv:40  %sel_tmp2 = and i1 %tmp_1, %sel_tmp1

ST_20: sel_tmp8 (48)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:395
_ifconv:44  %sel_tmp8 = and i1 %sel_tmp7, %tmp_6

ST_20: sel_tmp14_demorgan (49)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395 (grouped into LUT with out node or_cond)
_ifconv:45  %sel_tmp14_demorgan = or i1 %sel_tmp6_demorgan, %tmp_7

ST_20: sel_tmp (50)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395 (grouped into LUT with out node or_cond)
_ifconv:46  %sel_tmp = xor i1 %sel_tmp14_demorgan, true

ST_20: sel_tmp3 (51)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395 (grouped into LUT with out node or_cond)
_ifconv:47  %sel_tmp3 = and i1 %tmp_10, %sel_tmp

ST_20: sel_tmp4 (52)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395 (grouped into LUT with out node sel_tmp5)
_ifconv:48  %sel_tmp4 = xor i1 %tmp_6, true

ST_20: sel_tmp5 (53)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:395 (out node of the LUT)
_ifconv:49  %sel_tmp5 = and i1 %sel_tmp7, %sel_tmp4

ST_20: or_cond (55)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:497->src/tk-mu_simple.cpp:399 (out node of the LUT)
_ifconv:51  %or_cond = or i1 %sel_tmp5, %sel_tmp3

ST_20: newSel1 (56)  [1/1] 2.57ns  loc: src/tk-mu_simple.cpp:395 (out node of the LUT)
_ifconv:52  %newSel1 = select i1 %sel_tmp8, i24 %tmp_24, i24 %tmp_22

ST_20: or_cond1 (57)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:497->src/tk-mu_simple.cpp:399 (grouped into LUT with out node or_cond2)
_ifconv:53  %or_cond1 = or i1 %sel_tmp8, %sel_tmp2

ST_20: or_cond2 (59)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:497->src/tk-mu_simple.cpp:399 (out node of the LUT)
_ifconv:55  %or_cond2 = or i1 %or_cond, %or_cond1


 <State 21>: 2.71ns
ST_21: p_1 (39)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395 (grouped into LUT with out node newSel2)
_ifconv:35  %p_1 = select i1 %isneg, i24 -1, i24 0

ST_21: tmp_14 (40)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395 (grouped into LUT with out node newSel2)
_ifconv:36  %tmp_14 = sext i24 %tmp_22 to i32

ST_21: tmp_15 (41)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395 (grouped into LUT with out node newSel2)
_ifconv:37  %tmp_15 = shl i32 %tmp_14, %sh_amt_cast

ST_21: tmp_25 (42)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395 (grouped into LUT with out node newSel2)
_ifconv:38  %tmp_25 = trunc i32 %tmp_15 to i24

ST_21: newSel (54)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:395 (grouped into LUT with out node newSel2)
_ifconv:50  %newSel = select i1 %sel_tmp5, i24 %p_1, i24 %tmp_25

ST_21: newSel2 (58)  [1/1] 2.00ns  loc: src/tk-mu_simple.h:497->src/tk-mu_simple.cpp:399 (out node of the LUT)
_ifconv:54  %newSel2 = select i1 %or_cond, i24 %newSel, i24 %newSel1

ST_21: inhwRinv_V (60)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:497->src/tk-mu_simple.cpp:399 (out node of the LUT)
_ifconv:56  %inhwRinv_V = select i1 %or_cond2, i24 %newSel2, i24 0

ST_21: absPt_V (61)  [6/6] 0.00ns  loc: src/tk-mu_simple.h:499->src/tk-mu_simple.cpp:399
_ifconv:57  %absPt_V = call fastcc i14 @rinvToPt(i24 %inhwRinv_V)


 <State 22>: 3.53ns
ST_22: absPt_V (61)  [5/6] 3.53ns  loc: src/tk-mu_simple.h:499->src/tk-mu_simple.cpp:399
_ifconv:57  %absPt_V = call fastcc i14 @rinvToPt(i24 %inhwRinv_V)


 <State 23>: 3.53ns
ST_23: absPt_V (61)  [4/6] 3.53ns  loc: src/tk-mu_simple.h:499->src/tk-mu_simple.cpp:399
_ifconv:57  %absPt_V = call fastcc i14 @rinvToPt(i24 %inhwRinv_V)


 <State 24>: 3.53ns
ST_24: absPt_V (61)  [3/6] 3.53ns  loc: src/tk-mu_simple.h:499->src/tk-mu_simple.cpp:399
_ifconv:57  %absPt_V = call fastcc i14 @rinvToPt(i24 %inhwRinv_V)


 <State 25>: 3.53ns
ST_25: absPt_V (61)  [2/6] 3.53ns  loc: src/tk-mu_simple.h:499->src/tk-mu_simple.cpp:399
_ifconv:57  %absPt_V = call fastcc i14 @rinvToPt(i24 %inhwRinv_V)


 <State 26>: 3.10ns
ST_26: absPt_V (61)  [1/6] 3.10ns  loc: src/tk-mu_simple.h:499->src/tk-mu_simple.cpp:399
_ifconv:57  %absPt_V = call fastcc i14 @rinvToPt(i24 %inhwRinv_V)


 <State 27>: 2.94ns
ST_27: OP1_V_cast (62)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:401
_ifconv:58  %OP1_V_cast = sext i14 %absPt_V to i27

ST_27: r_V (63)  [3/3] 2.94ns  loc: src/tk-mu_simple.cpp:401
_ifconv:59  %r_V = mul i27 2807, %OP1_V_cast


 <State 28>: 2.94ns
ST_28: r_V (63)  [2/3] 2.94ns  loc: src/tk-mu_simple.cpp:401
_ifconv:59  %r_V = mul i27 2807, %OP1_V_cast


 <State 29>: 0.00ns
ST_29: r_V (63)  [1/3] 0.00ns  loc: src/tk-mu_simple.cpp:401
_ifconv:59  %r_V = mul i27 2807, %OP1_V_cast

ST_29: ret_V (64)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:401
_ifconv:60  %ret_V = call i14 @_ssdm_op_PartSelect.i14.i27.i32.i32(i27 %r_V, i32 10, i32 23)

ST_29: tmp_27 (66)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:401
_ifconv:62  %tmp_27 = trunc i27 %r_V to i10

ST_29: tmp_18 (69)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:401
_ifconv:65  %tmp_18 = call i14 @_ssdm_op_PartSelect.i14.i27.i32.i32(i27 %r_V, i32 10, i32 23)


 <State 30>: 2.10ns
ST_30: StgValue_111 (4)  [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i15 %hwRinv_V), !map !383

ST_30: StgValue_112 (5)  [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i14* %outPt_V), !map !389

ST_30: StgValue_113 (6)  [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @calc_pt_hw_str) nounwind

ST_30: StgValue_114 (8)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:384
_ifconv:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_30: tmp_26 (65)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:401 (grouped into LUT with out node tmp_21)
_ifconv:61  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %r_V, i32 26)

ST_30: tmp_17 (67)  [1/1] 1.23ns  loc: src/tk-mu_simple.cpp:401
_ifconv:63  %tmp_17 = icmp eq i10 %tmp_27, 0

ST_30: ret_V_1 (68)  [1/1] 1.39ns  loc: src/tk-mu_simple.cpp:401
_ifconv:64  %ret_V_1 = add i14 1, %ret_V

ST_30: tmp_19 (70)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:401 (grouped into LUT with out node tmp_21)
_ifconv:66  %tmp_19 = select i1 %tmp_17, i14 %tmp_18, i14 %ret_V_1

ST_30: tmp_21 (71)  [1/1] 0.71ns  loc: src/tk-mu_simple.cpp:401 (out node of the LUT)
_ifconv:67  %tmp_21 = select i1 %tmp_26, i14 %tmp_19, i14 %tmp_18

ST_30: StgValue_120 (72)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:401
_ifconv:68  call void @_ssdm_op_Write.ap_auto.i14P(i14* %outPt_V, i14 %tmp_21)

ST_30: StgValue_121 (73)  [1/1] 0.00ns  loc: src/tk-mu_simple.cpp:402
_ifconv:69  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hwRinv_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outPt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rinvToPt_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
hwRinv_V_read      (read          ) [ 0000000000000000000000000000000]
tmp                (bitselect     ) [ 0000000000000000000000000000000]
absInvRinv_V       (xor           ) [ 0000000000000000000000000000000]
absInvRinv_V_1     (select        ) [ 0110000000000000000000000000000]
tmp_13             (sext          ) [ 0101111100000000000000000000000]
tmp_s              (sitodp        ) [ 0100000011111111110000000000000]
v_assign           (dmul          ) [ 0100000000000000001000000000000]
ireg_V             (bitcast       ) [ 0000000000000000000000000000000]
tmp_16             (trunc         ) [ 0000000000000000000000000000000]
isneg              (bitselect     ) [ 0100000000000000000111000000000]
exp_tmp_V          (partselect    ) [ 0000000000000000000000000000000]
tmp_3              (zext          ) [ 0000000000000000000000000000000]
tmp_20             (trunc         ) [ 0100000000000000000100000000000]
tmp_5              (icmp          ) [ 0100000000000000000110000000000]
F2                 (sub           ) [ 0100000000000000000100000000000]
tmp_4              (bitconcatenate) [ 0000000000000000000000000000000]
p_Result_s         (zext          ) [ 0000000000000000000000000000000]
man_V_1            (sub           ) [ 0000000000000000000000000000000]
man_V_2            (select        ) [ 0100000000000000000010000000000]
tmp_7              (icmp          ) [ 0100000000000000000010000000000]
tmp_8              (add           ) [ 0000000000000000000000000000000]
tmp_9              (sub           ) [ 0000000000000000000000000000000]
sh_amt             (select        ) [ 0100000000000000000010000000000]
tmp_1              (icmp          ) [ 0100000000000000000010000000000]
tmp_22             (trunc         ) [ 0100000000000000000011000000000]
tmp_6              (icmp          ) [ 0100000000000000000010000000000]
sel_tmp6_demorgan  (or            ) [ 0100000000000000000010000000000]
sel_tmp6           (xor           ) [ 0000000000000000000000000000000]
sel_tmp7           (and           ) [ 0100000000000000000010000000000]
sh_amt_cast        (sext          ) [ 0100000000000000000001000000000]
tmp_10             (icmp          ) [ 0000000000000000000000000000000]
tmp_11             (zext          ) [ 0000000000000000000000000000000]
tmp_12             (ashr          ) [ 0000000000000000000000000000000]
tmp_24             (trunc         ) [ 0000000000000000000000000000000]
sel_tmp1           (xor           ) [ 0000000000000000000000000000000]
sel_tmp2           (and           ) [ 0000000000000000000000000000000]
sel_tmp8           (and           ) [ 0000000000000000000000000000000]
sel_tmp14_demorgan (or            ) [ 0000000000000000000000000000000]
sel_tmp            (xor           ) [ 0000000000000000000000000000000]
sel_tmp3           (and           ) [ 0000000000000000000000000000000]
sel_tmp4           (xor           ) [ 0000000000000000000000000000000]
sel_tmp5           (and           ) [ 0100000000000000000001000000000]
or_cond            (or            ) [ 0100000000000000000001000000000]
newSel1            (select        ) [ 0100000000000000000001000000000]
or_cond1           (or            ) [ 0000000000000000000000000000000]
or_cond2           (or            ) [ 0100000000000000000001000000000]
p_1                (select        ) [ 0000000000000000000000000000000]
tmp_14             (sext          ) [ 0000000000000000000000000000000]
tmp_15             (shl           ) [ 0000000000000000000000000000000]
tmp_25             (trunc         ) [ 0000000000000000000000000000000]
newSel             (select        ) [ 0000000000000000000000000000000]
newSel2            (select        ) [ 0000000000000000000000000000000]
inhwRinv_V         (select        ) [ 0000000000000000000000000000000]
absPt_V            (call          ) [ 0100000000000000000000000001000]
OP1_V_cast         (sext          ) [ 0100000000000000000000000000110]
r_V                (mul           ) [ 0100000000000000000000000000001]
ret_V              (partselect    ) [ 0100000000000000000000000000001]
tmp_27             (trunc         ) [ 0100000000000000000000000000001]
tmp_18             (partselect    ) [ 0100000000000000000000000000001]
StgValue_111       (specbitsmap   ) [ 0000000000000000000000000000000]
StgValue_112       (specbitsmap   ) [ 0000000000000000000000000000000]
StgValue_113       (spectopmodule ) [ 0000000000000000000000000000000]
StgValue_114       (specpipeline  ) [ 0000000000000000000000000000000]
tmp_26             (bitselect     ) [ 0000000000000000000000000000000]
tmp_17             (icmp          ) [ 0000000000000000000000000000000]
ret_V_1            (add           ) [ 0000000000000000000000000000000]
tmp_19             (select        ) [ 0000000000000000000000000000000]
tmp_21             (select        ) [ 0000000000000000000000000000000]
StgValue_120       (write         ) [ 0000000000000000000000000000000]
StgValue_121       (ret           ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hwRinv_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hwRinv_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outPt_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outPt_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rinvToPt_table1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rinvToPt_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rinvToPt"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="calc_pt_hw_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i14P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="hwRinv_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="15" slack="0"/>
<pin id="86" dir="0" index="1" bw="15" slack="0"/>
<pin id="87" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hwRinv_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_120_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="14" slack="0"/>
<pin id="93" dir="0" index="2" bw="14" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_120/30 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_rinvToPt_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="0"/>
<pin id="99" dir="0" index="1" bw="24" slack="0"/>
<pin id="100" dir="0" index="2" bw="14" slack="0"/>
<pin id="101" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="absPt_V/21 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="1"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="v_assign/8 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="15" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="15" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="absInvRinv_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="15" slack="0"/>
<pin id="122" dir="0" index="1" bw="15" slack="0"/>
<pin id="123" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="absInvRinv_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="absInvRinv_V_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="15" slack="0"/>
<pin id="129" dir="0" index="2" bw="15" slack="0"/>
<pin id="130" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="absInvRinv_V_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_13_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="15" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="ireg_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/18 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_16_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/18 "/>
</bind>
</comp>

<comp id="145" class="1004" name="isneg_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="0"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/18 "/>
</bind>
</comp>

<comp id="153" class="1004" name="exp_tmp_V_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="0" index="3" bw="7" slack="0"/>
<pin id="158" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/18 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_3_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/18 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_20_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/18 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_5_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="63" slack="0"/>
<pin id="173" dir="0" index="1" bw="63" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/18 "/>
</bind>
</comp>

<comp id="177" class="1004" name="F2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="0"/>
<pin id="179" dir="0" index="1" bw="11" slack="0"/>
<pin id="180" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/18 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_4_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="53" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="52" slack="1"/>
<pin id="187" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/19 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_Result_s_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="53" slack="0"/>
<pin id="192" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/19 "/>
</bind>
</comp>

<comp id="194" class="1004" name="man_V_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="53" slack="0"/>
<pin id="197" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/19 "/>
</bind>
</comp>

<comp id="200" class="1004" name="man_V_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="54" slack="0"/>
<pin id="203" dir="0" index="2" bw="54" slack="0"/>
<pin id="204" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/19 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_7_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="12" slack="1"/>
<pin id="209" dir="0" index="1" bw="12" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/19 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_8_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="12" slack="1"/>
<pin id="215" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/19 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_9_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="12" slack="1"/>
<pin id="220" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9/19 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sh_amt_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="12" slack="0"/>
<pin id="225" dir="0" index="2" bw="12" slack="0"/>
<pin id="226" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/19 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="1"/>
<pin id="232" dir="0" index="1" bw="12" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/19 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_22_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="54" slack="0"/>
<pin id="237" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/19 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_6_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="12" slack="0"/>
<pin id="241" dir="0" index="1" bw="12" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/19 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sel_tmp6_demorgan_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/19 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sel_tmp6_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/19 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sel_tmp7_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/19 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sh_amt_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast/20 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_10_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="12" slack="1"/>
<pin id="267" dir="0" index="1" bw="12" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/20 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_11_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/20 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_12_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="54" slack="1"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_12/20 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_24_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="54" slack="0"/>
<pin id="281" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/20 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sel_tmp1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="2"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/20 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sel_tmp2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/20 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sel_tmp8_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="1" slack="1"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/20 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sel_tmp14_demorgan_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="1" slack="1"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp14_demorgan/20 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sel_tmp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/20 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sel_tmp3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/20 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sel_tmp4_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/20 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sel_tmp5_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/20 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_cond_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/20 "/>
</bind>
</comp>

<comp id="329" class="1004" name="newSel1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="24" slack="0"/>
<pin id="332" dir="0" index="2" bw="24" slack="1"/>
<pin id="333" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/20 "/>
</bind>
</comp>

<comp id="336" class="1004" name="or_cond1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/20 "/>
</bind>
</comp>

<comp id="342" class="1004" name="or_cond2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/20 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="3"/>
<pin id="350" dir="0" index="1" bw="24" slack="0"/>
<pin id="351" dir="0" index="2" bw="24" slack="0"/>
<pin id="352" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/21 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_14_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="24" slack="2"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14/21 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_15_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="24" slack="0"/>
<pin id="360" dir="0" index="1" bw="12" slack="1"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_15/21 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_25_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/21 "/>
</bind>
</comp>

<comp id="367" class="1004" name="newSel_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="0" index="1" bw="24" slack="0"/>
<pin id="370" dir="0" index="2" bw="24" slack="0"/>
<pin id="371" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/21 "/>
</bind>
</comp>

<comp id="374" class="1004" name="newSel2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="24" slack="0"/>
<pin id="377" dir="0" index="2" bw="24" slack="1"/>
<pin id="378" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/21 "/>
</bind>
</comp>

<comp id="380" class="1004" name="inhwRinv_V_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="24" slack="0"/>
<pin id="383" dir="0" index="2" bw="24" slack="0"/>
<pin id="384" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inhwRinv_V/21 "/>
</bind>
</comp>

<comp id="388" class="1004" name="OP1_V_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="1"/>
<pin id="390" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/27 "/>
</bind>
</comp>

<comp id="391" class="1004" name="ret_V_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="14" slack="0"/>
<pin id="393" dir="0" index="1" bw="27" slack="0"/>
<pin id="394" dir="0" index="2" bw="5" slack="0"/>
<pin id="395" dir="0" index="3" bw="6" slack="0"/>
<pin id="396" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/29 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_27_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="27" slack="0"/>
<pin id="402" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/29 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_18_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="14" slack="0"/>
<pin id="405" dir="0" index="1" bw="27" slack="0"/>
<pin id="406" dir="0" index="2" bw="5" slack="0"/>
<pin id="407" dir="0" index="3" bw="6" slack="0"/>
<pin id="408" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/29 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_26_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="27" slack="1"/>
<pin id="415" dir="0" index="2" bw="6" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/30 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_17_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="1"/>
<pin id="421" dir="0" index="1" bw="10" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/30 "/>
</bind>
</comp>

<comp id="424" class="1004" name="ret_V_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="14" slack="1"/>
<pin id="427" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/30 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_19_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="14" slack="1"/>
<pin id="432" dir="0" index="2" bw="14" slack="0"/>
<pin id="433" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19/30 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_21_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="14" slack="0"/>
<pin id="439" dir="0" index="2" bw="14" slack="1"/>
<pin id="440" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21/30 "/>
</bind>
</comp>

<comp id="444" class="1007" name="grp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="13" slack="0"/>
<pin id="446" dir="0" index="1" bw="14" slack="0"/>
<pin id="447" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/27 "/>
</bind>
</comp>

<comp id="453" class="1005" name="absInvRinv_V_1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="15" slack="1"/>
<pin id="455" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="absInvRinv_V_1 "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_13_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_s_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="1"/>
<pin id="465" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="468" class="1005" name="v_assign_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="1"/>
<pin id="470" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="473" class="1005" name="isneg_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_20_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="52" slack="1"/>
<pin id="481" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_5_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="490" class="1005" name="F2_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="1"/>
<pin id="492" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="498" class="1005" name="man_V_2_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="54" slack="1"/>
<pin id="500" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_7_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="508" class="1005" name="sh_amt_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="12" slack="1"/>
<pin id="510" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_22_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="24" slack="1"/>
<pin id="521" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_6_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="531" class="1005" name="sel_tmp6_demorgan_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp6_demorgan "/>
</bind>
</comp>

<comp id="536" class="1005" name="sel_tmp7_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp7 "/>
</bind>
</comp>

<comp id="542" class="1005" name="sh_amt_cast_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_cast "/>
</bind>
</comp>

<comp id="547" class="1005" name="sel_tmp5_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="552" class="1005" name="or_cond_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="557" class="1005" name="newSel1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="24" slack="1"/>
<pin id="559" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="newSel1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="or_cond2_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="567" class="1005" name="absPt_V_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="14" slack="1"/>
<pin id="569" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="absPt_V "/>
</bind>
</comp>

<comp id="572" class="1005" name="OP1_V_cast_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="27" slack="1"/>
<pin id="574" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="577" class="1005" name="r_V_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="27" slack="1"/>
<pin id="579" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="582" class="1005" name="ret_V_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="14" slack="1"/>
<pin id="584" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="587" class="1005" name="tmp_27_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="10" slack="1"/>
<pin id="589" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_18_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="14" slack="1"/>
<pin id="594" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="82" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="84" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="84" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="112" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="120" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="84" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="137"><net_src comp="134" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="138" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="166"><net_src comp="153" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="138" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="141" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="163" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="190" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="207" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="212" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="217" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="200" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="222" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="230" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="207" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="262" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="274" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="265" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="318" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="307" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="293" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="279" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="293" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="288" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="323" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="336" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="44" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="354"><net_src comp="46" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="348" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="367" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="46" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="387"><net_src comp="380" pin="3"/><net_sink comp="97" pin=1"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="54" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="399"><net_src comp="56" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="409"><net_src comp="52" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="54" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="411"><net_src comp="56" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="417"><net_src comp="74" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="76" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="78" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="80" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="419" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="429" pin=2"/></net>

<net id="441"><net_src comp="412" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="429" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="436" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="448"><net_src comp="50" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="388" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="444" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="451"><net_src comp="444" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="452"><net_src comp="444" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="456"><net_src comp="126" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="461"><net_src comp="134" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="466"><net_src comp="109" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="471"><net_src comp="104" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="476"><net_src comp="145" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="482"><net_src comp="167" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="487"><net_src comp="171" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="493"><net_src comp="177" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="497"><net_src comp="490" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="501"><net_src comp="200" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="506"><net_src comp="207" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="511"><net_src comp="222" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="517"><net_src comp="230" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="522"><net_src comp="235" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="528"><net_src comp="239" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="534"><net_src comp="245" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="539"><net_src comp="256" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="545"><net_src comp="262" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="550"><net_src comp="318" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="555"><net_src comp="323" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="560"><net_src comp="329" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="565"><net_src comp="342" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="570"><net_src comp="97" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="575"><net_src comp="388" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="580"><net_src comp="444" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="585"><net_src comp="391" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="590"><net_src comp="400" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="595"><net_src comp="403" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="436" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outPt_V | {30 }
 - Input state : 
	Port: calc_pt_hw : hwRinv_V | {1 }
	Port: calc_pt_hw : rinvToPt_table1 | {25 26 }
  - Chain level:
	State 1
	State 2
		tmp_s : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		tmp_16 : 1
		isneg : 1
		exp_tmp_V : 1
		tmp_3 : 2
		tmp_20 : 1
		tmp_5 : 2
		F2 : 3
	State 19
		p_Result_s : 1
		man_V_1 : 2
		man_V_2 : 3
		sh_amt : 1
		tmp_22 : 4
		tmp_6 : 2
		sel_tmp6_demorgan : 1
		sel_tmp6 : 1
		sel_tmp7 : 1
	State 20
		tmp_11 : 1
		tmp_12 : 2
		tmp_24 : 3
		newSel1 : 4
	State 21
		tmp_15 : 1
		tmp_25 : 2
		newSel : 3
		newSel2 : 4
		inhwRinv_V : 5
		absPt_V : 6
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		r_V : 1
	State 28
	State 29
		ret_V : 1
		tmp_27 : 1
		tmp_18 : 1
	State 30
		tmp_19 : 1
		tmp_21 : 2
		StgValue_120 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|  sitodp  |         grp_fu_109        |    0    |    0    |   412   |   461   |
|----------|---------------------------|---------|---------|---------|---------|
|   dmul   |         grp_fu_104        |    11   |    0    |   456   |   238   |
|----------|---------------------------|---------|---------|---------|---------|
|   call   |     grp_rinvToPt_fu_97    |    1    |  1.784  |   144   |   172   |
|----------|---------------------------|---------|---------|---------|---------|
|          |   absInvRinv_V_1_fu_126   |    0    |    0    |    0    |    15   |
|          |       man_V_2_fu_200      |    0    |    0    |    0    |    54   |
|          |       sh_amt_fu_222       |    0    |    0    |    0    |    12   |
|          |       newSel1_fu_329      |    0    |    0    |    0    |    24   |
|  select  |         p_1_fu_348        |    0    |    0    |    0    |    24   |
|          |       newSel_fu_367       |    0    |    0    |    0    |    24   |
|          |       newSel2_fu_374      |    0    |    0    |    0    |    24   |
|          |     inhwRinv_V_fu_380     |    0    |    0    |    0    |    24   |
|          |       tmp_19_fu_429       |    0    |    0    |    0    |    14   |
|          |       tmp_21_fu_436       |    0    |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|---------|
|   ashr   |       tmp_12_fu_274       |    0    |    0    |    0    |   178   |
|----------|---------------------------|---------|---------|---------|---------|
|          |         F2_fu_177         |    0    |    0    |    0    |    12   |
|    sub   |       man_V_1_fu_194      |    0    |    0    |    0    |    53   |
|          |        tmp_9_fu_217       |    0    |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|---------|
|    shl   |       tmp_15_fu_358       |    0    |    0    |    0    |    65   |
|----------|---------------------------|---------|---------|---------|---------|
|          |        tmp_5_fu_171       |    0    |    0    |    0    |    22   |
|          |        tmp_7_fu_207       |    0    |    0    |    0    |    5    |
|   icmp   |        tmp_1_fu_230       |    0    |    0    |    0    |    5    |
|          |        tmp_6_fu_239       |    0    |    0    |    0    |    5    |
|          |       tmp_10_fu_265       |    0    |    0    |    0    |    5    |
|          |       tmp_17_fu_419       |    0    |    0    |    0    |    4    |
|----------|---------------------------|---------|---------|---------|---------|
|          |    absInvRinv_V_fu_120    |    0    |    0    |    0    |    23   |
|          |      sel_tmp6_fu_250      |    0    |    0    |    0    |    1    |
|    xor   |      sel_tmp1_fu_283      |    0    |    0    |    0    |    1    |
|          |       sel_tmp_fu_301      |    0    |    0    |    0    |    1    |
|          |      sel_tmp4_fu_313      |    0    |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|---------|
|    add   |        tmp_8_fu_212       |    0    |    0    |    0    |    12   |
|          |       ret_V_1_fu_424      |    0    |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|---------|
|          |  sel_tmp6_demorgan_fu_245 |    0    |    0    |    0    |    1    |
|          | sel_tmp14_demorgan_fu_297 |    0    |    0    |    0    |    1    |
|    or    |       or_cond_fu_323      |    0    |    0    |    0    |    1    |
|          |      or_cond1_fu_336      |    0    |    0    |    0    |    1    |
|          |      or_cond2_fu_342      |    0    |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|---------|
|          |      sel_tmp7_fu_256      |    0    |    0    |    0    |    1    |
|          |      sel_tmp2_fu_288      |    0    |    0    |    0    |    1    |
|    and   |      sel_tmp8_fu_293      |    0    |    0    |    0    |    1    |
|          |      sel_tmp3_fu_307      |    0    |    0    |    0    |    1    |
|          |      sel_tmp5_fu_318      |    0    |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|---------|
|    mul   |         grp_fu_444        |    1    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   read   |  hwRinv_V_read_read_fu_84 |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   write  |  StgValue_120_write_fu_90 |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |         tmp_fu_112        |    0    |    0    |    0    |    0    |
| bitselect|        isneg_fu_145       |    0    |    0    |    0    |    0    |
|          |       tmp_26_fu_412       |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |       tmp_13_fu_134       |    0    |    0    |    0    |    0    |
|   sext   |     sh_amt_cast_fu_262    |    0    |    0    |    0    |    0    |
|          |       tmp_14_fu_355       |    0    |    0    |    0    |    0    |
|          |     OP1_V_cast_fu_388     |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |       tmp_16_fu_141       |    0    |    0    |    0    |    0    |
|          |       tmp_20_fu_167       |    0    |    0    |    0    |    0    |
|   trunc  |       tmp_22_fu_235       |    0    |    0    |    0    |    0    |
|          |       tmp_24_fu_279       |    0    |    0    |    0    |    0    |
|          |       tmp_25_fu_363       |    0    |    0    |    0    |    0    |
|          |       tmp_27_fu_400       |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |      exp_tmp_V_fu_153     |    0    |    0    |    0    |    0    |
|partselect|        ret_V_fu_391       |    0    |    0    |    0    |    0    |
|          |       tmp_18_fu_403       |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |        tmp_3_fu_163       |    0    |    0    |    0    |    0    |
|   zext   |     p_Result_s_fu_190     |    0    |    0    |    0    |    0    |
|          |       tmp_11_fu_270       |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|bitconcatenate|        tmp_4_fu_183       |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |    13   |  1.784  |   1012  |   1529  |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|rinvToPt_table1|   14   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |   14   |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        F2_reg_490       |   12   |
|    OP1_V_cast_reg_572   |   27   |
|  absInvRinv_V_1_reg_453 |   15   |
|     absPt_V_reg_567     |   14   |
|      isneg_reg_473      |    1   |
|     man_V_2_reg_498     |   54   |
|     newSel1_reg_557     |   24   |
|     or_cond2_reg_562    |    1   |
|     or_cond_reg_552     |    1   |
|       r_V_reg_577       |   27   |
|      ret_V_reg_582      |   14   |
|     sel_tmp5_reg_547    |    1   |
|sel_tmp6_demorgan_reg_531|    1   |
|     sel_tmp7_reg_536    |    1   |
|   sh_amt_cast_reg_542   |   32   |
|      sh_amt_reg_508     |   12   |
|      tmp_13_reg_458     |   32   |
|      tmp_18_reg_592     |   14   |
|      tmp_1_reg_514      |    1   |
|      tmp_20_reg_479     |   52   |
|      tmp_22_reg_519     |   24   |
|      tmp_27_reg_587     |   10   |
|      tmp_5_reg_484      |    1   |
|      tmp_6_reg_525      |    1   |
|      tmp_7_reg_503      |    1   |
|      tmp_s_reg_463      |   64   |
|     v_assign_reg_468    |   64   |
+-------------------------+--------+
|          Total          |   501  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_109 |  p0  |   2  |  15  |   30   ||    15   |
| grp_fu_444 |  p1  |   2  |  14  |   28   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   58   ||  1.784  ||    29   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   13   |    1   |  1012  |  1529  |
|   Memory  |   14   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   29   |
|  Register |    -   |    -   |    -   |   501  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   14   |   13   |    3   |  1513  |  1558  |
+-----------+--------+--------+--------+--------+--------+
