$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 32 # address [31:0] $end
  $var wire 32 $ instr [31:0] $end
  $scope module InstrMem $end
   $var wire 32 % WORDS [31:0] $end
   $var wire 184 & mem_init [183:0] $end
   $var wire 32 # address [31:0] $end
   $var wire 32 $ instr [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000010000000 %
b0010111000101111011100110111001001100011001011110100100101101110011100110111010001110010010011010110010101101101010111110111010001100101011100110111010000101110011011010110010101101101 &
#1
#2
b00000000000000000000000000000100 #
b00010010001101000101011001111000 $
#3
#4
b00000000000000000000000000001000 #
b10101010101110111100110011011101 $
#5
#6
b00000000000000000000000000001100 #
b00000000000000000000000000001100 $
#7
#8
b00000000000000000000000000100000 #
b00000000000000000000000000000000 $
#9
#10
b00000000000000000000000111111100 #
#11
#12
b00000000000000000000001000000000 #
b11011110101011011011111011101111 $
#13
#14
b00000000000000000000001000000100 #
#15
