<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: -11 (means success: 0)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sv_parameter_type.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_parameter_type.v</a>
time_elapsed: 0.000s
ram usage: 9620 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/ivtest/ivltests/sv_parameter_type.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_parameter_type.v</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: sv_parameter_type.v
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/ivtest/ivltests/sv_parameter_type.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_parameter_type.v</a> to parse list
Warning::PARSE_TO_AST sv_parameter_type.v::9 error in parsing: (syntax error, unexpected &#39;[&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
   logic [15:0] lv;
Warning::PARSE_TO_AST sv_parameter_type.v::12 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting &#39;(&#39;)
   bit err = 0;
Warning::PARSE_TO_AST sv_parameter_type.v::15 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting &#39;(&#39;)
   logic clk = 1;
Warning::PARSE_TO_AST sv_parameter_type.v::20 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   int cnt;
Warning::PARSE_TO_AST sv_parameter_type.v::21 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   int cnt_bit ;
Warning::PARSE_TO_AST sv_parameter_type.v::22 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   int cnt_byte;
Warning::PARSE_TO_AST sv_parameter_type.v::23 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   int cnt_int ;
Warning::PARSE_TO_AST sv_parameter_type.v::24 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   int cnt_ar1d;
Warning::PARSE_TO_AST sv_parameter_type.v::25 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   int cnt_ar2d;
Warning::PARSE_TO_AST sv_parameter_type.v::28 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   int siz_bit ;
Warning::PARSE_TO_AST sv_parameter_type.v::29 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   int siz_byte;
Warning::PARSE_TO_AST sv_parameter_type.v::30 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   int siz_int ;
Warning::PARSE_TO_AST sv_parameter_type.v::31 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   int siz_ar1d;
Warning::PARSE_TO_AST sv_parameter_type.v::32 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
   int siz_ar2d;
Warning::PARSE_TO_AST sv_parameter_type.v::40 Unsuported token
      wait (cnt);
      ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v::40 error in parsing: (syntax error, unexpected &#39;(&#39;)
      wait (cnt);
Warning::PARSE_TO_AST sv_parameter_type.v::43 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
      if (siz_bit  !=  1)  begin $display(&#34;FAILED -- siz_bit  = %0d&#34;, siz_bit ); err=1; end
Warning::PARSE_TO_AST sv_parameter_type.v::51 error in parsing: (syntax error, unexpected vEND)
   end
Warning::AST sv_parameter_type.v::60 there are no ports for the module (test)
	all logic will be dropped since it is not driving an output
endmodule // test

</pre>
</body>