INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sources_1/new/Final Project.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniCPU
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module INCREMENT_PC
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-311] analyzing module EXEMEM
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module MUX5
INFO: [VRFC 10-311] analyzing module MUX32
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucas/Documents/Final Project/Final Project.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucas/Documents/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
