// Seed: 1730352514
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    output uwire id_3,
    output uwire id_4
);
  parameter id_6 = 1;
  assign module_1.id_8 = 0;
  bit id_7 = id_6;
  final id_7 = id_6;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd80
) (
    input tri1 _id_0,
    input supply1 id_1,
    input tri id_2,
    input wor id_3,
    input tri1 id_4,
    input wire id_5,
    input uwire id_6,
    input wand id_7,
    output tri1 id_8,
    input wand id_9,
    input wor id_10,
    output tri1 id_11,
    input supply1 id_12,
    output supply0 id_13
    , id_21,
    input tri1 id_14,
    input wand id_15,
    input wire id_16,
    output tri1 id_17,
    input wire id_18,
    output tri1 id_19
);
  parameter [-1 : id_0] id_22 = -1'b0;
  logic [1  ==  1  &  1 : 1] id_23 = 1 - id_4 & -1 - id_15;
  localparam id_24 = 1 & id_22.id_22 & id_22;
  assign id_13 = id_21;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_2,
      id_11,
      id_13
  );
endmodule
