// Seed: 4122722973
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout tri0 id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
module module_0 #(
    parameter id_32 = 32'd68,
    parameter id_5  = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    module_1,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38
);
  output wire id_38;
  input wire id_37;
  inout wire id_36;
  output wire id_35;
  input wire id_34;
  inout wire id_33;
  input wire _id_32;
  input wire id_31;
  output wire id_30;
  output wire id_29;
  inout wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  module_0 modCall_1 (
      id_36,
      id_4,
      id_1,
      id_33,
      id_28,
      id_2,
      id_13,
      id_9,
      id_25,
      id_22
  );
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire _id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [id_5 : !  (  id_5  >  1  )  ==  id_32] id_39;
  wire id_40;
  wire id_41;
endmodule
