

================================================================
== Vitis HLS Report for 'scale'
================================================================
* Date:           Mon Jan 17 11:00:20 2022

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        PNA_HLS_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.371 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4240|     4240|  14.132 us|  14.132 us|  4240|  4240|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_log_33_11_s_fu_131                      |log_33_11_s                      |       18|       18|  59.994 ns|  59.994 ns|    1|    1|      yes|
        |grp_log_32_10_s_fu_144                      |log_32_10_s                      |       15|       15|  49.995 ns|  49.995 ns|    1|    1|      yes|
        |grp_scale_Pipeline_VITIS_LOOP_255_2_fu_157  |scale_Pipeline_VITIS_LOOP_255_2  |       85|       85|   0.283 us|   0.283 us|   85|   85|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_249_1  |     4239|     4239|       157|          -|          -|    27|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     389|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|    44|     8450|    9847|  144|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     491|    -|
|Register             |        -|     -|      417|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    44|     8867|   10727|  144|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|        1|       2|   45|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       1|   22|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |grp_log_32_10_s_fu_144                      |log_32_10_s                      |        0|   1|  1907|  2172|    0|
    |grp_log_33_11_s_fu_131                      |log_33_11_s                      |        0|   1|  2044|  2237|    0|
    |mul_30ns_6ns_36_2_1_U127                    |mul_30ns_6ns_36_2_1              |        0|   1|   157|    45|    0|
    |mul_30ns_6ns_36_2_1_U131                    |mul_30ns_6ns_36_2_1              |        0|   1|   157|    45|    0|
    |mul_32s_31s_54_2_1_U133                     |mul_32s_31s_54_2_1               |        0|   3|   165|    49|    0|
    |mul_32s_31s_54_2_1_U134                     |mul_32s_31s_54_2_1               |        0|   3|   165|    49|    0|
    |mul_32s_31s_54_2_1_U135                     |mul_32s_31s_54_2_1               |        0|   3|   165|    49|    0|
    |mul_32s_31s_54_2_1_U136                     |mul_32s_31s_54_2_1               |        0|   3|   165|    49|    0|
    |mul_32s_32s_54_2_1_U137                     |mul_32s_32s_54_2_1               |        0|   3|   165|    49|    0|
    |mul_32s_32s_54_2_1_U138                     |mul_32s_32s_54_2_1               |        0|   3|   165|    49|    0|
    |mul_32s_32s_54_2_1_U139                     |mul_32s_32s_54_2_1               |        0|   3|   165|    49|    0|
    |mul_32s_32s_54_2_1_U140                     |mul_32s_32s_54_2_1               |        0|   3|   165|    49|    0|
    |mul_38ns_4ns_42_2_1_U126                    |mul_38ns_4ns_42_2_1              |        0|   0|   214|   155|    0|
    |mul_38ns_4ns_42_2_1_U130                    |mul_38ns_4ns_42_2_1              |        0|   0|   214|   155|    0|
    |mul_44s_6ns_44_2_1_U129                     |mul_44s_6ns_44_2_1               |        0|   1|   213|    91|    0|
    |mul_45s_6ns_45_5_1_U125                     |mul_45s_6ns_45_5_1               |        0|   2|   310|    76|    0|
    |mul_55s_57ns_111_5_1_U124                   |mul_55s_57ns_111_5_1             |        0|   9|   268|   103|    0|
    |mul_6s_38ns_42_2_1_U128                     |mul_6s_38ns_42_2_1               |        0|   2|   214|   155|    0|
    |mul_6s_38ns_42_2_1_U132                     |mul_6s_38ns_42_2_1               |        0|   2|   214|   155|    0|
    |grp_scale_Pipeline_VITIS_LOOP_255_2_fu_157  |scale_Pipeline_VITIS_LOOP_255_2  |        0|   0|   632|  3713|  144|
    |sdiv_48ns_32s_32_52_seq_1_U123              |sdiv_48ns_32s_32_52_seq_1        |        0|   0|   586|   353|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                                       |                                 |        0|  44|  8450|  9847|  144|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln249_fu_210_p2        |         +|   0|  0|   12|           5|           1|
    |add_ln261_fu_346_p2        |         +|   0|  0|   19|          12|          12|
    |ret_V_fu_236_p2            |         +|   0|  0|   40|          33|          23|
    |x_V_1_fu_242_p2            |         +|   0|  0|   39|          32|          23|
    |sub_ln1201_1_fu_313_p2     |         -|   0|  0|   38|           1|          31|
    |sub_ln1201_fu_292_p2       |         -|   0|  0|  118|           1|         111|
    |icmp_ln1551_fu_356_p2      |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln249_fu_204_p2       |      icmp|   0|  0|    9|           5|           4|
    |scale_V_1_fu_362_p3        |    select|   0|  0|   32|           1|          23|
    |select_ln1201_1_fu_319_p3  |    select|   0|  0|   31|           1|          31|
    |select_ln1201_fu_307_p3    |    select|   0|  0|   31|           1|          31|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  389|         124|         291|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  338|         74|    1|         74|
    |grp_fu_458_ce  |    9|          2|    1|          2|
    |grp_fu_462_ce  |    9|          2|    1|          2|
    |grp_fu_466_ce  |    9|          2|    1|          2|
    |grp_fu_470_ce  |    9|          2|    1|          2|
    |grp_fu_474_ce  |    9|          2|    1|          2|
    |grp_fu_478_ce  |    9|          2|    1|          2|
    |grp_fu_482_ce  |    9|          2|    1|          2|
    |grp_fu_486_ce  |    9|          2|    1|          2|
    |grp_fu_490_ce  |    9|          2|    1|          2|
    |grp_fu_494_ce  |    9|          2|    1|          2|
    |grp_fu_498_ce  |    9|          2|    1|          2|
    |grp_fu_502_ce  |    9|          2|    1|          2|
    |grp_fu_506_ce  |    9|          2|    1|          2|
    |grp_fu_510_ce  |    9|          2|    1|          2|
    |grp_fu_514_ce  |    9|          2|    1|          2|
    |grp_fu_518_ce  |    9|          2|    1|          2|
    |node_fu_114    |    9|          2|    5|         10|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  491|        108|   22|        116|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                          |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |add_ln261_reg_448                                        |    8|   0|   12|          4|
    |ap_CS_fsm                                                |   73|   0|   73|          0|
    |grp_log_32_10_s_fu_144_ap_start_reg                      |    1|   0|    1|          0|
    |grp_log_33_11_s_fu_131_ap_start_reg                      |    1|   0|    1|          0|
    |grp_scale_Pipeline_VITIS_LOOP_255_2_fu_157_ap_start_reg  |    1|   0|    1|          0|
    |mul_ln1201_reg_427                                       |  111|   0|  111|          0|
    |node_1_reg_377                                           |    5|   0|    5|          0|
    |node_fu_114                                              |    5|   0|    5|          0|
    |op2_V_reg_401                                            |   32|   0|   32|          0|
    |op_V_reg_411                                             |   33|   0|   33|          0|
    |ret_V_reg_391                                            |   11|   0|   33|         22|
    |scale_V_1_reg_453                                        |   32|   0|   32|          0|
    |select_ln1201_1_reg_443                                  |   31|   0|   31|          0|
    |sub_ln1201_1_reg_438                                     |   31|   0|   31|          0|
    |tmp_65_reg_416                                           |    1|   0|    1|          0|
    |tmp_67_reg_432                                           |   31|   0|   31|          0|
    |x_V_1_reg_396                                            |   10|   0|   32|         22|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                    |  417|   0|  465|         48|
    +---------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         scale|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         scale|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         scale|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         scale|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         scale|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         scale|  return value|
|degree_buf_address0  |  out|    9|   ap_memory|    degree_buf|         array|
|degree_buf_ce0       |  out|    1|   ap_memory|    degree_buf|         array|
|degree_buf_q0        |   in|   32|   ap_memory|    degree_buf|         array|
|out_0_V_address0     |  out|   16|   ap_memory|       out_0_V|         array|
|out_0_V_ce0          |  out|    1|   ap_memory|       out_0_V|         array|
|out_0_V_q0           |   in|   32|   ap_memory|       out_0_V|         array|
|out_1_V_address0     |  out|   16|   ap_memory|       out_1_V|         array|
|out_1_V_ce0          |  out|    1|   ap_memory|       out_1_V|         array|
|out_1_V_q0           |   in|   32|   ap_memory|       out_1_V|         array|
|out_2_V_address0     |  out|   16|   ap_memory|       out_2_V|         array|
|out_2_V_ce0          |  out|    1|   ap_memory|       out_2_V|         array|
|out_2_V_q0           |   in|   32|   ap_memory|       out_2_V|         array|
|out_3_V_address0     |  out|   16|   ap_memory|       out_3_V|         array|
|out_3_V_ce0          |  out|    1|   ap_memory|       out_3_V|         array|
|out_3_V_q0           |   in|   32|   ap_memory|       out_3_V|         array|
+---------------------+-----+-----+------------+--------------+--------------+

