<?xml version="1.0" encoding="UTF-8" ?>
<document>
<!--The data in this file is primarily intended for consumption by Xilinx tools.
The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.-->
<application name="pn" timeStamp="Thu Dec 12 08:27:03 2013">
<section name="Project Information" visible="false">
<property name="ProjectID" value="0A4AC96D11FF4D7A84E7AFCF479DE374" type="project"/>
<property name="ProjectIteration" value="5" type="project"/>
<property name="ProjectFile" value="D:/NTHU/101 Spring/Hardware Lab/FinalProject/Bomber/Bomber.xise" type="project"/>
<property name="ProjectCreationTimestamp" value="2013-06-09T09:22:36" type="project"/>
</section>
<section name="Project Statistics" visible="true">
<property name="PROPEXT_MapGlobalOptimization_spartan6" value="Area" type="process"/>
<property name="PROPEXT_xilxMapPackRegInto_spartan6" value="For Inputs and Outputs" type="process"/>
<property name="PROPEXT_xilxPARstrat_spartan6" value="Reentrant Route" type="process"/>
<property name="PROP_Enable_Message_Filtering" value="false" type="design"/>
<property name="PROP_FitterReportFormat" value="HTML" type="process"/>
<property name="PROP_LastAppliedGoal" value="Area Reduction" type="design"/>
<property name="PROP_LastAppliedStrategy" value="minArea;D:/NTHU/101 Spring/Hardware Lab/FinalProject/minArea.xds" type="design"/>
<property name="PROP_ManualCompileOrderImp" value="false" type="design"/>
<property name="PROP_MapLUTCombining_spartan6" value="Area" type="process"/>
<property name="PROP_MapLogicOptimization_spartan6" value="true" type="process"/>
<property name="PROP_PropSpecInProjFile" value="Store all values" type="design"/>
<property name="PROP_Simulator" value="ISim (VHDL/Verilog)" type="design"/>
<property name="PROP_SynthOpt" value="Area" type="process"/>
<property name="PROP_SynthOptEffort_spartan6" value="High" type="process"/>
<property name="PROP_SynthTopFile" value="changed" type="process"/>
<property name="PROP_Top_Level_Module_Type" value="HDL" type="design"/>
<property name="PROP_UseSmartGuide" value="false" type="design"/>
<property name="PROP_UserBrowsedStrategyFiles" value="D:/NTHU/101 Spring/Hardware Lab/FinalProject/minArea.xds" type="process"/>
<property name="PROP_UserConstraintEditorPreference" value="Text Editor" type="process"/>
<property name="PROP_intProjectCreationTimestamp" value="2013-06-09T09:22:36" type="design"/>
<property name="PROP_intWbtProjectID" value="0A4AC96D11FF4D7A84E7AFCF479DE374" type="design"/>
<property name="PROP_intWbtProjectIteration" value="5" type="process"/>
<property name="PROP_intWorkingDirLocWRTProjDir" value="Same" type="design"/>
<property name="PROP_intWorkingDirUsed" value="No" type="design"/>
<property name="PROP_xilxMapAllowLogicOpt" value="true" type="process"/>
<property name="PROP_xilxMapMaxCompression_spartan6" value="true" type="process"/>
<property name="PROP_xilxMapSliceLogicInUnusedBRAMs" value="true" type="process"/>
<property name="PROP_xilxSynthRegBalancing" value="Yes" type="process"/>
<property name="PROP_xstAutoBRAMPacking" value="true" type="process"/>
<property name="PROP_xstFsmStyle" value="Bram" type="process"/>
<property name="PROP_xstLUTCombining_spartan6" value="Area" type="process"/>
<property name="PROP_xstNetlistHierarchy" value="Rebuilt" type="process"/>
<property name="PROP_xstOptimizeInsPrimtives" value="true" type="process"/>
<property name="PROP_xstPackIORegister" value="Yes" type="process"/>
<property name="PROP_xstReadCores" value="false" type="process"/>
<property name="PROP_AutoTop" value="true" type="design"/>
<property name="PROP_DevFamily" value="Spartan6" type="design"/>
<property name="PROP_MapExtraEffort_spartan6" value="Continue on Impossible" type="process"/>
<property name="PROP_SynthRAMStyle" value="Block" type="process"/>
<property name="PROP_xilxMapEnableMultiThreading" value="2" type="process"/>
<property name="PROP_xstROMStyle" value="Block" type="process"/>
<property name="PROPEXT_xilxPARextraEffortLevel_spartan6" value="Continue on Impossible" type="process"/>
<property name="PROP_DevDevice" value="xc6slx16" type="design"/>
<property name="PROP_DevFamilyPMName" value="spartan6" type="design"/>
<property name="PROP_DevPackage" value="csg324" type="design"/>
<property name="PROP_Synthesis_Tool" value="XST (VHDL/Verilog)" type="design"/>
<property name="PROP_parEnableMultiThreading_spartan6" value="2" type="process"/>
<property name="PROP_DevSpeed" value="-3" type="design"/>
<property name="PROP_PreferredLanguage" value="Verilog" type="design"/>
<property name="FILE_UCF" value="1" type="source"/>
<property name="FILE_VERILOG" value="7" type="source"/>
</section>
</application>
</document>
