Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
<<<<<<< HEAD
| Date         : Wed Dec 11 17:40:32 2024
| Host         : eecs-digital-37 running 64-bit Ubuntu 24.04.1 LTS
=======
| Date         : Wed Dec 11 19:17:04 2024
| Host         : eecs-digital-05 running 64-bit Ubuntu 24.04.1 LTS
>>>>>>> 2fa23e7 (works)
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

<<<<<<< HEAD
Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 processor_main/cycles_between_samples_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coordinator_main/playback_rate_reg[0][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_pass_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_pass_clk_wiz_0 rise@10.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 3.490ns (48.600%)  route 3.691ns (51.400%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 8.390 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
=======
Slack (VIOLATED) :        -6.101ns  (required time - arrival time)
  Source:                 memio/osc_gen[3].oscillator_ram/dividend[3]_i_18_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_blue/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_pixel_clk_wiz_0 rise@310.112ns - clk_100_pass_clk_wiz_0 rise@310.000ns)
  Data Path Delay:        5.784ns  (logic 1.510ns (26.107%)  route 4.274ns (73.894%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 308.501 - 310.112 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 309.042 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
>>>>>>> 2fa23e7 (works)
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
<<<<<<< HEAD
                                                     -7.025    -4.352 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  wizard_hdmi/clkout1_buf/O
                         net (fo=636, estimated)      1.614    -0.975    processor_main/clk_100_pass
    RAMB18_X0Y18         RAMB18E1                                     r  processor_main/cycles_between_samples_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.479 r  processor_main/cycles_between_samples_reg/DOADO[4]
                         net (fo=5, estimated)        1.412     2.891    processor_main/cycles_between_samples_reg_n_11
    SLICE_X12Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.015 r  processor_main/is_on[0]_i_19/O
                         net (fo=1, estimated)        0.575     3.590    processor_main/is_on[0]_i_19_n_0
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.124     3.714 r  processor_main/is_on[0]_i_11/O
                         net (fo=1, routed)           0.000     3.714    processor_main/is_on[0]_i_11_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.264 r  processor_main/is_on_reg[0]_i_4/CO[3]
                         net (fo=1, estimated)        0.000     4.264    processor_main/is_on_reg[0]_i_4_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.378 r  processor_main/is_on_reg[0]_i_2/CO[3]
                         net (fo=2, estimated)        0.702     5.080    processor_main/coordinator_main/is_on1
    SLICE_X7Y49          LUT5 (Prop_lut5_I1_O)        0.124     5.204 r  processor_main/playback_rate[0][23]_i_1/O
                         net (fo=24, estimated)       1.002     6.206    coordinator_main/playback_rate_reg[0][23]_0[0]
    SLICE_X12Y43         FDRE                                         r  coordinator_main/playback_rate_reg[0][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.542    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     5.263 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583     6.846    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.937 r  wizard_hdmi/clkout1_buf/O
                         net (fo=636, estimated)      1.453     8.390    coordinator_main/clk_100_pass
    SLICE_X12Y43         FDRE                                         r  coordinator_main/playback_rate_reg[0][10]/C
                         clock pessimism              0.553     8.942    
                         clock uncertainty           -0.070     8.872    
    SLICE_X12Y43         FDRE (Setup_fdre_C_CE)      -0.169     8.703    coordinator_main/playback_rate_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  2.497    
=======
                                                     -7.025   305.648 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666   307.314    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   307.410 r  wizard_hdmi/clkout1_buf/O
                         net (fo=1066, estimated)     1.632   309.042    memio/osc_gen[3].oscillator_ram/clk_100_pass
    SLICE_X6Y13          FDRE                                         r  memio/osc_gen[3].oscillator_ram/dividend[3]_i_18_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.518   309.560 r  memio/osc_gen[3].oscillator_ram/dividend[3]_i_18_psbram_1/Q
                         net (fo=13, estimated)       0.720   310.280    memio/osc_gen[2].oscillator_ram/ram_data_b[2]
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.124   310.404 r  memio/osc_gen[2].oscillator_ram/tmds_out[8]_i_4/O
                         net (fo=4, estimated)        0.597   311.001    memio/osc_gen[2].oscillator_ram/tmds_out[8]_i_4_n_0
    SLICE_X7Y12          LUT5 (Prop_lut5_I2_O)        0.124   311.125 r  memio/osc_gen[2].oscillator_ram/tmds_out[8]_i_2/O
                         net (fo=21, estimated)       0.352   311.477    memio/osc_gen[2].oscillator_ram/BRAM_reg_3_4
    SLICE_X7Y11          LUT5 (Prop_lut5_I0_O)        0.124   311.601 r  memio/osc_gen[2].oscillator_ram/tmds_out[3]_i_2__0/O
                         net (fo=8, estimated)        0.647   312.248    memio/osc_gen[2].oscillator_ram/tmds_blue/p_3_in
    SLICE_X6Y9           LUT6 (Prop_lut6_I2_O)        0.124   312.372 r  memio/osc_gen[2].oscillator_ram/tally[1]_i_15__1/O
                         net (fo=3, estimated)        0.532   312.904    memio/osc_gen[2].oscillator_ram/tally[1]_i_15__1_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I1_O)        0.124   313.028 f  memio/osc_gen[2].oscillator_ram/tally[4]_i_32__0/O
                         net (fo=2, estimated)        0.604   313.632    memio/osc_gen[2].oscillator_ram/tally[4]_i_32__0_n_0
    SLICE_X9Y9           LUT6 (Prop_lut6_I3_O)        0.124   313.756 r  memio/osc_gen[2].oscillator_ram/tally[4]_i_15__1_comp/O
                         net (fo=2, estimated)        0.418   314.174    memio/osc_gen[2].oscillator_ram/tally[4]_i_15__1_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124   314.298 r  memio/osc_gen[2].oscillator_ram/tally[4]_i_5__1_comp/O
                         net (fo=1, estimated)        0.404   314.702    memio/osc_gen[2].oscillator_ram/tally[4]_i_5__1_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124   314.826 r  memio/osc_gen[2].oscillator_ram/tally[4]_i_1__0/O
                         net (fo=1, routed)           0.000   314.826    tmds_blue/D[3]
    SLICE_X11Y10         FDRE                                         r  tmds_blue/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                    310.112   310.112 r  
    N15                                               0.000   310.112 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   310.112    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370   311.483 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   312.654    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.279   305.375 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.583   306.958    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.049 r  wizard_hdmi/clkout2_buf/O
                         net (fo=77, estimated)       1.452   308.501    tmds_blue/clk_pixel
    SLICE_X11Y10         FDRE                                         r  tmds_blue/tally_reg[4]/C
                         clock pessimism              0.386   308.886    
                         clock uncertainty           -0.193   308.693    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.032   308.725    tmds_blue/tally_reg[4]
  -------------------------------------------------------------------
                         required time                        308.725    
                         arrival time                        -314.826    
  -------------------------------------------------------------------
                         slack                                 -6.101    
>>>>>>> 2fa23e7 (works)




