<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='538' ll='540' type='static llvm::MachineRegisterInfo::use_instr_nodbg_iterator llvm::MachineRegisterInfo::use_instr_nodbg_end()'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='544' u='c' c='_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='465' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller24eliminateRedundantSpillsERN4llvm12LiveIntervalEPNS1_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='2277' u='c' c='_ZNK4llvm18TargetLoweringBase14shouldLocalizeERKNS_12MachineInstrEPKNS_19TargetTransformInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='243' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='1348' u='c' c='_ZL19hasOneNonDBGUseInstRKN4llvm19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='190' u='c' c='_ZL10isSimpleIfRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='191' u='c' c='_ZL10isSimpleIfRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1456' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881'/>
