Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  1 13:30:14 2022
| Host         : caldon.ifi.uio.no running 64-bit Red Hat Enterprise Linux release 8.5 (Ootpa)
| Command      : report_timing_summary -max_paths 10 -file FIRST_timing_summary_routed.rpt -pb FIRST_timing_summary_routed.pb -rpx FIRST_timing_summary_routed.rpx -warn_on_violation
| Design       : FIRST
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.492        0.000                      0                    6        0.228        0.000                      0                    6        4.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.492        0.000                      0                    6        0.228        0.000                      0                    6        4.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_count_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.897ns (37.672%)  route 1.484ns (62.328%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X112Y52        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDCE (Prop_fdce_C_Q)         0.478     6.543 r  count_reg[1]/Q
                         net (fo=7, routed)           1.032     7.575    count_OBUF[1]
    SLICE_X112Y49        LUT6 (Prop_lut6_I0_O)        0.295     7.870 r  min_count_i_2/O
                         net (fo=2, routed)           0.452     8.322    max_count0
    SLICE_X112Y49        LUT3 (Prop_lut3_I2_O)        0.124     8.446 r  max_count_i_1/O
                         net (fo=1, routed)           0.000     8.446    max_count_i_1_n_0
    SLICE_X112Y49        FDRE                                         r  max_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.700    15.447    clk_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  max_count_reg/C
                         clock pessimism              0.449    15.896    
                         clock uncertainty           -0.035    15.861    
    SLICE_X112Y49        FDRE (Setup_fdre_C_D)        0.077    15.938    max_count_reg
  -------------------------------------------------------------------
                         required time                         15.938    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  7.492    

Slack (MET) :             7.507ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_count_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.923ns (38.345%)  route 1.484ns (61.655%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X112Y52        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDCE (Prop_fdce_C_Q)         0.478     6.543 r  count_reg[1]/Q
                         net (fo=7, routed)           1.032     7.575    count_OBUF[1]
    SLICE_X112Y49        LUT6 (Prop_lut6_I0_O)        0.295     7.870 r  min_count_i_2/O
                         net (fo=2, routed)           0.452     8.322    max_count0
    SLICE_X112Y49        LUT3 (Prop_lut3_I1_O)        0.150     8.472 r  min_count_i_1/O
                         net (fo=1, routed)           0.000     8.472    min_count_i_1_n_0
    SLICE_X112Y49        FDRE                                         r  min_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.700    15.447    clk_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  min_count_reg/C
                         clock pessimism              0.449    15.896    
                         clock uncertainty           -0.035    15.861    
    SLICE_X112Y49        FDRE (Setup_fdre_C_D)        0.118    15.979    min_count_reg
  -------------------------------------------------------------------
                         required time                         15.979    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  7.507    

Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.801ns (39.443%)  route 1.230ns (60.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 15.436 - 10.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X112Y52        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDCE (Prop_fdce_C_Q)         0.478     6.543 r  count_reg[1]/Q
                         net (fo=7, routed)           0.894     7.436    count_OBUF[1]
    SLICE_X112Y52        LUT5 (Prop_lut5_I4_O)        0.323     7.759 r  count[1]_i_1/O
                         net (fo=1, routed)           0.336     8.095    count_i[1]
    SLICE_X112Y52        FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.690    15.436    clk_IBUF_BUFG
    SLICE_X112Y52        FDCE                                         r  count_reg[1]/C
                         clock pessimism              0.629    16.065    
                         clock uncertainty           -0.035    16.029    
    SLICE_X112Y52        FDCE (Setup_fdce_C_D)       -0.240    15.789    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.789    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  7.694    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.897ns (39.996%)  route 1.346ns (60.004%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 15.436 - 10.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X112Y52        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDCE (Prop_fdce_C_Q)         0.478     6.543 f  count_reg[1]/Q
                         net (fo=7, routed)           0.894     7.436    count_OBUF[1]
    SLICE_X112Y52        LUT3 (Prop_lut3_I0_O)        0.295     7.731 r  count[3]_i_2/O
                         net (fo=1, routed)           0.452     8.183    count[3]_i_2_n_0
    SLICE_X112Y52        LUT6 (Prop_lut6_I2_O)        0.124     8.307 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.307    count_i[3]
    SLICE_X112Y52        FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.690    15.436    clk_IBUF_BUFG
    SLICE_X112Y52        FDCE                                         r  count_reg[3]/C
                         clock pessimism              0.629    16.065    
                         clock uncertainty           -0.035    16.029    
    SLICE_X112Y52        FDCE (Setup_fdce_C_D)        0.077    16.106    count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.106    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.773ns (52.186%)  route 0.708ns (47.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 15.436 - 10.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X112Y52        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDCE (Prop_fdce_C_Q)         0.478     6.543 r  count_reg[1]/Q
                         net (fo=7, routed)           0.708     7.251    count_OBUF[1]
    SLICE_X113Y52        LUT6 (Prop_lut6_I5_O)        0.295     7.546 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.546    count_i[2]
    SLICE_X113Y52        FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.690    15.436    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[2]/C
                         clock pessimism              0.607    16.043    
                         clock uncertainty           -0.035    16.007    
    SLICE_X113Y52        FDCE (Setup_fdce_C_D)        0.031    16.038    count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.580ns (51.655%)  route 0.543ns (48.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 15.436 - 10.000 ) 
    Source Clock Delay      (SCD):    6.065ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.869     6.065    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.456     6.521 f  count_reg[0]/Q
                         net (fo=7, routed)           0.543     7.064    count_OBUF[0]
    SLICE_X113Y52        LUT3 (Prop_lut3_I2_O)        0.124     7.188 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.188    count_i[0]
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.690    15.436    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/C
                         clock pessimism              0.629    16.065    
                         clock uncertainty           -0.035    16.029    
    SLICE_X113Y52        FDCE (Setup_fdce_C_D)        0.029    16.058    count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.058    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                  8.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.141     2.146 r  count_reg[2]/Q
                         net (fo=5, routed)           0.134     2.280    count_OBUF[2]
    SLICE_X113Y52        LUT6 (Prop_lut6_I4_O)        0.045     2.325 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.325    count_i[2]
    SLICE_X113Y52        FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[2]/C
                         clock pessimism             -0.632     2.005    
    SLICE_X113Y52        FDCE (Hold_fdce_C_D)         0.092     2.097    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.246ns (69.634%)  route 0.107ns (30.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X112Y52        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDCE (Prop_fdce_C_Q)         0.148     2.153 r  count_reg[1]/Q
                         net (fo=7, routed)           0.107     2.261    count_OBUF[1]
    SLICE_X112Y52        LUT6 (Prop_lut6_I3_O)        0.098     2.359 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.359    count_i[3]
    SLICE_X112Y52        FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X112Y52        FDCE                                         r  count_reg[3]/C
                         clock pessimism             -0.632     2.005    
    SLICE_X112Y52        FDCE (Hold_fdce_C_D)         0.120     2.125    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 max_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            max_count_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.641     2.007    clk_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  max_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164     2.171 r  max_count_reg/Q
                         net (fo=3, routed)           0.189     2.360    max_count_OBUF
    SLICE_X112Y49        LUT3 (Prop_lut3_I0_O)        0.045     2.405 r  max_count_i_1/O
                         net (fo=1, routed)           0.000     2.405    max_count_i_1_n_0
    SLICE_X112Y49        FDRE                                         r  max_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.912     2.638    clk_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  max_count_reg/C
                         clock pessimism             -0.631     2.007    
    SLICE_X112Y49        FDRE (Hold_fdre_C_D)         0.120     2.127    max_count_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_count_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.255ns (36.707%)  route 0.440ns (63.293%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X112Y52        FDCE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDCE (Prop_fdce_C_Q)         0.164     2.169 r  count_reg[3]/Q
                         net (fo=4, routed)           0.300     2.469    count_OBUF[3]
    SLICE_X112Y49        LUT6 (Prop_lut6_I1_O)        0.045     2.514 r  min_count_i_2/O
                         net (fo=2, routed)           0.140     2.654    max_count0
    SLICE_X112Y49        LUT3 (Prop_lut3_I1_O)        0.046     2.700 r  min_count_i_1/O
                         net (fo=1, routed)           0.000     2.700    min_count_i_1_n_0
    SLICE_X112Y49        FDRE                                         r  min_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.912     2.638    clk_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  min_count_reg/C
                         clock pessimism             -0.360     2.279    
    SLICE_X112Y49        FDRE (Hold_fdre_C_D)         0.131     2.410    min_count_reg
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.468%)  route 0.206ns (52.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.141     2.146 f  count_reg[0]/Q
                         net (fo=7, routed)           0.206     2.352    count_OBUF[0]
    SLICE_X113Y52        LUT3 (Prop_lut3_I2_O)        0.045     2.397 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.397    count_i[0]
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/C
                         clock pessimism             -0.632     2.005    
    SLICE_X113Y52        FDCE (Hold_fdce_C_D)         0.091     2.096    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.189ns (42.391%)  route 0.257ns (57.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.639     2.005    clk_IBUF_BUFG
    SLICE_X113Y52        FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.141     2.146 r  count_reg[0]/Q
                         net (fo=7, routed)           0.141     2.287    count_OBUF[0]
    SLICE_X112Y52        LUT5 (Prop_lut5_I2_O)        0.048     2.335 r  count[1]_i_1/O
                         net (fo=1, routed)           0.116     2.451    count_i[1]
    SLICE_X112Y52        FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.911     2.637    clk_IBUF_BUFG
    SLICE_X112Y52        FDCE                                         r  count_reg[1]/C
                         clock pessimism             -0.619     2.018    
    SLICE_X112Y52        FDCE (Hold_fdce_C_D)        -0.013     2.005    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.446    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y52  count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y52  count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y52  count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y52  count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y49  max_count_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y49  min_count_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y52  count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y52  count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y52  count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y52  count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y49  max_count_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y49  max_count_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y52  count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y52  count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y52  count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y52  count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y49  max_count_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y49  max_count_reg/C



