# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Mips_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Alu_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:20 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Alu_control.v 
# -- Compiling module Alu_control
# 
# Top level modules:
# 	Alu_control
# End time: 11:08:20 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:20 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Alu.v 
# -- Compiling module Alu
# 
# Top level modules:
# 	Alu
# End time: 11:08:20 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/And_32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:20 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/And_32Bit.v 
# -- Compiling module And_32Bit
# 
# Top level modules:
# 	And_32Bit
# End time: 11:08:20 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Bus_for_jump.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:20 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Bus_for_jump.v 
# -- Compiling module Bus_for_jump
# 
# Top level modules:
# 	Bus_for_jump
# End time: 11:08:20 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Control_for_Jr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:20 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Control_for_Jr.v 
# -- Compiling module Control_for_Jr
# 
# Top level modules:
# 	Control_for_Jr
# End time: 11:08:20 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:20 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Control_unit.v 
# -- Compiling module Control_unit
# 
# Top level modules:
# 	Control_unit
# End time: 11:08:20 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/FullAdder_4Bit_CLA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:20 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/FullAdder_4Bit_CLA.v 
# -- Compiling module FullAdder_4Bit_CLA
# 
# Top level modules:
# 	FullAdder_4Bit_CLA
# End time: 11:08:20 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/FullAdder_16Bit_CLA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:20 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/FullAdder_16Bit_CLA.v 
# -- Compiling module FullAdder_16Bit_CLA
# 
# Top level modules:
# 	FullAdder_16Bit_CLA
# End time: 11:08:20 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/FullAdder_32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:20 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/FullAdder_32Bit.v 
# -- Compiling module FullAdder_32Bit
# 
# Top level modules:
# 	FullAdder_32Bit
# End time: 11:08:20 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/LessThan_32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:20 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/LessThan_32Bit.v 
# -- Compiling module LessThan_32Bit
# 
# Top level modules:
# 	LessThan_32Bit
# End time: 11:08:20 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Mux2x1_5byte.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:21 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Mux2x1_5byte.v 
# -- Compiling module Mux2x1_5byte
# 
# Top level modules:
# 	Mux2x1_5byte
# End time: 11:08:21 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:21 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Mux2x1.v 
# -- Compiling module Mux2x1
# 
# Top level modules:
# 	Mux2x1
# End time: 11:08:21 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Mux8x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:21 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Mux8x1.v 
# -- Compiling module Mux8x1
# 
# Top level modules:
# 	Mux8x1
# End time: 11:08:21 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Nor_32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:21 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Nor_32Bit.v 
# -- Compiling module Nor_32Bit
# 
# Top level modules:
# 	Nor_32Bit
# End time: 11:08:21 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Or_32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:21 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Or_32Bit.v 
# -- Compiling module Or_32Bit
# 
# Top level modules:
# 	Or_32Bit
# End time: 11:08:21 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Shift_left_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:21 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Shift_left_2.v 
# -- Compiling module Shift_left_2
# 
# Top level modules:
# 	Shift_left_2
# End time: 11:08:21 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Sign_extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:21 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Sign_extend.v 
# -- Compiling module Sign_extend
# 
# Top level modules:
# 	Sign_extend
# End time: 11:08:21 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Substract_32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:21 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Substract_32Bit.v 
# -- Compiling module Substract_32Bit
# -- Compiling module Inverter
# 
# Top level modules:
# 	Substract_32Bit
# End time: 11:08:21 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Xor_32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:21 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Xor_32Bit.v 
# -- Compiling module Xor_32Bit
# 
# Top level modules:
# 	Xor_32Bit
# End time: 11:08:21 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Mips.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:21 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Mips.v 
# -- Compiling module Mips
# 
# Top level modules:
# 	Mips
# End time: 11:08:21 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Instruction_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:21 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Instruction_block.v 
# -- Compiling module Instruction_block
# 
# Top level modules:
# 	Instruction_block
# End time: 11:08:21 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Memory_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:21 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Memory_block.v 
# -- Compiling module Memory_block
# ** Warning: C:/mipsAhmet/src/Memory_block.v(36): (vlog-2182) 'memory' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	Memory_block
# End time: 11:08:21 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Register_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:21 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Register_block.v 
# -- Compiling module Register_block
# ** Warning: C:/mipsAhmet/src/Register_block.v(30): (vlog-2182) 'registers' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	Register_block
# End time: 11:08:21 on Jan 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+C:/mipsAhmet/src {C:/mipsAhmet/src/Mips_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:21 on Jan 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/mipsAhmet/src" C:/mipsAhmet/src/Mips_tb.v 
# -- Compiling module Mips_tb
# 
# Top level modules:
# 	Mips_tb
# End time: 11:08:22 on Jan 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Mips_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Mips_tb 
# Start time: 11:08:22 on Jan 19,2024
# Loading work.Mips_tb
# Loading work.Mips
# Loading work.Instruction_block
# Loading work.Control_unit
# Loading work.Mux2x1_5byte
# Loading work.Register_block
# Loading work.Sign_extend
# Loading work.Alu_control
# Loading work.Mux2x1
# Loading work.Alu
# Loading work.And_32Bit
# Loading work.Or_32Bit
# Loading work.Xor_32Bit
# Loading work.Nor_32Bit
# Loading work.LessThan_32Bit
# Loading work.Substract_32Bit
# Loading work.Inverter
# Loading work.FullAdder_32Bit
# Loading work.FullAdder_16Bit_CLA
# Loading work.FullAdder_4Bit_CLA
# Loading work.Mux8x1
# Loading work.Memory_block
# Loading work.Shift_left_2
# Loading work.Bus_for_jump
# Loading work.Control_for_Jr
# ** Warning: (vsim-3015) C:/mipsAhmet/src/Alu.v(18): [PCDPC] - Port size (1) does not match connection size (32) for port 'LessThan'. The port definition is at: C:/mipsAhmet/src/LessThan_32Bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Mips_tb/dut/aluUnit/lt1 File: C:/mipsAhmet/src/LessThan_32Bit.v
# ** Warning: (vsim-3015) C:/mipsAhmet/src/Mips.v(99): [PCDPC] - Port size (8) does not match connection size (32) for port 'address'. The port definition is at: C:/mipsAhmet/src/Memory_block.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /Mips_tb/dut/memBlock File: C:/mipsAhmet/src/Memory_block.v
# ** Warning: (vsim-3015) C:/mipsAhmet/src/Mips.v(166): [PCDPC] - Port size (32) does not match connection size (26) for port 'read_data1'. The port definition is at: C:/mipsAhmet/src/Control_for_Jr.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /Mips_tb/dut/crJr File: C:/mipsAhmet/src/Control_for_Jr.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/mipsAhmet/src/Mips_tb.v(50)
#    Time: 75 ns  Iteration: 0  Instance: /Mips_tb
# End time: 11:08:31 on Jan 19,2024, Elapsed time: 0:00:09
# Errors: 0, Warnings: 3
