// Seed: 1294706998
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always_latch @(posedge 1 or posedge 1'h0) begin
    return ~id_3 == id_5;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  assign id_2[1] = id_7;
  initial begin
    id_1 <= 1;
  end
  module_0(
      id_4, id_9, id_8, id_9, id_4, id_4
  );
  assign id_6 = id_7;
  wire id_10;
  wire id_11;
endmodule
