Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 19 16:51:16 2018
| Host         : Centropy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.362        0.000                      0                 3129        0.024        0.000                      0                 3129        4.020        0.000                       0                  1575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.362        0.000                      0                 3129        0.024        0.000                      0                 3129        4.020        0.000                       0                  1575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.942ns (32.071%)  route 4.113ns (67.929%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.577     5.983    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.107 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.837     6.945    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/s_axi_slv0_WVALID
    SLICE_X14Y46         LUT5 (Prop_lut5_I1_O)        0.152     7.097 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3/O
                         net (fo=3, routed)           0.468     7.564    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.332     7.896 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1/O
                         net (fo=24, routed)          1.232     9.128    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.542    12.734    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/aclk
    SLICE_X3Y52          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[18]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205    12.491    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[18]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.942ns (32.071%)  route 4.113ns (67.929%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.577     5.983    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.107 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.837     6.945    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/s_axi_slv0_WVALID
    SLICE_X14Y46         LUT5 (Prop_lut5_I1_O)        0.152     7.097 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3/O
                         net (fo=3, routed)           0.468     7.564    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.332     7.896 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1/O
                         net (fo=24, routed)          1.232     9.128    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.542    12.734    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/aclk
    SLICE_X3Y52          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[19]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205    12.491    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[19]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.942ns (32.071%)  route 4.113ns (67.929%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.577     5.983    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.107 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.837     6.945    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/s_axi_slv0_WVALID
    SLICE_X14Y46         LUT5 (Prop_lut5_I1_O)        0.152     7.097 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3/O
                         net (fo=3, routed)           0.468     7.564    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.332     7.896 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1/O
                         net (fo=24, routed)          1.232     9.128    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.542    12.734    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/aclk
    SLICE_X3Y52          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[20]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205    12.491    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[20]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.942ns (32.071%)  route 4.113ns (67.929%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.577     5.983    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.107 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.837     6.945    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/s_axi_slv0_WVALID
    SLICE_X14Y46         LUT5 (Prop_lut5_I1_O)        0.152     7.097 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3/O
                         net (fo=3, routed)           0.468     7.564    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.332     7.896 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1/O
                         net (fo=24, routed)          1.232     9.128    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.542    12.734    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/aclk
    SLICE_X3Y52          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[21]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205    12.491    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[21]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.942ns (32.071%)  route 4.113ns (67.929%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.577     5.983    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.107 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.837     6.945    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/s_axi_slv0_WVALID
    SLICE_X14Y46         LUT5 (Prop_lut5_I1_O)        0.152     7.097 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3/O
                         net (fo=3, routed)           0.468     7.564    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.332     7.896 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1/O
                         net (fo=24, routed)          1.232     9.128    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.542    12.734    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/aclk
    SLICE_X3Y52          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[22]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205    12.491    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[22]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.942ns (32.071%)  route 4.113ns (67.929%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.577     5.983    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.107 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.837     6.945    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/s_axi_slv0_WVALID
    SLICE_X14Y46         LUT5 (Prop_lut5_I1_O)        0.152     7.097 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3/O
                         net (fo=3, routed)           0.468     7.564    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.332     7.896 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1/O
                         net (fo=24, routed)          1.232     9.128    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.542    12.734    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/aclk
    SLICE_X3Y52          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[23]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y52          FDRE (Setup_fdre_C_CE)      -0.205    12.491    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[23]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.942ns (32.519%)  route 4.030ns (67.481%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.577     5.983    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.107 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.837     6.945    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/s_axi_slv0_WVALID
    SLICE_X14Y46         LUT5 (Prop_lut5_I1_O)        0.152     7.097 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3/O
                         net (fo=3, routed)           0.468     7.564    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.332     7.896 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1/O
                         net (fo=24, routed)          1.149     9.045    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1_n_0
    SLICE_X4Y51          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.542    12.734    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[14]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X4Y51          FDRE (Setup_fdre_C_CE)      -0.169    12.527    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[14]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.942ns (32.519%)  route 4.030ns (67.481%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.577     5.983    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.107 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.837     6.945    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/s_axi_slv0_WVALID
    SLICE_X14Y46         LUT5 (Prop_lut5_I1_O)        0.152     7.097 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3/O
                         net (fo=3, routed)           0.468     7.564    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.332     7.896 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1/O
                         net (fo=24, routed)          1.149     9.045    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1_n_0
    SLICE_X4Y51          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.542    12.734    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[15]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X4Y51          FDRE (Setup_fdre_C_CE)      -0.169    12.527    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[15]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.942ns (32.519%)  route 4.030ns (67.481%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.577     5.983    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.107 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.837     6.945    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/s_axi_slv0_WVALID
    SLICE_X14Y46         LUT5 (Prop_lut5_I1_O)        0.152     7.097 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3/O
                         net (fo=3, routed)           0.468     7.564    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.332     7.896 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1/O
                         net (fo=24, routed)          1.149     9.045    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1_n_0
    SLICE_X4Y51          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.542    12.734    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[16]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X4Y51          FDRE (Setup_fdre_C_CE)      -0.169    12.527    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[16]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.942ns (32.519%)  route 4.030ns (67.481%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.577     5.983    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.107 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.837     6.945    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/s_axi_slv0_WVALID
    SLICE_X14Y46         LUT5 (Prop_lut5_I1_O)        0.152     7.097 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3/O
                         net (fo=3, routed)           0.468     7.564    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_3_n_0
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.332     7.896 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1/O
                         net (fo=24, routed)          1.149     9.045    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability[23]_i_1_n_0
    SLICE_X4Y51          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        1.542    12.734    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[17]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X4Y51          FDRE (Setup_fdre_C_CE)      -0.169    12.527    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_mutation_probability_reg[17]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  3.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.200     1.265    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.310 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.310    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X5Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.854     1.224    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.550%)  route 0.231ns (52.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.231     1.317    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.362 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.362    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[30]
    SLICE_X0Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.120     1.313    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_generation_parent1_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.081%)  route 0.226ns (57.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.567     0.908    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/aclk
    SLICE_X8Y49          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_generation_parent1_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_generation_parent1_reg[42]/Q
                         net (fo=3, routed)           0.226     1.297    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/_generation_parent1_reg[63][42]
    SLICE_X8Y50          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.834     1.204    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X8Y50          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[42]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.060     1.235    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_generation_parent2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.884%)  route 0.263ns (65.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.567     0.908    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/aclk
    SLICE_X13Y49         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_generation_parent2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_generation_parent2_reg[5]/Q
                         net (fo=3, routed)           0.263     1.312    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/_generation_parent2_reg[63][5]
    SLICE_X15Y52         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.831     1.201    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X15Y52         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328_reg[5]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.075     1.247    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.186%)  route 0.254ns (54.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.562     0.903    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X16Y50         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[36]/Q
                         net (fo=1, routed)           0.254     1.320    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323[36]
    SLICE_X16Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.365 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[36]_i_1/O
                         net (fo=1, routed)           0.000     1.365    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[36]_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.832     1.202    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X16Y49         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[36]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.121     1.294    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.766%)  route 0.258ns (55.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[59]/Q
                         net (fo=1, routed)           0.258     1.344    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[59]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.389 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[59]_i_1/O
                         net (fo=1, routed)           0.000     1.389    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[59]
    SLICE_X0Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     1.314    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_generation_parent1_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.995%)  route 0.257ns (61.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.567     0.908    system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/aclk
    SLICE_X8Y49          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_generation_parent1_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_slv0_if_U/_generation_parent1_reg[40]/Q
                         net (fo=3, routed)           0.257     1.328    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/_generation_parent1_reg[63][40]
    SLICE_X8Y50          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.834     1.204    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X8Y50          FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[40]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.076     1.251    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/switches/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/switches/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.522%)  route 0.251ns (57.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.560     0.901    system_i/switches/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y43         FDRE                                         r  system_i/switches/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/switches/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/Q
                         net (fo=1, routed)           0.251     1.293    system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_In_reg[0][2]
    SLICE_X21Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.338 r  system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.338    system_i/switches/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]_0
    SLICE_X21Y45         FDRE                                         r  system_i/switches/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.830     1.200    system_i/switches/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y45         FDRE                                         r  system_i/switches/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[29]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.091     1.257    system_i/switches/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.586     0.927    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164     1.091 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.207    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X4Y48          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.854     1.224    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.281     0.943    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.126    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.652%)  route 0.270ns (56.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.562     0.903    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X16Y50         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[35]/Q
                         net (fo=1, routed)           0.270     1.336    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323[35]
    SLICE_X16Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.381 r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[35]_i_1/O
                         net (fo=1, routed)           0.000     1.381    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[35]_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1575, routed)        0.832     1.202    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/aclk
    SLICE_X16Y49         FDRE                                         r  system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[35]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.121     1.294    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y57   system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generatingDone_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y54   system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y57    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y55    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y55    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y55    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y55    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y55    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y57    system_i/GenerationGenerator_0/inst/GenerationGenerator_U/generation_child1_reg[16]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y47    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y47    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y47    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y47    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y43   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y44   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK



