/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [18:0] celloutsig_0_13z;
  wire [36:0] celloutsig_0_14z;
  reg [6:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [23:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [10:0] celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [6:0] celloutsig_0_5z;
  reg [6:0] celloutsig_0_68z;
  wire [7:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [18:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [21:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  reg [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[125] ^ celloutsig_1_0z;
  assign celloutsig_1_16z = celloutsig_1_10z ^ celloutsig_1_7z[1];
  assign celloutsig_0_0z = ~(in_data[78] ^ in_data[64]);
  assign celloutsig_0_37z = ~(celloutsig_0_23z ^ celloutsig_0_18z[4]);
  assign celloutsig_0_6z = ~(celloutsig_0_1z ^ celloutsig_0_5z[0]);
  assign celloutsig_1_15z = ~(in_data[127] ^ celloutsig_1_4z);
  assign celloutsig_0_34z = ~(celloutsig_0_15z[3] ^ celloutsig_0_17z);
  assign celloutsig_0_69z = celloutsig_0_43z[7:0] + { celloutsig_0_43z[5:0], celloutsig_0_1z, celloutsig_0_42z };
  assign celloutsig_0_14z = { celloutsig_0_13z[8:3], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z } + { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_22z = celloutsig_0_2z[8:5] + { celloutsig_0_19z, celloutsig_0_6z };
  assign celloutsig_0_25z = { celloutsig_0_20z[2:0], celloutsig_0_3z } + celloutsig_0_18z[3:0];
  assign celloutsig_0_27z = { in_data[30:9], celloutsig_0_6z, celloutsig_0_6z } + { celloutsig_0_14z[30:17], celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_2z[9:3] & { celloutsig_0_2z[5:0], celloutsig_0_3z };
  assign celloutsig_1_11z = { celloutsig_1_7z[10:0], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_5z } & in_data[153:132];
  assign celloutsig_0_2z = { in_data[38:31], celloutsig_0_1z, celloutsig_0_1z } & in_data[23:14];
  assign celloutsig_1_0z = in_data[130:126] >= in_data[104:100];
  assign celloutsig_1_10z = in_data[162:159] >= { in_data[165:164], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_8z = ! celloutsig_1_7z[4:0];
  assign celloutsig_0_21z = { in_data[38], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_11z } || { celloutsig_0_18z[5], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z } % { 1'h1, in_data[143:141], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[129:128], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } != { in_data[162:149], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } != { celloutsig_1_2z[3:2], celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_7z[11:8], celloutsig_1_8z, celloutsig_1_3z } != celloutsig_1_11z[18:13];
  assign celloutsig_0_28z = celloutsig_0_9z[8:5] != celloutsig_0_13z[16:13];
  assign celloutsig_0_3z = celloutsig_0_2z[3:0] != { celloutsig_0_2z[8:7], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_43z = - { celloutsig_0_13z[7:2], celloutsig_0_34z, celloutsig_0_40z, celloutsig_0_28z };
  assign celloutsig_0_33z = - { celloutsig_0_14z[10:8], celloutsig_0_25z };
  assign celloutsig_0_18z = { celloutsig_0_9z[8:5], celloutsig_0_4z, celloutsig_0_10z } | { celloutsig_0_13z[4], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_50z = & { celloutsig_0_24z, celloutsig_0_20z[2], celloutsig_0_10z };
  assign celloutsig_0_1z = & in_data[82:75];
  assign celloutsig_0_26z = & { celloutsig_0_25z, celloutsig_0_19z[1], celloutsig_0_3z };
  assign celloutsig_0_38z = | { celloutsig_0_9z[12:6], celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_37z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_15z };
  assign celloutsig_0_46z = | { celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_40z };
  assign celloutsig_0_7z = | { celloutsig_0_2z[7:1], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_10z = | celloutsig_0_9z[17:8];
  assign celloutsig_0_12z = | celloutsig_0_5z[4:1];
  assign celloutsig_0_4z = in_data[74] & celloutsig_0_1z;
  assign celloutsig_0_23z = celloutsig_0_13z[4] & celloutsig_0_22z[3];
  assign celloutsig_0_24z = celloutsig_0_17z & celloutsig_0_2z[9];
  assign celloutsig_0_32z = celloutsig_0_6z & celloutsig_0_24z;
  assign celloutsig_0_11z = ^ in_data[31:23];
  assign celloutsig_0_17z = ^ in_data[49:28];
  assign celloutsig_1_9z = in_data[107:100] >> { celloutsig_1_7z[7:2], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_6z } >> celloutsig_0_5z[3:1];
  assign celloutsig_0_31z = celloutsig_0_27z[23:15] >> { in_data[84:77], celloutsig_0_21z };
  assign celloutsig_0_40z = celloutsig_0_27z[10:8] ~^ { celloutsig_0_38z, celloutsig_0_26z, celloutsig_0_32z };
  assign celloutsig_1_2z = in_data[152:147] ~^ in_data[182:177];
  always_latch
    if (!clkin_data[64]) celloutsig_0_68z = 7'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_68z = { celloutsig_0_27z[14:13], celloutsig_0_46z, celloutsig_0_50z, celloutsig_0_32z, celloutsig_0_26z, celloutsig_0_42z };
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 11'h000;
    else if (!clkin_data[32]) celloutsig_1_18z = { celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_10z };
  always_latch
    if (clkin_data[64]) celloutsig_0_9z = 19'h00000;
    else if (clkin_data[0]) celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z };
  always_latch
    if (clkin_data[64]) celloutsig_0_13z = 19'h00000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_13z = { celloutsig_0_9z[16:2], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_15z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_15z = { celloutsig_0_5z[5:0], celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_20z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_20z = { in_data[68:66], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_42z = ~((celloutsig_0_31z[4] & celloutsig_0_2z[0]) | (celloutsig_0_12z & celloutsig_0_33z[1]));
  assign celloutsig_1_3z = ~((in_data[148] & celloutsig_1_1z) | (celloutsig_1_1z & celloutsig_1_1z));
  assign celloutsig_1_5z = ~((celloutsig_1_1z & celloutsig_1_2z[0]) | (celloutsig_1_1z & celloutsig_1_2z[0]));
  assign celloutsig_1_19z = ~((celloutsig_1_15z & celloutsig_1_14z) | (celloutsig_1_7z[4] & celloutsig_1_3z));
  assign { out_data[138:128], out_data[96], out_data[38:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
