// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="invstripe_invstripe,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=7.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=7.394000,HLS_SYN_LAT=43,HLS_SYN_TPT=20,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=4121,HLS_SYN_LUT=5640,HLS_VERSION=2023_1}" *)

module invstripe (
        ap_clk,
        ap_rst_n,
        src_TDATA,
        src_TVALID,
        src_TREADY,
        src_TKEEP,
        src_TSTRB,
        src_TUSER,
        src_TLAST,
        src_TID,
        src_TDEST,
        dst_TDATA,
        dst_TVALID,
        dst_TREADY,
        dst_TKEEP,
        dst_TSTRB,
        dst_TUSER,
        dst_TLAST,
        dst_TID,
        dst_TDEST,
        f,
        f_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 20'd1;
parameter    ap_ST_fsm_pp0_stage1 = 20'd2;
parameter    ap_ST_fsm_pp0_stage2 = 20'd4;
parameter    ap_ST_fsm_pp0_stage3 = 20'd8;
parameter    ap_ST_fsm_pp0_stage4 = 20'd16;
parameter    ap_ST_fsm_pp0_stage5 = 20'd32;
parameter    ap_ST_fsm_pp0_stage6 = 20'd64;
parameter    ap_ST_fsm_pp0_stage7 = 20'd128;
parameter    ap_ST_fsm_pp0_stage8 = 20'd256;
parameter    ap_ST_fsm_pp0_stage9 = 20'd512;
parameter    ap_ST_fsm_pp0_stage10 = 20'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 20'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 20'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 20'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 20'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 20'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 20'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 20'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 20'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 20'd524288;

input   ap_clk;
input   ap_rst_n;
input  [31:0] src_TDATA;
input   src_TVALID;
output   src_TREADY;
input  [3:0] src_TKEEP;
input  [3:0] src_TSTRB;
input  [0:0] src_TUSER;
input  [0:0] src_TLAST;
input  [0:0] src_TID;
input  [0:0] src_TDEST;
output  [31:0] dst_TDATA;
output   dst_TVALID;
input   dst_TREADY;
output  [3:0] dst_TKEEP;
output  [3:0] dst_TSTRB;
output  [0:0] dst_TUSER;
output  [0:0] dst_TLAST;
output  [0:0] dst_TID;
output  [0:0] dst_TDEST;
input  [31:0] f;
input   f_ap_vld;

 reg    ap_rst_n_inv;
reg   [31:0] f_preg;
reg   [31:0] f_in_sig;
reg    f_ap_vld_preg;
reg    f_ap_vld_in_sig;
reg   [15:0] y;
reg   [15:0] x;
reg   [7:0] first_r;
reg   [7:0] last_r;
reg   [7:0] first_g;
reg   [7:0] last_g;
reg   [7:0] first_b;
reg   [7:0] last_b;
reg   [7:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_address0;
reg    invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_ce0;
reg    invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_we0;
reg   [31:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_d0;
wire   [31:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_q0;
reg   [7:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_address1;
reg    invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_ce1;
reg    invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_we1;
wire   [31:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_q1;
reg   [7:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_address0;
reg    invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_ce0;
reg    invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_we0;
reg   [31:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_d0;
wire   [31:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_q0;
reg   [7:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_address1;
reg    invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_ce1;
reg    invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_we1;
wire   [31:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_q1;
reg   [7:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_address0;
reg    invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_ce0;
reg    invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_we0;
reg   [31:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_d0;
wire   [31:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_q0;
reg   [7:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_address1;
reg    invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_ce1;
reg    invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_we1;
wire   [31:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_q1;
reg   [31:0] scale_r;
reg   [31:0] scale_g;
reg   [31:0] scale_b;
reg   [31:0] threshold;
reg   [7:0] stop;
reg   [31:0] max;
reg    src_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
reg    dst_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg    f_blk_n;
reg   [7:0] stop_loc_1_reg_430;
reg   [31:0] threshold_loc_1_reg_443;
reg   [0:0] stop_flag_1_reg_455;
reg   [7:0] empty_24_reg_603;
reg   [31:0] reg_835;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state22_pp0_stage1_iter1;
reg    ap_block_state42_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln65_reg_2199;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_state40_pp0_stage19_iter1;
wire    ap_block_pp0_stage19_11001;
reg   [0:0] icmp_ln86_reg_2223;
reg   [0:0] and_ln100_reg_2420;
reg   [31:0] reg_840;
reg   [31:0] reg_845;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state25_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
reg   [0:0] icmp_ln87_reg_2273;
reg   [31:0] f_read_reg_2137;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state21_pp0_stage0_iter1;
wire    ap_block_state41_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [3:0] p_keep_reg_2147;
reg   [3:0] p_keep_reg_2147_pp0_iter1_reg;
reg   [3:0] p_keep_reg_2147_pp0_iter2_reg;
reg   [3:0] p_strb_reg_2152;
reg   [3:0] p_strb_reg_2152_pp0_iter1_reg;
reg   [3:0] p_strb_reg_2152_pp0_iter2_reg;
reg   [0:0] p_user_reg_2157;
reg   [0:0] p_user_reg_2157_pp0_iter1_reg;
reg   [0:0] p_user_reg_2157_pp0_iter2_reg;
reg   [0:0] p_last_reg_2163;
reg   [0:0] p_last_reg_2163_pp0_iter1_reg;
reg   [0:0] p_last_reg_2163_pp0_iter2_reg;
reg   [0:0] p_id_reg_2169;
reg   [0:0] p_id_reg_2169_pp0_iter1_reg;
reg   [0:0] p_id_reg_2169_pp0_iter2_reg;
reg   [0:0] p_dest_reg_2174;
reg   [0:0] p_dest_reg_2174_pp0_iter1_reg;
reg   [0:0] p_dest_reg_2174_pp0_iter2_reg;
wire   [7:0] r_in_fu_878_p1;
reg   [7:0] r_in_reg_2179;
reg   [7:0] r_in_reg_2179_pp0_iter1_reg;
wire   [7:0] b_in_fu_882_p4;
reg   [7:0] b_in_reg_2185;
wire   [7:0] g_in_fu_892_p4;
reg   [7:0] g_in_reg_2192;
reg   [7:0] g_in_reg_2192_pp0_iter1_reg;
wire   [0:0] icmp_ln65_fu_914_p2;
reg   [0:0] icmp_ln65_reg_2199_pp0_iter1_reg;
reg   [7:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_reg_2203;
reg   [7:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_reg_2208;
reg   [7:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_reg_2213;
wire   [31:0] zext_ln74_fu_935_p1;
wire   [0:0] icmp_ln86_fu_940_p2;
reg   [0:0] icmp_ln86_reg_2223_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_2223_pp0_iter2_reg;
wire   [31:0] zext_ln75_fu_972_p1;
wire   [15:0] select_ln58_fu_980_p3;
reg   [15:0] select_ln58_reg_2235;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state23_pp0_stage2_iter1;
reg    ap_block_state43_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_11001;
wire   [7:0] trunc_ln58_fu_987_p1;
reg   [7:0] trunc_ln58_reg_2242;
wire   [31:0] zext_ln76_fu_1012_p1;
wire   [15:0] add_ln87_fu_1016_p2;
reg   [15:0] add_ln87_reg_2254;
reg   [7:0] first_b_load_reg_2261;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state24_pp0_stage3_iter1;
wire    regslice_both_dst_V_data_V_U_apdone_blk;
reg    ap_block_state44_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_11001;
wire   [31:0] zext_ln76_1_fu_1045_p1;
wire   [0:0] icmp_ln87_fu_1050_p2;
wire   [0:0] icmp_ln92_fu_1059_p2;
reg   [0:0] icmp_ln92_reg_2282;
reg   [7:0] first_g_load_reg_2286;
wire   [31:0] zext_ln75_1_fu_1068_p1;
reg   [7:0] first_r_load_reg_2306;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state27_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire   [31:0] grp_fu_827_p1;
reg   [31:0] conv_reg_2313;
wire   [31:0] zext_ln74_1_fu_1093_p1;
reg   [31:0] conv2_reg_2323;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state28_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] conv4_reg_2328;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state29_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
reg   [31:0] conv5_reg_2333;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state30_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
reg   [31:0] conv3_reg_2338;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state31_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
wire   [31:0] grp_fu_823_p1;
reg   [31:0] conv6_reg_2343;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state32_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_11001;
reg   [31:0] conv1_reg_2348;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state33_pp0_stage12_iter1;
wire    ap_block_pp0_stage12_11001;
reg   [7:0] xs_exp_4_reg_2353;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_state37_pp0_stage16_iter1;
wire    ap_block_pp0_stage16_11001;
wire   [22:0] trunc_ln371_3_fu_1112_p1;
reg   [22:0] trunc_ln371_3_reg_2359;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_state38_pp0_stage17_iter1;
wire    ap_block_pp0_stage17_11001;
wire   [0:0] tmp_10_fu_1146_p3;
reg   [0:0] tmp_10_reg_2376;
reg   [0:0] tmp_11_reg_2381;
reg   [31:0] tmp_8_reg_2386;
wire   [6:0] trunc_ln100_1_fu_1209_p1;
reg   [6:0] trunc_ln100_1_reg_2391;
wire   [15:0] add_ln100_fu_1212_p2;
reg   [15:0] add_ln100_reg_2396;
wire   [0:0] icmp_ln100_fu_1227_p2;
reg   [0:0] icmp_ln100_reg_2401;
wire   [0:0] icmp_ln142_fu_1233_p2;
reg   [0:0] icmp_ln142_reg_2406;
wire   [31:0] val_3_fu_1241_p3;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_state39_pp0_stage18_iter1;
wire    ap_block_pp0_stage18_11001;
wire   [0:0] trunc_ln100_fu_1253_p1;
reg   [0:0] trunc_ln100_reg_2415;
wire   [0:0] and_ln100_fu_1263_p2;
wire   [7:0] xor_ln130_fu_1283_p2;
reg   [7:0] xor_ln130_reg_2429;
wire   [7:0] add_ln143_fu_1296_p2;
reg   [7:0] add_ln143_reg_2464;
wire   [7:0] sub_ln145_fu_1301_p2;
reg   [7:0] sub_ln145_reg_2469;
wire   [0:0] or_ln103_fu_1318_p2;
reg   [0:0] or_ln103_reg_2474;
wire   [7:0] grp_fu_830_p2;
wire   [7:0] or_ln105_fu_1329_p2;
wire   [0:0] icmp_ln108_fu_1335_p2;
reg   [0:0] icmp_ln108_reg_2489;
reg   [31:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_2_reg_2494;
reg   [31:0] invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_2_reg_2499;
reg   [7:0] last_b_load_reg_2504;
wire   [0:0] icmp_ln76_fu_1357_p2;
reg   [0:0] icmp_ln76_reg_2510;
wire   [0:0] icmp_ln76_1_fu_1361_p2;
reg   [0:0] icmp_ln76_1_reg_2516;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] or_ln113_fu_1418_p2;
wire   [7:0] or_ln115_fu_1430_p2;
wire   [0:0] icmp_ln119_fu_1436_p2;
reg   [0:0] icmp_ln119_reg_2538;
wire   [0:0] icmp_ln124_fu_1441_p2;
reg   [0:0] icmp_ln124_reg_2543;
wire   [0:0] icmp_ln129_fu_1447_p2;
reg   [0:0] icmp_ln129_reg_2548;
reg   [7:0] last_r_load_reg_2553;
wire   [0:0] icmp_ln74_fu_1460_p2;
reg   [0:0] icmp_ln74_reg_2565;
wire   [0:0] icmp_ln74_1_fu_1464_p2;
reg   [0:0] icmp_ln74_1_reg_2571;
wire   [0:0] icmp_ln75_fu_1469_p2;
reg   [0:0] icmp_ln75_reg_2576;
wire   [0:0] icmp_ln75_1_fu_1473_p2;
reg   [0:0] icmp_ln75_1_reg_2582;
wire   [0:0] or_ln124_fu_1523_p2;
wire   [7:0] or_ln126_fu_1535_p2;
wire   [0:0] or_ln129_fu_1555_p2;
reg   [0:0] or_ln129_reg_2603;
wire   [7:0] or_ln131_fu_1571_p2;
wire   [0:0] icmp_ln135_fu_1578_p2;
reg   [0:0] icmp_ln135_reg_2617;
reg   [0:0] icmp_ln135_reg_2617_pp0_iter2_reg;
wire   [8:0] sub_ln137_fu_1612_p2;
reg   [8:0] sub_ln137_reg_2626;
wire   [8:0] sub_ln138_fu_1642_p2;
reg   [8:0] sub_ln138_reg_2636;
wire   [31:0] grp_fu_819_p2;
reg   [31:0] mul_reg_2646;
reg   [31:0] mul2_reg_2651;
reg   [31:0] mul1_reg_2656;
wire   [8:0] grp_fu_1598_p2;
reg   [8:0] sdiv_ln136_reg_2661;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state35_pp0_stage14_iter1;
wire    ap_block_pp0_stage14_11001;
wire   [22:0] trunc_ln371_fu_1707_p1;
reg   [22:0] trunc_ln371_reg_2666;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state36_pp0_stage15_iter1;
wire    ap_block_pp0_stage15_11001;
wire   [8:0] add_ln346_1_fu_1715_p2;
reg   [8:0] add_ln346_1_reg_2671;
reg   [0:0] tmp_reg_2676;
wire   [7:0] sub_ln71_1_fu_1729_p2;
reg   [7:0] sub_ln71_1_reg_2682;
wire  signed [31:0] sext_ln136_fu_1735_p1;
wire   [8:0] grp_fu_1629_p2;
reg   [8:0] sdiv_ln137_reg_2692;
reg   [0:0] tmp_1_reg_2697;
reg   [7:0] tmp_2_reg_2702;
wire   [31:0] grp_fu_815_p2;
reg   [31:0] sub2_reg_2707;
wire  signed [31:0] sext_ln137_fu_1799_p1;
wire   [8:0] grp_fu_1653_p2;
reg   [8:0] sdiv_ln138_reg_2717;
wire   [7:0] val_fu_1806_p3;
reg   [7:0] val_reg_2722;
wire   [22:0] trunc_ln371_1_fu_1861_p1;
reg   [22:0] trunc_ln371_1_reg_2727;
wire   [8:0] add_ln346_2_fu_1869_p2;
reg   [8:0] add_ln346_2_reg_2732;
reg   [0:0] tmp_3_reg_2737;
wire   [7:0] sub_ln71_2_fu_1883_p2;
reg   [7:0] sub_ln71_2_reg_2743;
reg   [7:0] xs_exp_2_reg_2748;
wire   [22:0] trunc_ln371_2_fu_1937_p1;
reg   [22:0] trunc_ln371_2_reg_2754;
wire  signed [31:0] sext_ln138_fu_1941_p1;
reg   [0:0] tmp_5_reg_2764;
reg   [7:0] tmp_4_reg_2769;
wire   [0:0] tmp_7_fu_2014_p3;
reg   [0:0] tmp_7_reg_2774;
wire   [8:0] select_ln71_5_fu_2031_p3;
reg   [8:0] select_ln71_5_reg_2779;
wire   [7:0] val_1_fu_2042_p3;
reg   [7:0] val_1_reg_2784;
reg   [0:0] tmp_9_reg_2789;
reg   [7:0] tmp_6_reg_2794;
wire   [31:0] zext_ln80_fu_2115_p1;
wire    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage3_subdone;
reg   [31:0] ap_phi_reg_pp0_iter0_empty_19_reg_420;
wire   [0:0] icmp_ln89_fu_1077_p2;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state26_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
reg   [7:0] ap_phi_mux_stop_loc_1_phi_fu_433_p6;
reg   [7:0] ap_phi_reg_pp0_iter0_stop_loc_1_reg_430;
reg   [31:0] ap_phi_reg_pp0_iter0_threshold_loc_1_reg_443;
reg   [0:0] ap_phi_reg_pp0_iter0_stop_flag_1_reg_455;
reg   [0:0] ap_phi_reg_pp0_iter1_stop_flag_1_reg_455;
reg   [0:0] ap_phi_mux_stop_flag_2_phi_fu_476_p4;
reg   [0:0] ap_phi_reg_pp0_iter1_stop_flag_2_reg_472;
wire   [0:0] ap_phi_reg_pp0_iter0_stop_flag_2_reg_472;
reg   [7:0] ap_phi_mux_stop_new_2_phi_fu_487_p4;
reg   [7:0] ap_phi_reg_pp0_iter1_stop_new_2_reg_484;
wire   [7:0] ap_phi_reg_pp0_iter0_stop_new_2_reg_484;
reg   [7:0] ap_phi_mux_empty_20_phi_fu_497_p4;
reg   [7:0] ap_phi_reg_pp0_iter1_empty_20_reg_494;
wire   [7:0] ap_phi_reg_pp0_iter0_empty_20_reg_494;
reg   [0:0] ap_phi_mux_stop_flag_3_phi_fu_507_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_stop_flag_3_reg_504;
wire   [0:0] or_ln108_fu_1379_p2;
reg   [7:0] ap_phi_mux_stop_new_3_phi_fu_519_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_stop_new_3_reg_516;
wire   [7:0] or_ln110_fu_1390_p2;
reg   [7:0] ap_phi_mux_empty_21_phi_fu_530_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_empty_21_reg_527;
wire   [0:0] ap_phi_reg_pp0_iter0_stop_flag_4_reg_538;
reg   [0:0] ap_phi_reg_pp0_iter1_stop_flag_4_reg_538;
wire   [7:0] ap_phi_reg_pp0_iter0_stop_new_4_reg_550;
reg   [7:0] ap_phi_reg_pp0_iter1_stop_new_4_reg_550;
wire   [7:0] ap_phi_reg_pp0_iter0_empty_22_reg_560;
reg   [7:0] ap_phi_reg_pp0_iter1_empty_22_reg_560;
reg   [0:0] ap_phi_mux_stop_flag_5_phi_fu_573_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_stop_flag_5_reg_570;
wire   [0:0] or_ln119_fu_1491_p2;
reg   [7:0] ap_phi_mux_stop_new_5_phi_fu_585_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_stop_new_5_reg_582;
wire   [7:0] or_ln121_fu_1502_p2;
reg   [7:0] ap_phi_mux_empty_23_phi_fu_596_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_empty_23_reg_593;
reg   [7:0] ap_phi_mux_empty_24_phi_fu_606_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_empty_24_reg_603;
wire   [7:0] ap_phi_reg_pp0_iter0_first_b_loc_0_reg_614;
reg   [7:0] ap_phi_reg_pp0_iter1_first_b_loc_0_reg_614;
wire   [7:0] ap_phi_reg_pp0_iter0_last_b_loc_0_reg_623;
reg   [7:0] ap_phi_reg_pp0_iter1_last_b_loc_0_reg_623;
wire   [7:0] ap_phi_reg_pp0_iter0_first_g_loc_0_reg_632;
reg   [7:0] ap_phi_reg_pp0_iter1_first_g_loc_0_reg_632;
wire   [7:0] ap_phi_reg_pp0_iter0_last_g_loc_0_reg_642;
reg   [7:0] ap_phi_reg_pp0_iter1_last_g_loc_0_reg_642;
wire   [7:0] ap_phi_reg_pp0_iter0_first_r_loc_0_reg_652;
reg   [7:0] ap_phi_reg_pp0_iter1_first_r_loc_0_reg_652;
wire   [0:0] ap_phi_reg_pp0_iter0_stop_flag_6_reg_661;
reg   [0:0] ap_phi_reg_pp0_iter1_stop_flag_6_reg_661;
wire   [7:0] ap_phi_reg_pp0_iter0_stop_new_6_reg_674;
reg   [7:0] ap_phi_reg_pp0_iter1_stop_new_6_reg_674;
reg   [7:0] ap_phi_mux_first_r_loc_1_phi_fu_688_p6;
reg   [7:0] ap_phi_reg_pp0_iter1_first_r_loc_1_reg_685;
wire   [7:0] ap_phi_reg_pp0_iter0_first_r_loc_1_reg_685;
reg   [7:0] ap_phi_mux_last_r_loc_0_phi_fu_701_p6;
reg   [7:0] ap_phi_reg_pp0_iter1_last_r_loc_0_reg_698;
wire   [7:0] ap_phi_reg_pp0_iter0_last_r_loc_0_reg_698;
reg   [7:0] ap_phi_mux_first_b_loc_1_phi_fu_712_p6;
reg   [7:0] ap_phi_reg_pp0_iter1_first_b_loc_1_reg_709;
wire   [7:0] ap_phi_reg_pp0_iter0_first_b_loc_1_reg_709;
reg   [7:0] ap_phi_mux_last_b_loc_1_phi_fu_725_p6;
reg   [7:0] ap_phi_reg_pp0_iter1_last_b_loc_1_reg_722;
wire   [7:0] ap_phi_reg_pp0_iter0_last_b_loc_1_reg_722;
reg   [7:0] ap_phi_mux_empty_25_phi_fu_738_p6;
reg   [7:0] ap_phi_reg_pp0_iter1_empty_25_reg_735;
wire   [7:0] ap_phi_reg_pp0_iter0_empty_25_reg_735;
wire   [7:0] ap_phi_reg_pp0_iter0_first_g_loc_1_reg_748;
reg   [7:0] ap_phi_reg_pp0_iter1_first_g_loc_1_reg_748;
wire   [7:0] ap_phi_reg_pp0_iter0_last_g_loc_1_reg_761;
reg   [7:0] ap_phi_reg_pp0_iter1_last_g_loc_1_reg_761;
wire   [0:0] ap_phi_mux_stop_flag_7_phi_fu_778_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_stop_flag_7_reg_774;
reg   [0:0] ap_phi_reg_pp0_iter1_stop_flag_7_reg_774;
wire   [7:0] ap_phi_reg_pp0_iter0_stop_new_7_reg_789;
reg   [7:0] ap_phi_reg_pp0_iter1_stop_new_7_reg_789;
reg   [31:0] ap_phi_reg_pp0_iter0_p_data_2_reg_803;
reg   [31:0] ap_phi_reg_pp0_iter1_p_data_2_reg_803;
reg   [31:0] ap_phi_reg_pp0_iter2_p_data_2_reg_803;
wire   [63:0] zext_ln68_fu_920_p1;
wire   [63:0] zext_ln69_fu_925_p1;
wire   [63:0] zext_ln70_fu_930_p1;
wire   [63:0] zext_ln89_fu_1055_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln103_fu_1268_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln108_1_fu_1289_p1;
wire   [63:0] zext_ln144_fu_1341_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln145_fu_1347_p1;
wire   [15:0] select_ln160_fu_958_p3;
wire   [0:0] or_ln160_fu_952_p2;
wire   [15:0] select_ln160_1_fu_1028_p3;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage17;
reg    ap_block_pp0_stage1_01001;
wire   [31:0] add_ln68_fu_991_p2;
wire   [31:0] add_ln69_fu_998_p2;
wire   [31:0] add_ln70_fu_1005_p2;
reg   [31:0] grp_fu_815_p0;
reg   [31:0] grp_fu_815_p1;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
reg   [31:0] grp_fu_819_p0;
reg   [31:0] grp_fu_819_p1;
wire    ap_block_pp0_stage12;
wire    ap_block_pp0_stage5;
reg   [31:0] grp_fu_827_p0;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage16;
wire   [15:0] select_ln58_1_fu_906_p3;
wire   [15:0] add_ln163_fu_946_p2;
wire   [15:0] add_ln166_fu_1022_p2;
wire   [31:0] data_fu_1098_p1;
wire   [24:0] mantissa_3_fu_1124_p4;
wire   [8:0] zext_ln346_3_fu_1137_p1;
wire   [8:0] add_ln346_fu_1140_p2;
wire   [7:0] sub_ln71_fu_1154_p2;
wire  signed [8:0] sext_ln71_6_fu_1159_p1;
wire   [8:0] select_ln71_fu_1163_p3;
wire  signed [31:0] sext_ln71_7_fu_1171_p1;
wire   [78:0] zext_ln68_4_fu_1133_p1;
wire   [78:0] zext_ln71_3_fu_1175_p1;
wire   [78:0] lshr_ln71_fu_1179_p2;
wire   [78:0] shl_ln71_fu_1185_p2;
wire   [8:0] tmp_12_fu_1217_p4;
wire   [31:0] zext_ln74_5_fu_1238_p1;
wire   [0:0] icmp_ln100_1_fu_1257_p2;
wire   [6:0] add_ln108_fu_1274_p2;
wire   [7:0] zext_ln108_fu_1279_p1;
wire   [0:0] icmp_ln103_fu_1306_p2;
wire   [0:0] xor_ln103_fu_1312_p2;
wire   [0:0] xor_ln108_fu_1366_p2;
wire   [0:0] tmp_13_fu_1371_p3;
wire   [0:0] icmp_ln113_fu_1398_p2;
wire   [0:0] xor_ln113_fu_1404_p2;
wire   [0:0] tmp_14_fu_1410_p3;
wire   [0:0] xor_ln119_fu_1478_p2;
wire   [0:0] tmp_15_fu_1483_p3;
wire   [0:0] xor_ln124_fu_1510_p2;
wire   [0:0] tmp_16_fu_1515_p3;
wire   [0:0] xor_ln129_fu_1542_p2;
wire   [0:0] tmp_17_fu_1547_p3;
wire   [8:0] zext_ln136_fu_1584_p1;
wire   [8:0] zext_ln136_1_fu_1588_p1;
wire   [8:0] grp_fu_1598_p1;
wire   [8:0] zext_ln137_fu_1604_p1;
wire   [8:0] zext_ln137_1_fu_1608_p1;
wire   [8:0] zext_ln138_fu_1634_p1;
wire   [8:0] zext_ln138_1_fu_1638_p1;
wire   [0:0] xor_ln74_fu_1658_p2;
wire   [31:0] bitcast_ln317_fu_1668_p1;
wire   [0:0] and_ln74_fu_1663_p2;
wire   [0:0] or_ln317_fu_1684_p2;
wire   [30:0] select_ln317_fu_1676_p3;
wire   [30:0] trunc_ln317_fu_1672_p1;
wire   [30:0] data_1_fu_1689_p3;
wire   [7:0] xs_exp_fu_1697_p4;
wire   [8:0] zext_ln346_fu_1711_p1;
wire   [24:0] mantissa_fu_1739_p4;
wire  signed [8:0] sext_ln71_fu_1752_p1;
wire   [8:0] select_ln71_1_fu_1755_p3;
wire  signed [31:0] sext_ln71_1_fu_1761_p1;
wire   [54:0] zext_ln68_1_fu_1748_p1;
wire   [54:0] zext_ln71_fu_1765_p1;
wire   [54:0] lshr_ln71_1_fu_1769_p2;
wire   [54:0] shl_ln71_1_fu_1775_p2;
wire   [7:0] zext_ln74_2_fu_1803_p1;
wire   [0:0] xor_ln75_fu_1812_p2;
wire   [31:0] bitcast_ln317_1_fu_1822_p1;
wire   [0:0] and_ln75_fu_1817_p2;
wire   [0:0] or_ln317_1_fu_1838_p2;
wire   [30:0] select_ln317_2_fu_1830_p3;
wire   [30:0] trunc_ln317_1_fu_1826_p1;
wire   [30:0] data_2_fu_1843_p3;
wire   [7:0] xs_exp_1_fu_1851_p4;
wire   [8:0] zext_ln346_1_fu_1865_p1;
wire   [0:0] xor_ln76_fu_1889_p2;
wire   [31:0] bitcast_ln317_2_fu_1899_p1;
wire   [0:0] and_ln76_fu_1894_p2;
wire   [0:0] or_ln317_2_fu_1914_p2;
wire   [30:0] select_ln317_4_fu_1906_p3;
wire   [30:0] trunc_ln317_2_fu_1902_p1;
wire   [30:0] data_3_fu_1919_p3;
wire   [24:0] mantissa_1_fu_1945_p4;
wire  signed [8:0] sext_ln71_2_fu_1958_p1;
wire   [8:0] select_ln71_3_fu_1961_p3;
wire  signed [31:0] sext_ln71_3_fu_1967_p1;
wire   [54:0] zext_ln68_2_fu_1954_p1;
wire   [54:0] zext_ln71_1_fu_1971_p1;
wire   [54:0] lshr_ln71_2_fu_1975_p2;
wire   [54:0] shl_ln71_2_fu_1981_p2;
wire   [8:0] zext_ln346_2_fu_2005_p1;
wire   [8:0] add_ln346_3_fu_2008_p2;
wire   [7:0] sub_ln71_3_fu_2022_p2;
wire  signed [8:0] sext_ln71_4_fu_2027_p1;
wire   [7:0] zext_ln74_3_fu_2039_p1;
wire   [24:0] mantissa_2_fu_2048_p4;
wire  signed [31:0] sext_ln71_5_fu_2061_p1;
wire   [54:0] zext_ln68_3_fu_2057_p1;
wire   [54:0] zext_ln71_2_fu_2064_p1;
wire   [54:0] lshr_ln71_3_fu_2068_p2;
wire   [54:0] shl_ln71_3_fu_2074_p2;
wire   [7:0] zext_ln74_4_fu_2098_p1;
wire   [7:0] val_2_fu_2101_p3;
wire   [23:0] d_fu_2107_p4;
reg    grp_fu_815_ce;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state34_pp0_stage13_iter1;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage13;
reg    grp_fu_819_ce;
reg    grp_fu_823_ce;
reg    grp_fu_827_ce;
reg    grp_fu_1598_ce;
reg    grp_fu_1629_ce;
reg    grp_fu_1653_ce;
reg   [19:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
wire    ap_reset_idle_pp0;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_src_V_data_V_U_apdone_blk;
wire   [31:0] src_TDATA_int_regslice;
wire    src_TVALID_int_regslice;
reg    src_TREADY_int_regslice;
wire    regslice_both_src_V_data_V_U_ack_in;
wire    regslice_both_src_V_keep_V_U_apdone_blk;
wire   [3:0] src_TKEEP_int_regslice;
wire    regslice_both_src_V_keep_V_U_vld_out;
wire    regslice_both_src_V_keep_V_U_ack_in;
wire    regslice_both_src_V_strb_V_U_apdone_blk;
wire   [3:0] src_TSTRB_int_regslice;
wire    regslice_both_src_V_strb_V_U_vld_out;
wire    regslice_both_src_V_strb_V_U_ack_in;
wire    regslice_both_src_V_user_V_U_apdone_blk;
wire   [0:0] src_TUSER_int_regslice;
wire    regslice_both_src_V_user_V_U_vld_out;
wire    regslice_both_src_V_user_V_U_ack_in;
wire    regslice_both_src_V_last_V_U_apdone_blk;
wire   [0:0] src_TLAST_int_regslice;
wire    regslice_both_src_V_last_V_U_vld_out;
wire    regslice_both_src_V_last_V_U_ack_in;
wire    regslice_both_src_V_id_V_U_apdone_blk;
wire   [0:0] src_TID_int_regslice;
wire    regslice_both_src_V_id_V_U_vld_out;
wire    regslice_both_src_V_id_V_U_ack_in;
wire    regslice_both_src_V_dest_V_U_apdone_blk;
wire   [0:0] src_TDEST_int_regslice;
wire    regslice_both_src_V_dest_V_U_vld_out;
wire    regslice_both_src_V_dest_V_U_ack_in;
reg    dst_TVALID_int_regslice;
wire    dst_TREADY_int_regslice;
wire    regslice_both_dst_V_data_V_U_vld_out;
wire    regslice_both_dst_V_keep_V_U_apdone_blk;
wire    regslice_both_dst_V_keep_V_U_ack_in_dummy;
wire    regslice_both_dst_V_keep_V_U_vld_out;
wire    regslice_both_dst_V_strb_V_U_apdone_blk;
wire    regslice_both_dst_V_strb_V_U_ack_in_dummy;
wire    regslice_both_dst_V_strb_V_U_vld_out;
wire    regslice_both_dst_V_user_V_U_apdone_blk;
wire    regslice_both_dst_V_user_V_U_ack_in_dummy;
wire    regslice_both_dst_V_user_V_U_vld_out;
wire    regslice_both_dst_V_last_V_U_apdone_blk;
wire    regslice_both_dst_V_last_V_U_ack_in_dummy;
wire    regslice_both_dst_V_last_V_U_vld_out;
wire    regslice_both_dst_V_id_V_U_apdone_blk;
wire    regslice_both_dst_V_id_V_U_ack_in_dummy;
wire    regslice_both_dst_V_id_V_U_vld_out;
wire    regslice_both_dst_V_dest_V_U_apdone_blk;
wire    regslice_both_dst_V_dest_V_U_ack_in_dummy;
wire    regslice_both_dst_V_dest_V_U_vld_out;
reg    ap_condition_274;
reg    ap_condition_623;
reg    ap_condition_250;
reg    ap_condition_943;
reg    ap_condition_679;
reg    ap_condition_674;
reg    ap_condition_351;
reg    ap_condition_618;
reg    ap_condition_507;
reg    ap_condition_877;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 f_preg = 32'd0;
#0 f_ap_vld_preg = 1'b0;
#0 y = 16'd0;
#0 x = 16'd0;
#0 first_r = 8'd0;
#0 last_r = 8'd255;
#0 first_g = 8'd0;
#0 last_g = 8'd255;
#0 first_b = 8'd0;
#0 last_b = 8'd255;
#0 scale_r = 32'd1073741824;
#0 scale_g = 32'd1073741824;
#0 scale_b = 32'd1073741824;
#0 threshold = 32'd0;
#0 stop = 8'd0;
#0 max = 32'd0;
#0 ap_CS_fsm = 20'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

invstripe_invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_address0),
    .ce0(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_ce0),
    .we0(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_we0),
    .d0(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_d0),
    .q0(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_q0),
    .address1(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_address1),
    .ce1(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_ce1),
    .we1(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_we1),
    .d1(32'd0),
    .q1(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_q1)
);

invstripe_invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_address0),
    .ce0(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_ce0),
    .we0(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_we0),
    .d0(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_d0),
    .q0(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_q0),
    .address1(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_address1),
    .ce1(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_ce1),
    .we1(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_we1),
    .d1(32'd0),
    .q1(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_q1)
);

invstripe_invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_address0),
    .ce0(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_ce0),
    .we0(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_we0),
    .d0(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_d0),
    .q0(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_q0),
    .address1(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_address1),
    .ce1(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_ce1),
    .we1(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_we1),
    .d1(32'd0),
    .q1(invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_q1)
);

invstripe_fsub_32ns_32ns_32_9_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_9_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_815_p0),
    .din1(grp_fu_815_p1),
    .ce(grp_fu_815_ce),
    .dout(grp_fu_815_p2)
);

invstripe_fmul_32ns_32ns_32_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_5_max_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_819_p0),
    .din1(grp_fu_819_p1),
    .ce(grp_fu_819_ce),
    .dout(grp_fu_819_p2)
);

invstripe_uitofp_32ns_32_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_7_no_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_reg_pp0_iter0_empty_19_reg_420),
    .ce(grp_fu_823_ce),
    .dout(grp_fu_823_p1)
);

invstripe_sitofp_32ns_32_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_7_no_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_827_p0),
    .ce(grp_fu_827_ce),
    .dout(grp_fu_827_p1)
);

invstripe_sdiv_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
sdiv_9ns_9ns_9_13_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(9'd255),
    .din1(grp_fu_1598_p1),
    .ce(grp_fu_1598_ce),
    .dout(grp_fu_1598_p2)
);

invstripe_sdiv_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
sdiv_9ns_9ns_9_13_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(9'd255),
    .din1(sub_ln137_reg_2626),
    .ce(grp_fu_1629_ce),
    .dout(grp_fu_1629_p2)
);

invstripe_sdiv_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
sdiv_9ns_9ns_9_13_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(9'd255),
    .din1(sub_ln138_reg_2636),
    .ce(grp_fu_1653_ce),
    .dout(grp_fu_1653_p2)
);

invstripe_regslice_both #(
    .DataWidth( 32 ))
regslice_both_src_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TDATA),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_data_V_U_ack_in),
    .data_out(src_TDATA_int_regslice),
    .vld_out(src_TVALID_int_regslice),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_data_V_U_apdone_blk)
);

invstripe_regslice_both #(
    .DataWidth( 4 ))
regslice_both_src_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TKEEP),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_keep_V_U_ack_in),
    .data_out(src_TKEEP_int_regslice),
    .vld_out(regslice_both_src_V_keep_V_U_vld_out),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_keep_V_U_apdone_blk)
);

invstripe_regslice_both #(
    .DataWidth( 4 ))
regslice_both_src_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TSTRB),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_strb_V_U_ack_in),
    .data_out(src_TSTRB_int_regslice),
    .vld_out(regslice_both_src_V_strb_V_U_vld_out),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_strb_V_U_apdone_blk)
);

invstripe_regslice_both #(
    .DataWidth( 1 ))
regslice_both_src_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TUSER),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_user_V_U_ack_in),
    .data_out(src_TUSER_int_regslice),
    .vld_out(regslice_both_src_V_user_V_U_vld_out),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_user_V_U_apdone_blk)
);

invstripe_regslice_both #(
    .DataWidth( 1 ))
regslice_both_src_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TLAST),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_last_V_U_ack_in),
    .data_out(src_TLAST_int_regslice),
    .vld_out(regslice_both_src_V_last_V_U_vld_out),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_last_V_U_apdone_blk)
);

invstripe_regslice_both #(
    .DataWidth( 1 ))
regslice_both_src_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TID),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_id_V_U_ack_in),
    .data_out(src_TID_int_regslice),
    .vld_out(regslice_both_src_V_id_V_U_vld_out),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_id_V_U_apdone_blk)
);

invstripe_regslice_both #(
    .DataWidth( 1 ))
regslice_both_src_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TDEST),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_dest_V_U_ack_in),
    .data_out(src_TDEST_int_regslice),
    .vld_out(regslice_both_src_V_dest_V_U_vld_out),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_dest_V_U_apdone_blk)
);

invstripe_regslice_both #(
    .DataWidth( 32 ))
regslice_both_dst_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ap_phi_reg_pp0_iter2_p_data_2_reg_803),
    .vld_in(dst_TVALID_int_regslice),
    .ack_in(dst_TREADY_int_regslice),
    .data_out(dst_TDATA),
    .vld_out(regslice_both_dst_V_data_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_data_V_U_apdone_blk)
);

invstripe_regslice_both #(
    .DataWidth( 4 ))
regslice_both_dst_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_keep_reg_2147_pp0_iter2_reg),
    .vld_in(dst_TVALID_int_regslice),
    .ack_in(regslice_both_dst_V_keep_V_U_ack_in_dummy),
    .data_out(dst_TKEEP),
    .vld_out(regslice_both_dst_V_keep_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_keep_V_U_apdone_blk)
);

invstripe_regslice_both #(
    .DataWidth( 4 ))
regslice_both_dst_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_strb_reg_2152_pp0_iter2_reg),
    .vld_in(dst_TVALID_int_regslice),
    .ack_in(regslice_both_dst_V_strb_V_U_ack_in_dummy),
    .data_out(dst_TSTRB),
    .vld_out(regslice_both_dst_V_strb_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_strb_V_U_apdone_blk)
);

invstripe_regslice_both #(
    .DataWidth( 1 ))
regslice_both_dst_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_user_reg_2157_pp0_iter2_reg),
    .vld_in(dst_TVALID_int_regslice),
    .ack_in(regslice_both_dst_V_user_V_U_ack_in_dummy),
    .data_out(dst_TUSER),
    .vld_out(regslice_both_dst_V_user_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_user_V_U_apdone_blk)
);

invstripe_regslice_both #(
    .DataWidth( 1 ))
regslice_both_dst_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_last_reg_2163_pp0_iter2_reg),
    .vld_in(dst_TVALID_int_regslice),
    .ack_in(regslice_both_dst_V_last_V_U_ack_in_dummy),
    .data_out(dst_TLAST),
    .vld_out(regslice_both_dst_V_last_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_last_V_U_apdone_blk)
);

invstripe_regslice_both #(
    .DataWidth( 1 ))
regslice_both_dst_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_id_reg_2169_pp0_iter2_reg),
    .vld_in(dst_TVALID_int_regslice),
    .ack_in(regslice_both_dst_V_id_V_U_ack_in_dummy),
    .data_out(dst_TID),
    .vld_out(regslice_both_dst_V_id_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_id_V_U_apdone_blk)
);

invstripe_regslice_both #(
    .DataWidth( 1 ))
regslice_both_dst_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(p_dest_reg_2174_pp0_iter2_reg),
    .vld_in(dst_TVALID_int_regslice),
    .ack_in(regslice_both_dst_V_dest_V_U_ack_in_dummy),
    .data_out(dst_TDEST),
    .vld_out(regslice_both_dst_V_dest_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        f_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
            f_ap_vld_preg <= 1'b0;
        end else if ((f_ap_vld == 1'b1)) begin
            f_ap_vld_preg <= f_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        f_preg <= 32'd0;
    end else begin
        if ((f_ap_vld == 1'b1)) begin
            f_preg <= f;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_274)) begin
        if ((icmp_ln89_fu_1077_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_empty_19_reg_420 <= max;
        end else if ((icmp_ln89_fu_1077_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_empty_19_reg_420 <= invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_2282 == 1'd1) & (icmp_ln87_reg_2273 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_stop_flag_1_reg_455 <= 1'd1;
    end else if ((((icmp_ln92_reg_2282 == 1'd0) & (icmp_ln87_reg_2273 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == 1'b1)) | ((icmp_ln87_reg_2273 == 1'd0) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_stop_flag_1_reg_455 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_2282 == 1'd1) & (icmp_ln87_reg_2273 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_threshold_loc_1_reg_443 <= val_3_fu_1241_p3;
    end else if ((((icmp_ln92_reg_2282 == 1'd0) & (icmp_ln87_reg_2273 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == 1'b1)) | ((icmp_ln87_reg_2273 == 1'd0) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_threshold_loc_1_reg_443 <= threshold;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if ((1'b1 == ap_condition_623)) begin
            ap_phi_reg_pp0_iter1_empty_20_reg_494 <= or_ln105_fu_1329_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_20_reg_494 <= ap_phi_reg_pp0_iter0_empty_20_reg_494;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln113_fu_1418_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_empty_22_reg_560 <= or_ln115_fu_1430_p2;
    end else if (((or_ln113_fu_1418_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_empty_22_reg_560 <= ap_phi_mux_empty_21_phi_fu_530_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_empty_22_reg_560 <= ap_phi_reg_pp0_iter0_empty_22_reg_560;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln100_reg_2420) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_empty_25_reg_735 <= stop_loc_1_reg_430;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_empty_25_reg_735 <= ap_phi_reg_pp0_iter0_empty_25_reg_735;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln103_fu_1318_p2 == 1'd0) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_first_b_loc_0_reg_614 <= grp_fu_830_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln103_reg_2474 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_first_b_loc_0_reg_614 <= first_b_load_reg_2261;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_first_b_loc_0_reg_614 <= ap_phi_reg_pp0_iter0_first_b_loc_0_reg_614;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln100_reg_2420) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_first_b_loc_1_reg_709 <= first_b_load_reg_2261;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_first_b_loc_1_reg_709 <= ap_phi_reg_pp0_iter0_first_b_loc_1_reg_709;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln113_fu_1418_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_first_g_loc_0_reg_632 <= grp_fu_830_p2;
    end else if (((or_ln113_fu_1418_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_first_g_loc_0_reg_632 <= first_g_load_reg_2286;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_first_g_loc_0_reg_632 <= ap_phi_reg_pp0_iter0_first_g_loc_0_reg_632;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln100_reg_2420) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_first_g_loc_1_reg_748 <= first_g_load_reg_2286;
    end else if ((((or_ln129_reg_2603 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((or_ln129_reg_2603 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        ap_phi_reg_pp0_iter1_first_g_loc_1_reg_748 <= ap_phi_reg_pp0_iter1_first_g_loc_0_reg_632;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_first_g_loc_1_reg_748 <= ap_phi_reg_pp0_iter0_first_g_loc_1_reg_748;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln124_fu_1523_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_first_r_loc_0_reg_652 <= grp_fu_830_p2;
    end else if (((or_ln124_fu_1523_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_first_r_loc_0_reg_652 <= first_r_load_reg_2306;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_first_r_loc_0_reg_652 <= ap_phi_reg_pp0_iter0_first_r_loc_0_reg_652;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln100_reg_2420) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_first_r_loc_1_reg_685 <= first_r_load_reg_2306;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_first_r_loc_1_reg_685 <= ap_phi_reg_pp0_iter0_first_r_loc_1_reg_685;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln108_fu_1379_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_last_b_loc_0_reg_623 <= xor_ln130_reg_2429;
    end else if (((or_ln108_fu_1379_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_last_b_loc_0_reg_623 <= last_b;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_last_b_loc_0_reg_623 <= ap_phi_reg_pp0_iter0_last_b_loc_0_reg_623;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln100_reg_2420) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_last_b_loc_1_reg_722 <= last_b_load_reg_2504;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_last_b_loc_1_reg_722 <= ap_phi_reg_pp0_iter0_last_b_loc_1_reg_722;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln119_fu_1491_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_last_g_loc_0_reg_642 <= xor_ln130_reg_2429;
    end else if (((or_ln119_fu_1491_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_last_g_loc_0_reg_642 <= last_g;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_last_g_loc_0_reg_642 <= ap_phi_reg_pp0_iter0_last_g_loc_0_reg_642;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln100_reg_2420) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_last_g_loc_1_reg_761 <= last_g;
    end else if ((((or_ln129_reg_2603 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((or_ln129_reg_2603 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        ap_phi_reg_pp0_iter1_last_g_loc_1_reg_761 <= ap_phi_reg_pp0_iter1_last_g_loc_0_reg_642;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_last_g_loc_1_reg_761 <= ap_phi_reg_pp0_iter0_last_g_loc_1_reg_761;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln100_reg_2420) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_last_r_loc_0_reg_698 <= last_r;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_last_r_loc_0_reg_698 <= ap_phi_reg_pp0_iter0_last_r_loc_0_reg_698;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if ((1'b1 == ap_condition_623)) begin
            ap_phi_reg_pp0_iter1_stop_flag_2_reg_472 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_stop_flag_2_reg_472 <= ap_phi_reg_pp0_iter0_stop_flag_2_reg_472;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln113_fu_1418_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_stop_flag_4_reg_538 <= 1'd1;
    end else if (((or_ln113_fu_1418_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_stop_flag_4_reg_538 <= ap_phi_mux_stop_flag_3_phi_fu_507_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_stop_flag_4_reg_538 <= ap_phi_reg_pp0_iter0_stop_flag_4_reg_538;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln124_fu_1523_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_stop_flag_6_reg_661 <= 1'd1;
    end else if (((or_ln124_fu_1523_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_stop_flag_6_reg_661 <= ap_phi_mux_stop_flag_5_phi_fu_573_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_stop_flag_6_reg_661 <= ap_phi_reg_pp0_iter0_stop_flag_6_reg_661;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln100_reg_2420) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_stop_flag_7_reg_774 <= stop_flag_1_reg_455;
    end else if (((or_ln129_reg_2603 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_phi_reg_pp0_iter1_stop_flag_7_reg_774 <= 1'd1;
    end else if (((or_ln129_reg_2603 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_phi_reg_pp0_iter1_stop_flag_7_reg_774 <= ap_phi_reg_pp0_iter1_stop_flag_6_reg_661;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_stop_flag_7_reg_774 <= ap_phi_reg_pp0_iter0_stop_flag_7_reg_774;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if ((1'b1 == ap_condition_623)) begin
            ap_phi_reg_pp0_iter1_stop_new_2_reg_484 <= or_ln105_fu_1329_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_stop_new_2_reg_484 <= ap_phi_reg_pp0_iter0_stop_new_2_reg_484;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln113_fu_1418_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_stop_new_4_reg_550 <= or_ln115_fu_1430_p2;
    end else if (((or_ln113_fu_1418_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_stop_new_4_reg_550 <= ap_phi_mux_stop_new_3_phi_fu_519_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_stop_new_4_reg_550 <= ap_phi_reg_pp0_iter0_stop_new_4_reg_550;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln124_fu_1523_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_stop_new_6_reg_674 <= or_ln126_fu_1535_p2;
    end else if (((or_ln124_fu_1523_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_stop_new_6_reg_674 <= ap_phi_mux_stop_new_5_phi_fu_585_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_stop_new_6_reg_674 <= ap_phi_reg_pp0_iter0_stop_new_6_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'd0 == and_ln100_reg_2420) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_stop_new_7_reg_789 <= 8'd0;
    end else if (((or_ln129_reg_2603 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_phi_reg_pp0_iter1_stop_new_7_reg_789 <= or_ln131_fu_1571_p2;
    end else if (((or_ln129_reg_2603 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_phi_reg_pp0_iter1_stop_new_7_reg_789 <= ap_phi_reg_pp0_iter1_stop_new_6_reg_674;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_stop_new_7_reg_789 <= ap_phi_reg_pp0_iter0_stop_new_7_reg_789;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_p_data_2_reg_803 <= zext_ln80_fu_2115_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        ap_phi_reg_pp0_iter2_p_data_2_reg_803 <= ap_phi_reg_pp0_iter1_p_data_2_reg_803;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_674)) begin
        if ((1'b1 == ap_condition_679)) begin
            empty_24_reg_603 <= or_ln126_fu_1535_p2;
        end else if ((1'b1 == ap_condition_943)) begin
            empty_24_reg_603 <= ap_phi_mux_empty_23_phi_fu_596_p4;
        end else if ((1'b1 == 1'b1)) begin
            empty_24_reg_603 <= ap_phi_reg_pp0_iter1_empty_24_reg_603;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        if ((1'b1 == ap_condition_618)) begin
            reg_835 <= invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_q1;
        end else if ((1'b1 == ap_condition_351)) begin
            reg_835 <= invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        if ((1'b1 == ap_condition_618)) begin
            reg_840 <= invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_q1;
        end else if ((1'b1 == ap_condition_351)) begin
            reg_840 <= invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_877)) begin
        if ((1'b1 == ap_condition_507)) begin
            stop_loc_1_reg_430 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            stop_loc_1_reg_430 <= ap_phi_reg_pp0_iter0_stop_loc_1_reg_430;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        add_ln100_reg_2396 <= add_ln100_fu_1212_p2;
        icmp_ln100_reg_2401 <= icmp_ln100_fu_1227_p2;
        icmp_ln142_reg_2406 <= icmp_ln142_fu_1233_p2;
        trunc_ln100_1_reg_2391 <= trunc_ln100_1_fu_1209_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln142_reg_2406 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        add_ln143_reg_2464 <= add_ln143_fu_1296_p2;
        sub_ln145_reg_2469 <= sub_ln145_fu_1301_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        add_ln346_1_reg_2671 <= add_ln346_1_fu_1715_p2;
        sub_ln71_1_reg_2682 <= sub_ln71_1_fu_1729_p2;
        tmp_reg_2676 <= add_ln346_1_fu_1715_p2[32'd8];
        trunc_ln371_reg_2666 <= trunc_ln371_fu_1707_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        add_ln346_2_reg_2732 <= add_ln346_2_fu_1869_p2;
        sub_ln71_2_reg_2743 <= sub_ln71_2_fu_1883_p2;
        tmp_3_reg_2737 <= add_ln346_2_fu_1869_p2[32'd8];
        trunc_ln371_1_reg_2727 <= trunc_ln371_1_fu_1861_p1;
        trunc_ln371_2_reg_2754 <= trunc_ln371_2_fu_1937_p1;
        val_reg_2722 <= val_fu_1806_p3;
        xs_exp_2_reg_2748 <= {{data_3_fu_1919_p3[30:23]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln87_reg_2254 <= add_ln87_fu_1016_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        and_ln100_reg_2420 <= and_ln100_fu_1263_p2;
        trunc_ln100_reg_2415 <= trunc_ln100_fu_1253_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_p_data_2_reg_803 <= src_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln92_reg_2282 == 1'd0) & (icmp_ln87_reg_2273 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == 1'b1)) | ((icmp_ln87_reg_2273 == 1'd0) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_stop_loc_1_reg_430 <= stop;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_data_2_reg_803 <= ap_phi_reg_pp0_iter0_p_data_2_reg_803;
        ap_phi_reg_pp0_iter1_stop_flag_1_reg_455 <= ap_phi_reg_pp0_iter0_stop_flag_1_reg_455;
        threshold_loc_1_reg_443 <= ap_phi_reg_pp0_iter0_threshold_loc_1_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        b_in_reg_2185 <= {{src_TDATA_int_regslice[23:16]}};
        f_read_reg_2137 <= f_in_sig;
        g_in_reg_2192 <= {{src_TDATA_int_regslice[15:8]}};
        g_in_reg_2192_pp0_iter1_reg <= g_in_reg_2192;
        icmp_ln65_reg_2199 <= icmp_ln65_fu_914_p2;
        icmp_ln65_reg_2199_pp0_iter1_reg <= icmp_ln65_reg_2199;
        icmp_ln86_reg_2223 <= icmp_ln86_fu_940_p2;
        icmp_ln86_reg_2223_pp0_iter1_reg <= icmp_ln86_reg_2223;
        icmp_ln86_reg_2223_pp0_iter2_reg <= icmp_ln86_reg_2223_pp0_iter1_reg;
        last_b_load_reg_2504 <= last_b;
        p_dest_reg_2174 <= src_TDEST_int_regslice;
        p_dest_reg_2174_pp0_iter1_reg <= p_dest_reg_2174;
        p_dest_reg_2174_pp0_iter2_reg <= p_dest_reg_2174_pp0_iter1_reg;
        p_id_reg_2169 <= src_TID_int_regslice;
        p_id_reg_2169_pp0_iter1_reg <= p_id_reg_2169;
        p_id_reg_2169_pp0_iter2_reg <= p_id_reg_2169_pp0_iter1_reg;
        p_keep_reg_2147 <= src_TKEEP_int_regslice;
        p_keep_reg_2147_pp0_iter1_reg <= p_keep_reg_2147;
        p_keep_reg_2147_pp0_iter2_reg <= p_keep_reg_2147_pp0_iter1_reg;
        p_last_reg_2163 <= src_TLAST_int_regslice;
        p_last_reg_2163_pp0_iter1_reg <= p_last_reg_2163;
        p_last_reg_2163_pp0_iter2_reg <= p_last_reg_2163_pp0_iter1_reg;
        p_strb_reg_2152 <= src_TSTRB_int_regslice;
        p_strb_reg_2152_pp0_iter1_reg <= p_strb_reg_2152;
        p_strb_reg_2152_pp0_iter2_reg <= p_strb_reg_2152_pp0_iter1_reg;
        p_user_reg_2157 <= src_TUSER_int_regslice;
        p_user_reg_2157_pp0_iter1_reg <= p_user_reg_2157;
        p_user_reg_2157_pp0_iter2_reg <= p_user_reg_2157_pp0_iter1_reg;
        r_in_reg_2179 <= r_in_fu_878_p1;
        r_in_reg_2179_pp0_iter1_reg <= r_in_reg_2179;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2199 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == 1'b1))) begin
        conv1_reg_2348 <= grp_fu_827_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2199 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == 1'b1))) begin
        conv2_reg_2323 <= grp_fu_827_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2199 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == 1'b1))) begin
        conv3_reg_2338 <= grp_fu_827_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2199 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == 1'b1))) begin
        conv4_reg_2328 <= grp_fu_827_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2199 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == 1'b1))) begin
        conv5_reg_2333 <= grp_fu_827_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_2282 == 1'd1) & (icmp_ln87_reg_2273 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        conv6_reg_2343 <= grp_fu_823_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2199 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == 1'b1))) begin
        conv_reg_2313 <= grp_fu_827_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln103_fu_1318_p2 == 1'd0) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        first_b <= grp_fu_830_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        first_b_load_reg_2261 <= first_b;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln113_fu_1418_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        first_g <= grp_fu_830_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        first_g_load_reg_2286 <= first_g;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln124_fu_1523_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        first_r <= grp_fu_830_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        first_r_load_reg_2306 <= first_r;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        icmp_ln108_reg_2489 <= icmp_ln108_fu_1335_p2;
        or_ln103_reg_2474 <= or_ln103_fu_1318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln119_reg_2538 <= icmp_ln119_fu_1436_p2;
        icmp_ln124_reg_2543 <= icmp_ln124_fu_1441_p2;
        icmp_ln129_reg_2548 <= icmp_ln129_fu_1447_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln135_reg_2617 <= icmp_ln135_fu_1578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln135_reg_2617_pp0_iter2_reg <= icmp_ln135_reg_2617;
        select_ln58_reg_2235 <= select_ln58_fu_980_p3;
        trunc_ln58_reg_2242 <= trunc_ln58_fu_987_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln74_1_reg_2571 <= icmp_ln74_1_fu_1464_p2;
        icmp_ln74_reg_2565 <= icmp_ln74_fu_1460_p2;
        icmp_ln75_1_reg_2582 <= icmp_ln75_1_fu_1473_p2;
        icmp_ln75_reg_2576 <= icmp_ln75_fu_1469_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2199 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln76_1_reg_2516 <= icmp_ln76_1_fu_1361_p2;
        icmp_ln76_reg_2510 <= icmp_ln76_fu_1357_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        icmp_ln87_reg_2273 <= icmp_ln87_fu_1050_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_fu_1050_p2 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        icmp_ln92_reg_2282 <= icmp_ln92_fu_1059_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_fu_914_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_reg_2208 <= zext_ln69_fu_925_p1;
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_reg_2213 <= zext_ln70_fu_930_p1;
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_reg_2203 <= zext_ln68_fu_920_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_2_reg_2494 <= invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_q0;
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_2_reg_2499 <= invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln108_fu_1379_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        last_b <= xor_ln130_reg_2429;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln119_fu_1491_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        last_g <= xor_ln130_reg_2429;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln129_reg_2603 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        last_r <= xor_ln130_reg_2429;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        last_r_load_reg_2553 <= last_r;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln89_fu_1077_p2 == 1'd1) & (icmp_ln87_reg_2273 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == 1'b1))) begin
        max <= invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        mul1_reg_2656 <= grp_fu_819_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        mul2_reg_2651 <= grp_fu_819_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        mul_reg_2646 <= grp_fu_819_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        or_ln129_reg_2603 <= or_ln129_fu_1555_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln87_reg_2273 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == 1'b1)) | ((icmp_ln65_reg_2199 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1)))) begin
        reg_845 <= invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_reg_2617 == 1'd1) & (icmp_ln86_reg_2223_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        scale_b <= grp_fu_827_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_reg_2617_pp0_iter2_reg == 1'd1) & (icmp_ln86_reg_2223_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        scale_g <= grp_fu_827_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_reg_2617 == 1'd1) & (icmp_ln86_reg_2223_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        scale_r <= grp_fu_827_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_reg_2617 == 1'd1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        sdiv_ln136_reg_2661 <= grp_fu_1598_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_reg_2617 == 1'd1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        sdiv_ln137_reg_2692 <= grp_fu_1629_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_reg_2617 == 1'd1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        sdiv_ln138_reg_2717 <= grp_fu_1653_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        select_ln71_5_reg_2779 <= select_ln71_5_fu_2031_p3;
        tmp_7_reg_2774 <= add_ln346_3_fu_2008_p2[32'd8];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_phi_mux_stop_flag_7_phi_fu_778_p6 == 1'd1))) begin
        stop <= ap_phi_reg_pp0_iter1_stop_new_7_reg_789;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stop_flag_1_reg_455 <= ap_phi_reg_pp0_iter1_stop_flag_1_reg_455;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        sub2_reg_2707 <= grp_fu_815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_fu_1578_p2 == 1'd1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        sub_ln137_reg_2626 <= sub_ln137_fu_1612_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_reg_2617 == 1'd1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        sub_ln138_reg_2636 <= sub_ln138_fu_1642_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_2282 == 1'd1) & (icmp_ln87_reg_2273 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == 1'b1))) begin
        threshold <= val_3_fu_1241_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_2282 == 1'd1) & (icmp_ln87_reg_2273 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        tmp_10_reg_2376 <= add_ln346_fu_1140_p2[32'd8];
        tmp_11_reg_2381 <= lshr_ln71_fu_1179_p2[32'd24];
        tmp_8_reg_2386 <= {{shl_ln71_fu_1185_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_2676 == 1'd1) & (icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        tmp_1_reg_2697 <= lshr_ln71_1_fu_1769_p2[32'd24];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_2676 == 1'd0) & (icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        tmp_2_reg_2702 <= {{shl_ln71_1_fu_1775_p2[31:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_reg_2737 == 1'd0) & (icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        tmp_4_reg_2769 <= {{shl_ln71_2_fu_1981_p2[31:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_reg_2737 == 1'd1) & (icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        tmp_5_reg_2764 <= lshr_ln71_2_fu_1975_p2[32'd24];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_reg_2774 == 1'd0) & (icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        tmp_6_reg_2794 <= {{shl_ln71_3_fu_2074_p2[31:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_reg_2774 == 1'd1) & (icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        tmp_9_reg_2789 <= lshr_ln71_3_fu_2068_p2[32'd24];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_2282 == 1'd1) & (icmp_ln87_reg_2273 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        trunc_ln371_3_reg_2359 <= trunc_ln371_3_fu_1112_p1;
        xs_exp_4_reg_2353 <= {{data_fu_1098_p1[30:23]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_2199_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        val_1_reg_2784 <= val_1_fu_2042_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == 1'b1))) begin
        x <= select_ln160_1_fu_1028_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_fu_1263_p2) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        xor_ln130_reg_2429 <= xor_ln130_fu_1283_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (or_ln160_fu_952_p2 == 1'd1))) begin
        y <= select_ln160_fu_958_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln103_reg_2474 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420))) begin
        ap_phi_mux_empty_20_phi_fu_497_p4 = stop_loc_1_reg_430;
    end else begin
        ap_phi_mux_empty_20_phi_fu_497_p4 = ap_phi_reg_pp0_iter1_empty_20_reg_494;
    end
end

always @ (*) begin
    if (((icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420))) begin
        if ((or_ln108_fu_1379_p2 == 1'd0)) begin
            ap_phi_mux_empty_21_phi_fu_530_p4 = or_ln110_fu_1390_p2;
        end else if ((or_ln108_fu_1379_p2 == 1'd1)) begin
            ap_phi_mux_empty_21_phi_fu_530_p4 = ap_phi_mux_empty_20_phi_fu_497_p4;
        end else begin
            ap_phi_mux_empty_21_phi_fu_530_p4 = ap_phi_reg_pp0_iter1_empty_21_reg_527;
        end
    end else begin
        ap_phi_mux_empty_21_phi_fu_530_p4 = ap_phi_reg_pp0_iter1_empty_21_reg_527;
    end
end

always @ (*) begin
    if (((icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420))) begin
        if ((or_ln119_fu_1491_p2 == 1'd0)) begin
            ap_phi_mux_empty_23_phi_fu_596_p4 = or_ln121_fu_1502_p2;
        end else if ((or_ln119_fu_1491_p2 == 1'd1)) begin
            ap_phi_mux_empty_23_phi_fu_596_p4 = ap_phi_reg_pp0_iter1_empty_22_reg_560;
        end else begin
            ap_phi_mux_empty_23_phi_fu_596_p4 = ap_phi_reg_pp0_iter1_empty_23_reg_593;
        end
    end else begin
        ap_phi_mux_empty_23_phi_fu_596_p4 = ap_phi_reg_pp0_iter1_empty_23_reg_593;
    end
end

always @ (*) begin
    if (((icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420))) begin
        if ((or_ln124_fu_1523_p2 == 1'd0)) begin
            ap_phi_mux_empty_24_phi_fu_606_p4 = or_ln126_fu_1535_p2;
        end else if ((or_ln124_fu_1523_p2 == 1'd1)) begin
            ap_phi_mux_empty_24_phi_fu_606_p4 = ap_phi_mux_empty_23_phi_fu_596_p4;
        end else begin
            ap_phi_mux_empty_24_phi_fu_606_p4 = ap_phi_reg_pp0_iter1_empty_24_reg_603;
        end
    end else begin
        ap_phi_mux_empty_24_phi_fu_606_p4 = ap_phi_reg_pp0_iter1_empty_24_reg_603;
    end
end

always @ (*) begin
    if (((icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420))) begin
        if ((or_ln129_reg_2603 == 1'd0)) begin
            ap_phi_mux_empty_25_phi_fu_738_p6 = or_ln131_fu_1571_p2;
        end else if ((or_ln129_reg_2603 == 1'd1)) begin
            ap_phi_mux_empty_25_phi_fu_738_p6 = empty_24_reg_603;
        end else begin
            ap_phi_mux_empty_25_phi_fu_738_p6 = ap_phi_reg_pp0_iter1_empty_25_reg_735;
        end
    end else begin
        ap_phi_mux_empty_25_phi_fu_738_p6 = ap_phi_reg_pp0_iter1_empty_25_reg_735;
    end
end

always @ (*) begin
    if ((((or_ln129_reg_2603 == 1'd1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420)) | ((or_ln129_reg_2603 == 1'd0) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420)))) begin
        ap_phi_mux_first_b_loc_1_phi_fu_712_p6 = ap_phi_reg_pp0_iter1_first_b_loc_0_reg_614;
    end else begin
        ap_phi_mux_first_b_loc_1_phi_fu_712_p6 = ap_phi_reg_pp0_iter1_first_b_loc_1_reg_709;
    end
end

always @ (*) begin
    if ((((or_ln129_reg_2603 == 1'd1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420)) | ((or_ln129_reg_2603 == 1'd0) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420)))) begin
        ap_phi_mux_first_r_loc_1_phi_fu_688_p6 = ap_phi_reg_pp0_iter1_first_r_loc_0_reg_652;
    end else begin
        ap_phi_mux_first_r_loc_1_phi_fu_688_p6 = ap_phi_reg_pp0_iter1_first_r_loc_1_reg_685;
    end
end

always @ (*) begin
    if ((((or_ln129_reg_2603 == 1'd1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420)) | ((or_ln129_reg_2603 == 1'd0) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420)))) begin
        ap_phi_mux_last_b_loc_1_phi_fu_725_p6 = ap_phi_reg_pp0_iter1_last_b_loc_0_reg_623;
    end else begin
        ap_phi_mux_last_b_loc_1_phi_fu_725_p6 = ap_phi_reg_pp0_iter1_last_b_loc_1_reg_722;
    end
end

always @ (*) begin
    if (((icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420))) begin
        if ((or_ln129_reg_2603 == 1'd0)) begin
            ap_phi_mux_last_r_loc_0_phi_fu_701_p6 = xor_ln130_reg_2429;
        end else if ((or_ln129_reg_2603 == 1'd1)) begin
            ap_phi_mux_last_r_loc_0_phi_fu_701_p6 = last_r_load_reg_2553;
        end else begin
            ap_phi_mux_last_r_loc_0_phi_fu_701_p6 = ap_phi_reg_pp0_iter1_last_r_loc_0_reg_698;
        end
    end else begin
        ap_phi_mux_last_r_loc_0_phi_fu_701_p6 = ap_phi_reg_pp0_iter1_last_r_loc_0_reg_698;
    end
end

always @ (*) begin
    if (((or_ln103_reg_2474 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420))) begin
        ap_phi_mux_stop_flag_2_phi_fu_476_p4 = ap_phi_reg_pp0_iter1_stop_flag_1_reg_455;
    end else begin
        ap_phi_mux_stop_flag_2_phi_fu_476_p4 = ap_phi_reg_pp0_iter1_stop_flag_2_reg_472;
    end
end

always @ (*) begin
    if (((icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420))) begin
        if ((or_ln108_fu_1379_p2 == 1'd0)) begin
            ap_phi_mux_stop_flag_3_phi_fu_507_p4 = 1'd1;
        end else if ((or_ln108_fu_1379_p2 == 1'd1)) begin
            ap_phi_mux_stop_flag_3_phi_fu_507_p4 = ap_phi_mux_stop_flag_2_phi_fu_476_p4;
        end else begin
            ap_phi_mux_stop_flag_3_phi_fu_507_p4 = ap_phi_reg_pp0_iter1_stop_flag_3_reg_504;
        end
    end else begin
        ap_phi_mux_stop_flag_3_phi_fu_507_p4 = ap_phi_reg_pp0_iter1_stop_flag_3_reg_504;
    end
end

always @ (*) begin
    if (((icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420))) begin
        if ((or_ln119_fu_1491_p2 == 1'd0)) begin
            ap_phi_mux_stop_flag_5_phi_fu_573_p4 = 1'd1;
        end else if ((or_ln119_fu_1491_p2 == 1'd1)) begin
            ap_phi_mux_stop_flag_5_phi_fu_573_p4 = ap_phi_reg_pp0_iter1_stop_flag_4_reg_538;
        end else begin
            ap_phi_mux_stop_flag_5_phi_fu_573_p4 = ap_phi_reg_pp0_iter1_stop_flag_5_reg_570;
        end
    end else begin
        ap_phi_mux_stop_flag_5_phi_fu_573_p4 = ap_phi_reg_pp0_iter1_stop_flag_5_reg_570;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_2282 == 1'd1) & (icmp_ln87_reg_2273 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1))) begin
        ap_phi_mux_stop_loc_1_phi_fu_433_p6 = 8'd0;
    end else begin
        ap_phi_mux_stop_loc_1_phi_fu_433_p6 = ap_phi_reg_pp0_iter0_stop_loc_1_reg_430;
    end
end

always @ (*) begin
    if (((or_ln103_reg_2474 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420))) begin
        ap_phi_mux_stop_new_2_phi_fu_487_p4 = 8'd0;
    end else begin
        ap_phi_mux_stop_new_2_phi_fu_487_p4 = ap_phi_reg_pp0_iter1_stop_new_2_reg_484;
    end
end

always @ (*) begin
    if (((icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420))) begin
        if ((or_ln108_fu_1379_p2 == 1'd0)) begin
            ap_phi_mux_stop_new_3_phi_fu_519_p4 = or_ln110_fu_1390_p2;
        end else if ((or_ln108_fu_1379_p2 == 1'd1)) begin
            ap_phi_mux_stop_new_3_phi_fu_519_p4 = ap_phi_mux_stop_new_2_phi_fu_487_p4;
        end else begin
            ap_phi_mux_stop_new_3_phi_fu_519_p4 = ap_phi_reg_pp0_iter1_stop_new_3_reg_516;
        end
    end else begin
        ap_phi_mux_stop_new_3_phi_fu_519_p4 = ap_phi_reg_pp0_iter1_stop_new_3_reg_516;
    end
end

always @ (*) begin
    if (((icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420))) begin
        if ((or_ln119_fu_1491_p2 == 1'd0)) begin
            ap_phi_mux_stop_new_5_phi_fu_585_p4 = or_ln121_fu_1502_p2;
        end else if ((or_ln119_fu_1491_p2 == 1'd1)) begin
            ap_phi_mux_stop_new_5_phi_fu_585_p4 = ap_phi_reg_pp0_iter1_stop_new_4_reg_550;
        end else begin
            ap_phi_mux_stop_new_5_phi_fu_585_p4 = ap_phi_reg_pp0_iter1_stop_new_5_reg_582;
        end
    end else begin
        ap_phi_mux_stop_new_5_phi_fu_585_p4 = ap_phi_reg_pp0_iter1_stop_new_5_reg_582;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1)))) begin
        dst_TDATA_blk_n = dst_TREADY_int_regslice;
    end else begin
        dst_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        dst_TVALID_int_regslice = 1'b1;
    end else begin
        dst_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((f_ap_vld == 1'b1)) begin
        f_ap_vld_in_sig = f_ap_vld;
    end else begin
        f_ap_vld_in_sig = f_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1))) begin
        f_blk_n = f_ap_vld;
    end else begin
        f_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((f_ap_vld == 1'b1)) begin
        f_in_sig = f;
    end else begin
        f_in_sig = f_preg;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_1598_ce = 1'b1;
    end else begin
        grp_fu_1598_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)))) begin
        grp_fu_1629_ce = 1'b1;
    end else begin
        grp_fu_1629_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)))) begin
        grp_fu_1653_ce = 1'b1;
    end else begin
        grp_fu_1653_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)))) begin
        grp_fu_815_ce = 1'b1;
    end else begin
        grp_fu_815_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            grp_fu_815_p0 = mul1_reg_2656;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            grp_fu_815_p0 = mul2_reg_2651;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            grp_fu_815_p0 = mul_reg_2646;
        end else begin
            grp_fu_815_p0 = 'bx;
        end
    end else begin
        grp_fu_815_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            grp_fu_815_p1 = conv3_reg_2338;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            grp_fu_815_p1 = conv5_reg_2333;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            grp_fu_815_p1 = conv1_reg_2348;
        end else begin
            grp_fu_815_p1 = 'bx;
        end
    end else begin
        grp_fu_815_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_819_ce = 1'b1;
    end else begin
        grp_fu_819_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_819_p0 = conv2_reg_2323;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_819_p0 = conv4_reg_2328;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_819_p0 = conv_reg_2313;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == 1'b1))) begin
        grp_fu_819_p0 = conv6_reg_2343;
    end else begin
        grp_fu_819_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_819_p1 = scale_g;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_819_p1 = scale_b;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_819_p1 = scale_r;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == 1'b1))) begin
        grp_fu_819_p1 = f_read_reg_2137;
    end else begin
        grp_fu_819_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)))) begin
        grp_fu_823_ce = 1'b1;
    end else begin
        grp_fu_823_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_827_ce = 1'b1;
    end else begin
        grp_fu_827_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17))) begin
        grp_fu_827_p0 = sext_ln138_fu_1941_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16))) begin
        grp_fu_827_p0 = sext_ln137_fu_1799_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_827_p0 = sext_ln136_fu_1735_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == 1'b1))) begin
        grp_fu_827_p0 = zext_ln74_1_fu_1093_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == 1'b1))) begin
        grp_fu_827_p0 = zext_ln75_1_fu_1068_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == 1'b1))) begin
        grp_fu_827_p0 = zext_ln76_1_fu_1045_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == 1'b1))) begin
        grp_fu_827_p0 = zext_ln76_fu_1012_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1))) begin
        grp_fu_827_p0 = zext_ln75_fu_972_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1))) begin
        grp_fu_827_p0 = zext_ln74_fu_935_p1;
    end else begin
        grp_fu_827_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_address0 = zext_ln144_fu_1341_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_address0 = zext_ln108_1_fu_1289_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_address0 = invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_addr_reg_2208;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_address0 = zext_ln69_fu_925_p1;
        end else begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_address0 = 'bx;
        end
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_address1 = zext_ln145_fu_1347_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_address1 = zext_ln103_fu_1268_p1;
        end else begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_address1 = 'bx;
        end
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1)))) begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_ce0 = 1'b1;
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1)))) begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_ce1 = 1'b1;
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_d0 = 32'd0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_d0 = add_ln69_fu_998_p2;
        end else begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_d0 = 'bx;
        end
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln142_reg_2406 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1)) | ((icmp_ln65_reg_2199 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == 1'b1)))) begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_we0 = 1'b1;
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln142_reg_2406 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_we1 = 1'b1;
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_address0 = zext_ln144_fu_1341_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_address0 = zext_ln108_1_fu_1289_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_address0 = zext_ln89_fu_1055_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_address0 = invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_addr_reg_2213;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_address0 = zext_ln70_fu_930_p1;
        end else begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_address0 = 'bx;
        end
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_address1 = zext_ln145_fu_1347_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_address1 = zext_ln103_fu_1268_p1;
        end else begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_address1 = 'bx;
        end
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1)))) begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_ce0 = 1'b1;
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1)))) begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_ce1 = 1'b1;
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_d0 = 32'd0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_d0 = add_ln70_fu_1005_p2;
        end else begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_d0 = 'bx;
        end
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln142_reg_2406 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1)) | ((icmp_ln65_reg_2199 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == 1'b1)))) begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_we0 = 1'b1;
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln142_reg_2406 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_we1 = 1'b1;
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_address0 = zext_ln144_fu_1341_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_address0 = zext_ln108_1_fu_1289_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_address0 = invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_addr_reg_2203;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_address0 = zext_ln68_fu_920_p1;
        end else begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_address0 = 'bx;
        end
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_address1 = zext_ln145_fu_1347_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_address1 = zext_ln103_fu_1268_p1;
        end else begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_address1 = 'bx;
        end
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1)))) begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_ce0 = 1'b1;
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1)))) begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_ce1 = 1'b1;
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_d0 = 32'd0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_d0 = add_ln68_fu_991_p2;
        end else begin
            invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_d0 = 'bx;
        end
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln142_reg_2406 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1)) | ((icmp_ln65_reg_2199 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == 1'b1)))) begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_we0 = 1'b1;
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln142_reg_2406 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1))) begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_we1 = 1'b1;
    end else begin
        invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1))) begin
        src_TDATA_blk_n = src_TVALID_int_regslice;
    end else begin
        src_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        src_TREADY_int_regslice = 1'b1;
    end else begin
        src_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_fu_1212_p2 = ($signed(select_ln58_reg_2235) + $signed(16'd64513));

assign add_ln108_fu_1274_p2 = (trunc_ln100_1_reg_2391 + 7'd1);

assign add_ln143_fu_1296_p2 = ($signed(trunc_ln58_reg_2242) + $signed(8'd129));

assign add_ln163_fu_946_p2 = (select_ln58_1_fu_906_p3 + 16'd1);

assign add_ln166_fu_1022_p2 = (select_ln58_fu_980_p3 + 16'd1);

assign add_ln346_1_fu_1715_p2 = ($signed(zext_ln346_fu_1711_p1) + $signed(9'd385));

assign add_ln346_2_fu_1869_p2 = ($signed(zext_ln346_1_fu_1865_p1) + $signed(9'd385));

assign add_ln346_3_fu_2008_p2 = ($signed(zext_ln346_2_fu_2005_p1) + $signed(9'd385));

assign add_ln346_fu_1140_p2 = ($signed(zext_ln346_3_fu_1137_p1) + $signed(9'd385));

assign add_ln68_fu_991_p2 = (reg_835 + 32'd1);

assign add_ln69_fu_998_p2 = (reg_840 + 32'd1);

assign add_ln70_fu_1005_p2 = (reg_845 + 32'd1);

assign add_ln87_fu_1016_p2 = ($signed(select_ln58_fu_980_p3) + $signed(16'd64770));

assign and_ln100_fu_1263_p2 = (icmp_ln100_reg_2401 & icmp_ln100_1_fu_1257_p2);

assign and_ln74_fu_1663_p2 = (xor_ln74_fu_1658_p2 & icmp_ln74_1_reg_2571);

assign and_ln75_fu_1817_p2 = (xor_ln75_fu_1812_p2 & icmp_ln75_1_reg_2582);

assign and_ln76_fu_1894_p2 = (xor_ln76_fu_1889_p2 & icmp_ln76_1_reg_2516);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == 1'b1) & ((f_ap_vld_in_sig == 1'b0) | (src_TVALID_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == 1'b1) & ((f_ap_vld_in_sig == 1'b0) | (src_TVALID_int_regslice == 1'b0)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((dst_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((dst_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((dst_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((dst_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((dst_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((regslice_both_dst_V_data_V_U_apdone_blk == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((regslice_both_dst_V_data_V_U_apdone_blk == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((f_ap_vld_in_sig == 1'b0) | (src_TVALID_int_regslice == 1'b0));
end

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state42_pp0_stage1_iter2 = (dst_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state43_pp0_stage2_iter2 = (dst_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state44_pp0_stage3_iter2 = (regslice_both_dst_V_data_V_U_apdone_blk == 1'b1);
end

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_250 = ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_condition_274 = ((icmp_ln87_reg_2273 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_condition_351 = ((icmp_ln65_reg_2199 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_507 = ((icmp_ln92_reg_2282 == 1'd1) & (icmp_ln87_reg_2273 == 1'd1) & (icmp_ln86_reg_2223 == 1'd1));
end

always @ (*) begin
    ap_condition_618 = ((icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001));
end

always @ (*) begin
    ap_condition_623 = ((or_ln103_fu_1318_p2 == 1'd0) & (icmp_ln86_reg_2223 == 1'd1) & (1'd1 == and_ln100_reg_2420));
end

always @ (*) begin
    ap_condition_674 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_679 = ((or_ln124_fu_1523_p2 == 1'd0) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420));
end

always @ (*) begin
    ap_condition_877 = ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_condition_943 = ((or_ln124_fu_1523_p2 == 1'd1) & (icmp_ln86_reg_2223_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln100_reg_2420));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_stop_flag_7_phi_fu_778_p6 = ap_phi_reg_pp0_iter1_stop_flag_7_reg_774;

assign ap_phi_reg_pp0_iter0_empty_20_reg_494 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_22_reg_560 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_25_reg_735 = 'bx;

assign ap_phi_reg_pp0_iter0_first_b_loc_0_reg_614 = 'bx;

assign ap_phi_reg_pp0_iter0_first_b_loc_1_reg_709 = 'bx;

assign ap_phi_reg_pp0_iter0_first_g_loc_0_reg_632 = 'bx;

assign ap_phi_reg_pp0_iter0_first_g_loc_1_reg_748 = 'bx;

assign ap_phi_reg_pp0_iter0_first_r_loc_0_reg_652 = 'bx;

assign ap_phi_reg_pp0_iter0_first_r_loc_1_reg_685 = 'bx;

assign ap_phi_reg_pp0_iter0_last_b_loc_0_reg_623 = 'bx;

assign ap_phi_reg_pp0_iter0_last_b_loc_1_reg_722 = 'bx;

assign ap_phi_reg_pp0_iter0_last_g_loc_0_reg_642 = 'bx;

assign ap_phi_reg_pp0_iter0_last_g_loc_1_reg_761 = 'bx;

assign ap_phi_reg_pp0_iter0_last_r_loc_0_reg_698 = 'bx;

assign ap_phi_reg_pp0_iter0_stop_flag_2_reg_472 = 'bx;

assign ap_phi_reg_pp0_iter0_stop_flag_4_reg_538 = 'bx;

assign ap_phi_reg_pp0_iter0_stop_flag_6_reg_661 = 'bx;

assign ap_phi_reg_pp0_iter0_stop_flag_7_reg_774 = 'bx;

assign ap_phi_reg_pp0_iter0_stop_new_2_reg_484 = 'bx;

assign ap_phi_reg_pp0_iter0_stop_new_4_reg_550 = 'bx;

assign ap_phi_reg_pp0_iter0_stop_new_6_reg_674 = 'bx;

assign ap_phi_reg_pp0_iter0_stop_new_7_reg_789 = 'bx;

assign ap_phi_reg_pp0_iter1_empty_21_reg_527 = 'bx;

assign ap_phi_reg_pp0_iter1_empty_23_reg_593 = 'bx;

assign ap_phi_reg_pp0_iter1_empty_24_reg_603 = 'bx;

assign ap_phi_reg_pp0_iter1_stop_flag_3_reg_504 = 'bx;

assign ap_phi_reg_pp0_iter1_stop_flag_5_reg_570 = 'bx;

assign ap_phi_reg_pp0_iter1_stop_new_3_reg_516 = 'bx;

assign ap_phi_reg_pp0_iter1_stop_new_5_reg_582 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign b_in_fu_882_p4 = {{src_TDATA_int_regslice[23:16]}};

assign bitcast_ln317_1_fu_1822_p1 = grp_fu_815_p2;

assign bitcast_ln317_2_fu_1899_p1 = sub2_reg_2707;

assign bitcast_ln317_fu_1668_p1 = grp_fu_815_p2;

assign d_fu_2107_p4 = {{{val_2_fu_2101_p3}, {val_1_reg_2784}}, {val_reg_2722}};

assign data_1_fu_1689_p3 = ((or_ln317_fu_1684_p2[0:0] == 1'b1) ? select_ln317_fu_1676_p3 : trunc_ln317_fu_1672_p1);

assign data_2_fu_1843_p3 = ((or_ln317_1_fu_1838_p2[0:0] == 1'b1) ? select_ln317_2_fu_1830_p3 : trunc_ln317_1_fu_1826_p1);

assign data_3_fu_1919_p3 = ((or_ln317_2_fu_1914_p2[0:0] == 1'b1) ? select_ln317_4_fu_1906_p3 : trunc_ln317_2_fu_1902_p1);

assign data_fu_1098_p1 = grp_fu_819_p2;

assign dst_TVALID = regslice_both_dst_V_data_V_U_vld_out;

assign g_in_fu_892_p4 = {{src_TDATA_int_regslice[15:8]}};

assign grp_fu_1598_p1 = (zext_ln136_fu_1584_p1 - zext_ln136_1_fu_1588_p1);

assign grp_fu_830_p2 = (trunc_ln58_reg_2242 + 8'd1);

assign icmp_ln100_1_fu_1257_p2 = ((ap_phi_mux_stop_loc_1_phi_fu_433_p6 != 8'd231) ? 1'b1 : 1'b0);

assign icmp_ln100_fu_1227_p2 = ((tmp_12_fu_1217_p4 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln103_fu_1306_p2 = ((ap_phi_reg_pp0_iter0_threshold_loc_1_reg_443 < invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_q1) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_1335_p2 = ((ap_phi_reg_pp0_iter0_threshold_loc_1_reg_443 < invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_q0) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_1398_p2 = ((threshold_loc_1_reg_443 < reg_840) ? 1'b1 : 1'b0);

assign icmp_ln119_fu_1436_p2 = ((threshold_loc_1_reg_443 < invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_1_load_2_reg_2494) ? 1'b1 : 1'b0);

assign icmp_ln124_fu_1441_p2 = ((threshold_loc_1_reg_443 < reg_835) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_1447_p2 = ((threshold_loc_1_reg_443 < invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_load_2_reg_2499) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_1578_p2 = ((ap_phi_mux_empty_25_phi_fu_738_p6 == 8'd231) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_1233_p2 = ((select_ln58_reg_2235 > 16'd1150) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_914_p2 = ((select_ln58_1_fu_906_p3 < 16'd719) ? 1'b1 : 1'b0);

assign icmp_ln74_1_fu_1464_p2 = ((r_in_reg_2179_pp0_iter1_reg > last_r) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_1460_p2 = ((r_in_reg_2179_pp0_iter1_reg < first_r_load_reg_2306) ? 1'b1 : 1'b0);

assign icmp_ln75_1_fu_1473_p2 = ((g_in_reg_2192_pp0_iter1_reg > last_g) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_1469_p2 = ((g_in_reg_2192_pp0_iter1_reg < first_g_load_reg_2286) ? 1'b1 : 1'b0);

assign icmp_ln76_1_fu_1361_p2 = ((b_in_reg_2185 > last_b) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_1357_p2 = ((b_in_reg_2185 < first_b_load_reg_2261) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_940_p2 = ((select_ln58_1_fu_906_p3 == 16'd719) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_1050_p2 = ((add_ln87_reg_2254 < 16'd257) ? 1'b1 : 1'b0);

assign icmp_ln89_fu_1077_p2 = ((max < invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_2_q0) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_1059_p2 = ((add_ln87_reg_2254 == 16'd255) ? 1'b1 : 1'b0);

assign lshr_ln71_1_fu_1769_p2 = zext_ln68_1_fu_1748_p1 >> zext_ln71_fu_1765_p1;

assign lshr_ln71_2_fu_1975_p2 = zext_ln68_2_fu_1954_p1 >> zext_ln71_1_fu_1971_p1;

assign lshr_ln71_3_fu_2068_p2 = zext_ln68_3_fu_2057_p1 >> zext_ln71_2_fu_2064_p1;

assign lshr_ln71_fu_1179_p2 = zext_ln68_4_fu_1133_p1 >> zext_ln71_3_fu_1175_p1;

assign mantissa_1_fu_1945_p4 = {{{{1'd1}, {trunc_ln371_1_reg_2727}}}, {1'd0}};

assign mantissa_2_fu_2048_p4 = {{{{1'd1}, {trunc_ln371_2_reg_2754}}}, {1'd0}};

assign mantissa_3_fu_1124_p4 = {{{{1'd1}, {trunc_ln371_3_reg_2359}}}, {1'd0}};

assign mantissa_fu_1739_p4 = {{{{1'd1}, {trunc_ln371_reg_2666}}}, {1'd0}};

assign or_ln103_fu_1318_p2 = (xor_ln103_fu_1312_p2 | trunc_ln100_reg_2415);

assign or_ln105_fu_1329_p2 = (stop_loc_1_reg_430 | 8'd1);

assign or_ln108_fu_1379_p2 = (xor_ln108_fu_1366_p2 | tmp_13_fu_1371_p3);

assign or_ln110_fu_1390_p2 = (ap_phi_mux_empty_20_phi_fu_497_p4 | 8'd128);

assign or_ln113_fu_1418_p2 = (xor_ln113_fu_1404_p2 | tmp_14_fu_1410_p3);

assign or_ln115_fu_1430_p2 = (ap_phi_mux_empty_21_phi_fu_530_p4 | 8'd2);

assign or_ln119_fu_1491_p2 = (xor_ln119_fu_1478_p2 | tmp_15_fu_1483_p3);

assign or_ln121_fu_1502_p2 = (ap_phi_reg_pp0_iter1_empty_22_reg_560 | 8'd64);

assign or_ln124_fu_1523_p2 = (xor_ln124_fu_1510_p2 | tmp_16_fu_1515_p3);

assign or_ln126_fu_1535_p2 = (ap_phi_mux_empty_23_phi_fu_596_p4 | 8'd4);

assign or_ln129_fu_1555_p2 = (xor_ln129_fu_1542_p2 | tmp_17_fu_1547_p3);

assign or_ln131_fu_1571_p2 = (empty_24_reg_603 | 8'd32);

assign or_ln160_fu_952_p2 = (src_TUSER_int_regslice | src_TLAST_int_regslice);

assign or_ln317_1_fu_1838_p2 = (icmp_ln75_reg_2576 | and_ln75_fu_1817_p2);

assign or_ln317_2_fu_1914_p2 = (icmp_ln76_reg_2510 | and_ln76_fu_1894_p2);

assign or_ln317_fu_1684_p2 = (icmp_ln74_reg_2565 | and_ln74_fu_1663_p2);

assign r_in_fu_878_p1 = src_TDATA_int_regslice[7:0];

assign select_ln160_1_fu_1028_p3 = ((p_last_reg_2163[0:0] == 1'b1) ? 16'd0 : add_ln166_fu_1022_p2);

assign select_ln160_fu_958_p3 = ((src_TLAST_int_regslice[0:0] == 1'b1) ? add_ln163_fu_946_p2 : 16'd0);

assign select_ln317_2_fu_1830_p3 = ((and_ln75_fu_1817_p2[0:0] == 1'b1) ? 31'd1132396544 : 31'd0);

assign select_ln317_4_fu_1906_p3 = ((and_ln76_fu_1894_p2[0:0] == 1'b1) ? 31'd1132396544 : 31'd0);

assign select_ln317_fu_1676_p3 = ((and_ln74_fu_1663_p2[0:0] == 1'b1) ? 31'd1132396544 : 31'd0);

assign select_ln58_1_fu_906_p3 = ((src_TUSER_int_regslice[0:0] == 1'b1) ? 16'd0 : y);

assign select_ln58_fu_980_p3 = ((p_user_reg_2157[0:0] == 1'b1) ? 16'd0 : x);

assign select_ln71_1_fu_1755_p3 = ((tmp_reg_2676[0:0] == 1'b1) ? sext_ln71_fu_1752_p1 : add_ln346_1_reg_2671);

assign select_ln71_3_fu_1961_p3 = ((tmp_3_reg_2737[0:0] == 1'b1) ? sext_ln71_2_fu_1958_p1 : add_ln346_2_reg_2732);

assign select_ln71_5_fu_2031_p3 = ((tmp_7_fu_2014_p3[0:0] == 1'b1) ? sext_ln71_4_fu_2027_p1 : add_ln346_3_fu_2008_p2);

assign select_ln71_fu_1163_p3 = ((tmp_10_fu_1146_p3[0:0] == 1'b1) ? sext_ln71_6_fu_1159_p1 : add_ln346_fu_1140_p2);

assign sext_ln136_fu_1735_p1 = $signed(sdiv_ln136_reg_2661);

assign sext_ln137_fu_1799_p1 = $signed(sdiv_ln137_reg_2692);

assign sext_ln138_fu_1941_p1 = $signed(sdiv_ln138_reg_2717);

assign sext_ln71_1_fu_1761_p1 = $signed(select_ln71_1_fu_1755_p3);

assign sext_ln71_2_fu_1958_p1 = $signed(sub_ln71_2_reg_2743);

assign sext_ln71_3_fu_1967_p1 = $signed(select_ln71_3_fu_1961_p3);

assign sext_ln71_4_fu_2027_p1 = $signed(sub_ln71_3_fu_2022_p2);

assign sext_ln71_5_fu_2061_p1 = $signed(select_ln71_5_reg_2779);

assign sext_ln71_6_fu_1159_p1 = $signed(sub_ln71_fu_1154_p2);

assign sext_ln71_7_fu_1171_p1 = $signed(select_ln71_fu_1163_p3);

assign sext_ln71_fu_1752_p1 = $signed(sub_ln71_1_reg_2682);

assign shl_ln71_1_fu_1775_p2 = zext_ln68_1_fu_1748_p1 << zext_ln71_fu_1765_p1;

assign shl_ln71_2_fu_1981_p2 = zext_ln68_2_fu_1954_p1 << zext_ln71_1_fu_1971_p1;

assign shl_ln71_3_fu_2074_p2 = zext_ln68_3_fu_2057_p1 << zext_ln71_2_fu_2064_p1;

assign shl_ln71_fu_1185_p2 = zext_ln68_4_fu_1133_p1 << zext_ln71_3_fu_1175_p1;

assign src_TREADY = regslice_both_src_V_data_V_U_ack_in;

assign sub_ln137_fu_1612_p2 = (zext_ln137_fu_1604_p1 - zext_ln137_1_fu_1608_p1);

assign sub_ln138_fu_1642_p2 = (zext_ln138_fu_1634_p1 - zext_ln138_1_fu_1638_p1);

assign sub_ln145_fu_1301_p2 = (8'd126 - trunc_ln58_reg_2242);

assign sub_ln71_1_fu_1729_p2 = (8'd127 - xs_exp_fu_1697_p4);

assign sub_ln71_2_fu_1883_p2 = (8'd127 - xs_exp_1_fu_1851_p4);

assign sub_ln71_3_fu_2022_p2 = (8'd127 - xs_exp_2_reg_2748);

assign sub_ln71_fu_1154_p2 = (8'd127 - xs_exp_4_reg_2353);

assign tmp_10_fu_1146_p3 = add_ln346_fu_1140_p2[32'd8];

assign tmp_12_fu_1217_p4 = {{add_ln100_fu_1212_p2[15:7]}};

assign tmp_13_fu_1371_p3 = ap_phi_mux_empty_20_phi_fu_497_p4[32'd7];

assign tmp_14_fu_1410_p3 = ap_phi_mux_empty_21_phi_fu_530_p4[32'd1];

assign tmp_15_fu_1483_p3 = ap_phi_reg_pp0_iter1_empty_22_reg_560[32'd6];

assign tmp_16_fu_1515_p3 = ap_phi_mux_empty_23_phi_fu_596_p4[32'd2];

assign tmp_17_fu_1547_p3 = ap_phi_mux_empty_24_phi_fu_606_p4[32'd5];

assign tmp_7_fu_2014_p3 = add_ln346_3_fu_2008_p2[32'd8];

assign trunc_ln100_1_fu_1209_p1 = select_ln58_reg_2235[6:0];

assign trunc_ln100_fu_1253_p1 = ap_phi_mux_stop_loc_1_phi_fu_433_p6[0:0];

assign trunc_ln317_1_fu_1826_p1 = bitcast_ln317_1_fu_1822_p1[30:0];

assign trunc_ln317_2_fu_1902_p1 = bitcast_ln317_2_fu_1899_p1[30:0];

assign trunc_ln317_fu_1672_p1 = bitcast_ln317_fu_1668_p1[30:0];

assign trunc_ln371_1_fu_1861_p1 = data_2_fu_1843_p3[22:0];

assign trunc_ln371_2_fu_1937_p1 = data_3_fu_1919_p3[22:0];

assign trunc_ln371_3_fu_1112_p1 = data_fu_1098_p1[22:0];

assign trunc_ln371_fu_1707_p1 = data_1_fu_1689_p3[22:0];

assign trunc_ln58_fu_987_p1 = select_ln58_fu_980_p3[7:0];

assign val_1_fu_2042_p3 = ((tmp_3_reg_2737[0:0] == 1'b1) ? zext_ln74_3_fu_2039_p1 : tmp_4_reg_2769);

assign val_2_fu_2101_p3 = ((tmp_7_reg_2774[0:0] == 1'b1) ? zext_ln74_4_fu_2098_p1 : tmp_6_reg_2794);

assign val_3_fu_1241_p3 = ((tmp_10_reg_2376[0:0] == 1'b1) ? zext_ln74_5_fu_1238_p1 : tmp_8_reg_2386);

assign val_fu_1806_p3 = ((tmp_reg_2676[0:0] == 1'b1) ? zext_ln74_2_fu_1803_p1 : tmp_2_reg_2702);

assign xor_ln103_fu_1312_p2 = (icmp_ln103_fu_1306_p2 ^ 1'd1);

assign xor_ln108_fu_1366_p2 = (icmp_ln108_reg_2489 ^ 1'd1);

assign xor_ln113_fu_1404_p2 = (icmp_ln113_fu_1398_p2 ^ 1'd1);

assign xor_ln119_fu_1478_p2 = (icmp_ln119_reg_2538 ^ 1'd1);

assign xor_ln124_fu_1510_p2 = (icmp_ln124_reg_2543 ^ 1'd1);

assign xor_ln129_fu_1542_p2 = (icmp_ln129_reg_2548 ^ 1'd1);

assign xor_ln130_fu_1283_p2 = (zext_ln108_fu_1279_p1 ^ 8'd255);

assign xor_ln74_fu_1658_p2 = (icmp_ln74_reg_2565 ^ 1'd1);

assign xor_ln75_fu_1812_p2 = (icmp_ln75_reg_2576 ^ 1'd1);

assign xor_ln76_fu_1889_p2 = (icmp_ln76_reg_2510 ^ 1'd1);

assign xs_exp_1_fu_1851_p4 = {{data_2_fu_1843_p3[30:23]}};

assign xs_exp_fu_1697_p4 = {{data_1_fu_1689_p3[30:23]}};

assign zext_ln103_fu_1268_p1 = add_ln100_reg_2396;

assign zext_ln108_1_fu_1289_p1 = xor_ln130_fu_1283_p2;

assign zext_ln108_fu_1279_p1 = add_ln108_fu_1274_p2;

assign zext_ln136_1_fu_1588_p1 = ap_phi_mux_first_r_loc_1_phi_fu_688_p6;

assign zext_ln136_fu_1584_p1 = ap_phi_mux_last_r_loc_0_phi_fu_701_p6;

assign zext_ln137_1_fu_1608_p1 = ap_phi_mux_first_b_loc_1_phi_fu_712_p6;

assign zext_ln137_fu_1604_p1 = ap_phi_mux_last_b_loc_1_phi_fu_725_p6;

assign zext_ln138_1_fu_1638_p1 = ap_phi_reg_pp0_iter1_first_g_loc_1_reg_748;

assign zext_ln138_fu_1634_p1 = ap_phi_reg_pp0_iter1_last_g_loc_1_reg_761;

assign zext_ln144_fu_1341_p1 = add_ln143_reg_2464;

assign zext_ln145_fu_1347_p1 = sub_ln145_reg_2469;

assign zext_ln346_1_fu_1865_p1 = xs_exp_1_fu_1851_p4;

assign zext_ln346_2_fu_2005_p1 = xs_exp_2_reg_2748;

assign zext_ln346_3_fu_1137_p1 = xs_exp_4_reg_2353;

assign zext_ln346_fu_1711_p1 = xs_exp_fu_1697_p4;

assign zext_ln68_1_fu_1748_p1 = mantissa_fu_1739_p4;

assign zext_ln68_2_fu_1954_p1 = mantissa_1_fu_1945_p4;

assign zext_ln68_3_fu_2057_p1 = mantissa_2_fu_2048_p4;

assign zext_ln68_4_fu_1133_p1 = mantissa_3_fu_1124_p4;

assign zext_ln68_fu_920_p1 = r_in_fu_878_p1;

assign zext_ln69_fu_925_p1 = g_in_fu_892_p4;

assign zext_ln70_fu_930_p1 = b_in_fu_882_p4;

assign zext_ln71_1_fu_1971_p1 = $unsigned(sext_ln71_3_fu_1967_p1);

assign zext_ln71_2_fu_2064_p1 = $unsigned(sext_ln71_5_fu_2061_p1);

assign zext_ln71_3_fu_1175_p1 = $unsigned(sext_ln71_7_fu_1171_p1);

assign zext_ln71_fu_1765_p1 = $unsigned(sext_ln71_1_fu_1761_p1);

assign zext_ln74_1_fu_1093_p1 = first_r;

assign zext_ln74_2_fu_1803_p1 = tmp_1_reg_2697;

assign zext_ln74_3_fu_2039_p1 = tmp_5_reg_2764;

assign zext_ln74_4_fu_2098_p1 = tmp_9_reg_2789;

assign zext_ln74_5_fu_1238_p1 = tmp_11_reg_2381;

assign zext_ln74_fu_935_p1 = r_in_fu_878_p1;

assign zext_ln75_1_fu_1068_p1 = first_g;

assign zext_ln75_fu_972_p1 = g_in_reg_2192;

assign zext_ln76_1_fu_1045_p1 = first_b;

assign zext_ln76_fu_1012_p1 = b_in_reg_2185;

assign zext_ln80_fu_2115_p1 = d_fu_2107_p4;

assign zext_ln89_fu_1055_p1 = add_ln87_reg_2254;

endmodule //invstripe
