<BaliSimProject version="1.3" path="sim" stage="0" language="-1" name="sim_dma" simType="ModelSim">
    <Source worklib="work" path="src/dma_controller.vhd" type="VHDL" include="none"/>
    <Source worklib="work" path="src/sim/dma_controller_tb.vhd" type="VHDL" include="none"/>
    <SimLib value="pmi_work ovi_machxo3d"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VHDL" name="dma_controller_tb"/>
</BaliSimProject>
