# Cache-and-Memory-Hierarchy-Design-Simulator
Developed and evaluated a multi-level cache simulator in C with LRU replacement and WBWA policy to quantitatively compare performance of cache architectures. Augmented cache with stream buffer based prefetch units to reduce miss rate.
