<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [eLua-dev] A shield for stm32f4disco - sram
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/elua-dev/2011-December/index.html" >
   <LINK REL="made" HREF="mailto:elua-dev%40lists.berlios.de?Subject=Re%3A%20%5BeLua-dev%5D%20%3D%3Fiso-8859-2%3Fq%3FA_shield_for_stm32f4disco_-_sram%3F%3D&In-Reply-To=%3C14bd77a33d5342013905a9be897fae09%40mail2.volny.cz%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="003164.html">
   <LINK REL="Next"  HREF="003170.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[eLua-dev] A shield for stm32f4disco - sram</H1>
    <B>pito</B> 
    <A HREF="mailto:elua-dev%40lists.berlios.de?Subject=Re%3A%20%5BeLua-dev%5D%20%3D%3Fiso-8859-2%3Fq%3FA_shield_for_stm32f4disco_-_sram%3F%3D&In-Reply-To=%3C14bd77a33d5342013905a9be897fae09%40mail2.volny.cz%3E"
       TITLE="[eLua-dev] A shield for stm32f4disco - sram">pito at volna.cz
       </A><BR>
    <I>Sat Dec 17 17:08:30 CET 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="003164.html">[eLua-dev] A shield for stm32f4disco - sram
</A></li>
        <LI>Next message: <A HREF="003170.html">[eLua-dev] A shield for stm32f4disco - sram
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3166">[ date ]</a>
              <a href="thread.html#3166">[ thread ]</a>
              <a href="subject.html#3166">[ subject ]</a>
              <a href="author.html#3166">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>&gt;<i> For example,
</I>&gt;<i> the latest M4 cores from
</I>&gt;<i> NXP can have up to 264k of RAM on-chip; however,
</I>&gt;<i> the parts that have 264k
</I>&gt;<i> of RAM don't have any Flash at all. 
</I>Few weeks back during a NXP workshop I discussed with the NXP guy
that topic - sram on the chip. He said srams on chip are expensive
as the srams (and we know that) are large structures so they occupy
most of the chip. The chipmakers are not happy with that. I
recommended him to go for 32nm fab instead of 90nm (9x bigger yield
from a single wafer) but the flash is limiting then (it seems the
flash cells cannot be made such small) and, of course, again the Q
was who will buy all that stuff to pay the dev costs. It seems they
do not sell too many devices these days..p.


-- 
Nakupujte v&#225;no&#269;n&#237; d&#225;rky levn&#283;ji. V&#237;ce o v&#225;no&#269;n&#237; akci Economia
najdete na <A HREF="http://web.volny.cz/data/click.php?id=1313">http://web.volny.cz/data/click.php?id=1313</A>


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="003164.html">[eLua-dev] A shield for stm32f4disco - sram
</A></li>
	<LI>Next message: <A HREF="003170.html">[eLua-dev] A shield for stm32f4disco - sram
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3166">[ date ]</a>
              <a href="thread.html#3166">[ thread ]</a>
              <a href="subject.html#3166">[ subject ]</a>
              <a href="author.html#3166">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/elua-dev">More information about the eLua-dev
mailing list</a><br>
</body></html>
