// Seed: 1892112963
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input id_3,
    input id_4,
    input id_5
);
  assign id_2 = id_5;
  always @(posedge id_4);
  assign id_1 = 1;
  logic id_6;
  initial begin
    id_6 = id_0;
  end
  type_10 id_7 (
      .id_0(),
      .id_1(1)
  );
endmodule
