from __future__ import annotations

import ast
from itertools import starmap
import logging
import operator
from typing import TYPE_CHECKING
from typing import cast

import sympy
import torch
from torch._inductor import ir
from torch._inductor.codegen.simd import constant_repr
from torch._inductor.runtime.runtime_utils import next_power_of_2
from torch._prims_common import get_computation_dtype

from .. import exc
from .._compat import shape_env_size_hint
from .ast_extension import create
from .ast_extension import expr_from_string
from .ast_extension import statement_from_string
from .compile_environment import CompileEnvironment
from .cute.layout import LayoutTag as _CuteLayoutTag
from .cute.layout_propagation import META_KEY as _CUTE_LAYOUT_META_KEY
from .cute.matmul_fallback import _widen_lane_layout_for_barrier_phases
from .cute.register_tile_admission import RegisterTileUnsupported
from .cute.thread_budget import CUTE_REGISTER_TILE_MAX_ELEMENTS
from .device_function import find_block_size_symbols
from .host_function import HostFunction
from .inductor_lowering import ReductionLowering
from .inductor_lowering import install_inductor_kernel_handlers
from .tile_strategy import CompactedShape
from .tile_strategy import CuteLaneAxis
from .tile_strategy import DeviceGridState
from .tile_strategy import DeviceLoopState
from .tile_strategy import LoopDimInfo
from .tile_strategy import PersistentReductionState
from .tile_strategy import PerThreadFlattenedTileStrategy
from .tile_strategy import PerThreadNDTileStrategy
from .tile_strategy import ThreadAxisTracker
from .tile_strategy import TileStrategy
from .tile_strategy import _to_sympy

if TYPE_CHECKING:
    from .device_function import DeviceFunction
    from .inductor_lowering import CodegenState

log = logging.getLogger(__name__)


def _dtype_str(dtype: torch.dtype) -> str:
    return CompileEnvironment.current().backend.dtype_str(dtype)


def _cute_shared_memory_budget_bytes() -> int:
    props = torch.cuda.get_device_properties(torch.cuda.current_device())
    default_shared = int(props.shared_memory_per_block)
    optin_shared = int(getattr(props, "shared_memory_per_block_optin", 0) or 0)
    return max(default_shared, optin_shared)


def _log_cute_reduction_layout(state: CodegenState) -> None:
    """Log the CuTe layout annotation for the current reduction node, if any."""
    if state.fx_node is None:
        return
    constraint = state.fx_node.meta.get(_CUTE_LAYOUT_META_KEY)
    if constraint is None or constraint.input_layout is None:
        return
    layout = constraint.input_layout
    log.debug(
        "cute reduction %s: layout tag=%s thread=%s value=%s",
        state.fx_node.name,
        layout.tag.value,
        layout.thread_shape,
        layout.value_shape,
    )


def _reduction_threads_from_annotation(state: CodegenState) -> int | None:
    """Read reduction thread count from the layout annotation, if available.

    Returns the thread count from the layout annotation when the node has
    a REDUCTION-tagged layout with a concrete integer thread count.
    Falls back to ``None`` so the caller can use ``reduction_threads_hint()``.
    """
    if state.fx_node is None:
        return None
    constraint = state.fx_node.meta.get(_CUTE_LAYOUT_META_KEY)
    if constraint is None or constraint.input_layout is None:
        return None
    layout = constraint.input_layout
    if layout.tag != _CuteLayoutTag.REDUCTION:
        return None
    nt = layout.num_threads()
    if isinstance(nt, int) and nt > 0:
        return nt
    return None


def _cute_reduction_smem_bytes(num_elements: int, dtype: torch.dtype) -> int:
    return num_elements * torch.empty((), dtype=dtype).element_size()


_CUTE_LOOPED_REDUCTION_MAX_ELEMENTS_PER_THREAD = 256
_CUTE_WARP_REDUCTION_THREADS = 32


def _cute_register_tile_shape(
    fn: DeviceFunction, block_index: int, lane_extent: int
) -> bool:
    """Whether a scalar synthetic reduction lane of ``lane_extent`` over
    reduction block ``block_index`` can nest outside the tile lane loops of
    ``fn`` as a per-thread register tile.

    Mirrors ``DeviceGridState.nest_reduction_lane_outside_vector_tiles`` from
    the tile strategies' construction-time state: every tile block that has a
    lane loop must be vectorized with one V-wide fragment per thread (elements
    per thread == V), at least one such block must exist, no matmul lowering
    may replace the lane bodies, the unrolled per-thread element count stays
    within ``CUTE_REGISTER_TILE_MAX_ELEMENTS``, the device IR admits the
    reduction block (``ConfigSpec.cute_register_tile_reduction_blocks``) and no
    earlier pass over this kernel rejected the register tile
    (``CompileEnvironment.cute_register_tile_disabled``).
    """
    env = CompileEnvironment.current()
    if (
        env.cute_register_tile_disabled
        or env.config_spec.matmul_facts
        or block_index not in env.config_spec.cute_register_tile_reduction_blocks
    ):
        return False
    unrolled = lane_extent
    found = False
    for strategy in fn.tile_strategy.strategies:
        if isinstance(strategy, PerThreadFlattenedTileStrategy):
            if strategy._lane_var is None:
                continue
            vec_width = strategy._cute_lane_vec_width_by_block.get(
                strategy.block_ids[-1], 1
            )
            if vec_width <= 1 or strategy._elements_per_thread != vec_width:
                return False
            unrolled *= vec_width
            found = True
            continue
        if not isinstance(strategy, PerThreadNDTileStrategy):
            continue
        for block_id in strategy._lane_var_by_block:
            vec_width = strategy._cute_lane_vec_width_by_block.get(block_id, 1)
            if (
                vec_width <= 1
                or strategy._elements_per_thread_for_block(block_id) != vec_width
            ):
                return False
            unrolled *= vec_width
            found = True
    return found and unrolled <= CUTE_REGISTER_TILE_MAX_ELEMENTS


def cute_looped_reduction_block_size(size_hint: int, max_threads: int) -> int:
    """Pick the default CuTe loop chunk for reductions wider than one warp."""
    return min(size_hint, max_threads * _CUTE_LOOPED_REDUCTION_MAX_ELEMENTS_PER_THREAD)


def cute_live_reduction_threads(max_threads: int) -> int:
    # Persistent reductions on CuTe can recruit threads beyond a single warp
    # (cross-warp combining uses _cute_grouped_reduce_shared_two_stage). The
    # autotuner / config_spec keeps the size_hint <= max_threads case here so
    # no synthetic lane wrap is required.
    return max_threads


def _strategies_concurrent_with_block(
    tile_dispatch: object,
    block_index: int,
) -> list[TileStrategy]:
    """Return strategies that can co-execute with reduction ``block_index``.

    Drops reduction strategies that live in a control-flow branch mutually
    exclusive with ``block_index``'s branch so the per-block thread budget is
    not over-counted (CuTe branch-by-pid kernels). Outside that pattern (no
    branch paths) this returns every strategy unchanged.
    """
    from .device_ir import DeviceIR
    from .host_function import HostFunction

    strategies = list(getattr(tile_dispatch, "strategies", []))
    device_ir = HostFunction.current().device_ir
    red_paths = device_ir.reduction_block_id_branch_paths()
    own_paths = red_paths.get(block_index)
    if not own_paths:
        return strategies
    own_path = own_paths[0]
    result: list[TileStrategy] = []
    for strategy in strategies:
        other_path = None
        for other_block in strategy.block_ids:
            paths = red_paths.get(other_block)
            if paths:
                other_path = paths[0]
                break
        if DeviceIR.branch_paths_mutually_exclusive(own_path, other_path):
            continue
        result.append(strategy)
    return result


def _cute_vec_kernel_mode() -> str:
    """Return the vec-lattice mode for looped reductions: always ``"unroll"``.

    ``"unroll"`` partitions the lane extent into outer x V and walks each
    V-chunk with a hoisted integer-vector load (Uint16 for bf16/fp16,
    Uint32 for fp32) plus per-lane bitcasts; loads that cannot vectorize
    fall back to per-element scalar loads INSIDE the V-loop, which keeps
    the lattice and the loads consistent.

    The retired ``"vec"`` mode (explicit ``cute.arch.load(..., V)`` +
    ``_cute_pre_vec_fold``) was selected for pure-fp32 kernels but its
    load-side gate (``feeds_reduction``) never matched aten reduction
    targets, so every fp32 config with V > 1 emitted vec-lattice indexing
    with SCALAR loads — reading 1/V of the row and silently corrupting
    results (only the autotuner's accuracy check filtered such configs).
    """
    from .host_function import HostFunction
    from .host_function import NoCurrentFunction

    try:
        hf = HostFunction.current()
    except NoCurrentFunction:
        return "none"
    if hf._device_ir is None:
        return "none"
    return "unroll"


def _cute_cluster_reduce_smem_vars(
    fn: DeviceFunction, group_span: int, cluster_n: int
) -> tuple[str, str]:
    """Allocate + initialize the SMEM receive buffer and single-phase
    mbarrier for one ``_cute_grouped_reduce_cluster`` site in the kernel
    preamble, and count the site so ``codegen_function_def`` emits ONE
    ``mbarrier_init_fence`` + cluster arrive/wait covering every site (a
    per-site cluster barrier costs ~10% of kernel time at cluster_n=16).
    """
    slots = (group_span // 32) * cluster_n
    buf_var = fn.new_var("_cluster_red_buf", dce=False)
    mbar_var = fn.new_var("_cluster_red_mbar", dce=False)
    fn.preamble.append(
        statement_from_string(
            f"{buf_var} = cute.arch.alloc_smem(cutlass.Float32, {slots})"
        )
    )
    fn.preamble.append(
        statement_from_string(f"{mbar_var} = cute.arch.alloc_smem(cutlass.Int64, 1)")
    )
    fn.preamble.append(
        statement_from_string(
            "if cutlass.Int32(cute.arch.thread_idx()[0]) == 0:"
            f"\n    cute.arch.mbarrier_init({mbar_var}, 1)"
        )
    )
    fn.cute_state.simt_cluster_reduce_sites += 1
    return buf_var, mbar_var


def _block_has_indexed_reduction(fn: DeviceFunction, block_index: int) -> bool:
    """Return True when ``block_index`` is the reduction axis of any
    argmin/argmax in the device IR.

    Populated by :meth:`DeviceIR.register_rollable_reductions` so this is
    just a set lookup on ConfigSpec.

    Used to cap CuTe reduction strategies' thread_count at the warp width
    when an indexed reduction is present — CuTe argreduce uses
    cute.arch.warp_reduction which is only correct for threads_in_group<=32.
    """
    env = CompileEnvironment.current()
    return block_index in env.config_spec.cute_indexed_reduction_block_ids


class ReductionStrategy(TileStrategy):
    def __init__(
        self,
        fn: DeviceFunction,
        block_index: int,
        mask_var: str | None,
        block_size_var: str | None,
    ) -> None:
        super().__init__(
            fn=fn,
            block_ids=[block_index],
        )
        self._mask_var = mask_var
        if block_size_var is not None:
            fn.block_size_var_cache[(block_index,)] = block_size_var

    def mask_var(self, block_idx: int) -> str | None:
        assert block_idx == self.block_index
        return self._mask_var

    @property
    def block_index(self) -> int:
        return self.block_ids[0]

    def user_size(self, block_index: int) -> sympy.Expr:
        return CompileEnvironment.current().block_sizes[block_index].numel

    def compact_shape(self, shapes: list[CompactedShape]) -> list[CompactedShape]:
        return shapes

    def _reduction_thread_count(self) -> int:
        """Return threads used for this reduction on thread-aware backends."""
        return 0

    def thread_axes_used(self) -> int:
        return 1 if self._reduction_thread_count() > 0 else 0

    def thread_block_sizes(self) -> list[int]:
        count = self._reduction_thread_count()
        return [count] if count > 0 else []

    def _reduction_block_has_lane_loops(self) -> bool:
        """Return True when this reduction block is being traversed via a
        lane loop on the cute backend (synthetic per-thread iteration
        inside a ``DeviceGridState`` that does not have a live thread for
        every logical lane).

        Lane loops serialize part of the logical tile in Python rather
        than mapping it to actual threads, so reductions over the looped
        block cannot be fast-pathed via a warp-level reduction (every
        participating axis must be backed by a live thread).
        """
        codegen = getattr(self, "_codegen", None)
        if codegen is None:
            return False
        current_grid = codegen.current_grid_state
        if (
            isinstance(current_grid, DeviceGridState)
            and current_grid.has_lane_loops()
            and self.block_index in current_grid.lane_loop_blocks
        ):
            return True
        for loops in codegen.active_device_loops.values():
            for loop_state in loops:
                if (
                    isinstance(loop_state, DeviceGridState)
                    and loop_state.has_lane_loops()
                    and self.block_index in loop_state.lane_loop_blocks
                ):
                    return True
        return False

    def _reduction_block_in_device_lane_loop(self) -> bool:
        """Return True when a ``DeviceLoopState`` distributes this reduction
        block across a per-thread lane loop (PerThreadNDTileStrategy lanes).

        Unlike :meth:`_reduction_block_has_lane_loops`, this does NOT feed
        :meth:`_needs_loop_carried_accumulator` — it is a dedicated signal for
        the two-pass marker so the existing warp / vec-fold paths keep their
        tuned behavior.
        """
        codegen = getattr(self, "_codegen", None)
        if codegen is None:
            return False
        for loops in codegen.active_device_loops.values():
            for loop_state in loops:
                if (
                    isinstance(loop_state, DeviceLoopState)
                    and self.block_index in loop_state.lane_loop_blocks
                ):
                    return True
        return False

    def _lane_reduce_cluster_n(self) -> int:
        """Thread-block-cluster width of the lane-looped strategy that
        distributes this reduction block, or 1 when not cluster-split."""
        codegen = getattr(self, "_codegen", None)
        if codegen is None:
            return 1
        for loops in codegen.active_device_loops.values():
            for loop_state in loops:
                if (
                    isinstance(loop_state, DeviceLoopState)
                    and self.block_index in loop_state.lane_loop_blocks
                ):
                    strategy = loop_state.strategy
                    cluster_by_block = getattr(strategy, "_cute_cluster_by_block", None)
                    if isinstance(cluster_by_block, dict):
                        return cluster_by_block.get(self.block_index, 1)
        return 1

    def _lane_reduce_threads_in_group(self) -> int | None:
        """Return ``threads_in_group`` for a two-pass lane reduction over this
        block, or ``None`` when this reduction is not over a lane-distributed
        block.

        When the block is split across a per-thread lane loop, the per-lane
        partials must first be accumulated across the lane loop and then
        combined across the live thread axis (``threads_in_group``). A value of
        1 means the block has no live thread axis (a pure lane loop), so the
        accumulator alone is the result.
        """
        # A synthetic reduction lane (PersistentReductionStrategy) always
        # distributes the reduction axis across a lane loop; the live thread
        # axis is ``_reduction_thread_count`` wide.
        if getattr(self, "_synthetic_cute_lane_var", None) is not None:
            return max(1, self._reduction_thread_count())
        if not (
            self._reduction_block_has_lane_loops()
            or self._reduction_block_in_device_lane_loop()
        ):
            return None
        threads = self._reduction_thread_count()
        return max(1, threads)

    def _reshape_merged_reduction_group_params(
        self,
    ) -> tuple[int, int, str] | None:
        """Return ``(pre, group_span, lane_expr)`` for a reshape-merged
        reduction whose live thread axis is interleaved with a *sibling*
        thread axis, or ``None`` when no such interleaving exists.

        When ``x[tile0, tile1, tile2].reshape(tile0, -1).sum(-1)`` merges
        ``tile1`` (a live thread axis) and ``tile2`` (a lane loop) into a
        single synthetic reduction block, the reduction's live thread axis
        (``tile1``) shares the launch warp with the *unrelated* ``tile0``
        row axis. A plain ``cute.arch.warp_reduction_*(threads_in_group=N)``
        folds together CONSECUTIVE warp lanes, so it would sum across both
        ``tile1`` AND ``tile0`` (cross-contaminating rows). Instead the
        reduction must be grouped/strided so each lane only combines the
        lanes that share its ``tile0`` coordinate.

        This computes the ``pre`` (product of live thread extents on axes
        *below* the reduce axis) and ``group_span`` (``pre`` times the
        reduce axis extent) used by ``_cute_grouped_reduce_warp``. Returns
        ``None`` when ``pre == 1`` (no sibling axis below the reduce axis),
        in which case the plain consecutive-lane warp reduction is already
        correct.
        """
        env = CompileEnvironment.current()
        backend = env.backend
        if backend.name != "cute":
            return None
        numel = env.block_sizes[self.block_index].numel
        if not isinstance(numel, sympy.Expr):
            return None
        # Source block ids merged into this reduction dim by the reshape.
        source_block_ids: set[int] = set()
        for symbol in numel.free_symbols:
            if not isinstance(symbol, sympy.Symbol):
                return None
            block_id = env.get_block_id(symbol)
            if block_id is None:
                return None
            source_block_ids.add(env.canonical_block_id(block_id))
        if len(source_block_ids) < 2:
            # A single source block needs no de-interleaving.
            return None
        tile_strategy = self.fn.tile_strategy
        # The reduce axis is the (single) live thread axis spanned by the
        # source blocks. A lane-looped source block has ``extent is None``.
        reduce_axis: int | None = None
        reduce_extent = 1
        for block_id in source_block_ids:
            axis = tile_strategy.thread_axis_for_block_id(block_id)
            extent = tile_strategy.thread_extent_for_block_id(block_id)
            if axis is None or extent is None or extent <= 1:
                continue
            if reduce_axis is not None and reduce_axis != axis:
                # More than one live thread axis among the source blocks is
                # not expressible as a single grouped warp reduce.
                return None
            reduce_axis = axis
            reduce_extent = max(reduce_extent, extent)
        if reduce_axis is None:
            return None
        # Live thread extents of ALL blocks (siblings included) so the linear
        # lane index strides are computed correctly. The reduction block's own
        # synthetic thread axis is excluded -- it is fictional (no real warp
        # lanes back it); the source live axis carries the actual data.
        logical_axis_sizes: dict[int, int] = {reduce_axis: reduce_extent}
        for info in env.block_sizes:
            block_id = info.block_id
            if block_id == self.block_index or block_id in source_block_ids:
                continue
            axis = tile_strategy.thread_axis_for_block_id(block_id)
            extent = tile_strategy.thread_extent_for_block_id(block_id)
            if axis is None or extent is None or extent <= 1:
                continue
            logical_axis_sizes[axis] = max(logical_axis_sizes.get(axis, 1), extent)
        pre = 1
        for axis in range(reduce_axis):
            pre *= logical_axis_sizes.get(axis, 1)
        if pre <= 1:
            # No sibling thread axis below the reduce axis: the reduce axis is
            # already at the bottom of the linear lane index, so consecutive
            # warp lanes belong to the reduction and the plain warp reduce is
            # correct.
            return None
        group_span = pre * reduce_extent
        if group_span > 32:
            # Cross-warp grouped reduction is not handled by the marker path.
            return None
        lane_expr = backend.thread_linear_index_expr(logical_axis_sizes)
        if lane_expr is None:
            return None
        return pre, group_span, lane_expr

    def _lane_reduce_marker_unsupported(self, state: CodegenState) -> bool:
        """Return True when the two-pass lane-reduction marker cannot be
        handled by the ``split_lane_loop_reductions`` post-pass, so the caller
        must fall back to the existing single-pass path.

        Two situations are unsupported:

        * An active *serial* device loop (over a different block) wraps this
          reduction inside the lane scope. The post-pass splits the lane loop
          at its top level, but here the reduction needs the lanes reduced
          *per* serial iteration (the lane loop is outside the serial loop).
        * An active ``LoopedReductionStrategy`` already rolls this block: the
          rolled loop carries its own accumulator (and vec-fold) for the lane
          reduction, so emitting a marker would double-handle it.
        """
        from .generate_ast import GenerateAST

        # A serial device loop may enclose the lane that owns this reduction.
        # Its complete lane reduction then remains inside each serial iteration.
        # Use the live statement-list frontier to establish this order; block
        # numbers and insertion order do not describe lexical nesting.
        scope_positions: dict[int, int] = {}
        owner_scope: int | None = None
        if isinstance(state.codegen, GenerateAST):
            scope_positions = {
                id(statements): index
                for index, statements in enumerate(state.codegen.statements_stack)
            }
            owner_scopes = {
                scope_positions[id(loop.inner_statements)]
                for loops in state.codegen.active_device_loops.values()
                for loop in loops
                if isinstance(loop, DeviceLoopState)
                and self.block_index in loop.lane_loop_blocks
                and id(loop.inner_statements) in scope_positions
            }
            if len(owner_scopes) == 1:
                owner_scope = next(iter(owner_scopes))

        for block_id, loops in state.codegen.active_device_loops.items():
            for loop_state in loops:
                if not isinstance(loop_state, DeviceLoopState):
                    continue
                if isinstance(loop_state.strategy, LoopedReductionStrategy):
                    # The rolled reduction owns the lane reduction over its
                    # block; defer to its accumulate / vec-fold machinery.
                    if block_id == self.block_index:
                        return True
                    continue
                if (
                    block_id != self.block_index
                    and block_id not in loop_state.block_thread_axes
                    and block_id not in loop_state.lane_loop_blocks
                ):
                    serial_scope = scope_positions.get(id(loop_state.inner_statements))
                    if (
                        owner_scope is not None
                        and serial_scope is not None
                        and serial_scope < owner_scope
                    ):
                        continue
                    # The reduction's lane loop is OUTSIDE this serial device
                    # loop. A synthetic-lane PersistentReductionStrategy can be
                    # repaired by the ``interchange_lane_outside_serial_reductions``
                    # post-pass (it splits the lane loop into a lane-inside-mb
                    # two-pass nest for the broadcast consumer plus a
                    # lane-outside-mb nest for any per-feature accumulators), so
                    # keep emitting the marker in that case. Other (non-synthetic)
                    # situations remain unsupported. ``getattr`` guards strategies
                    # without a synthetic lane var (e.g. BlockReductionStrategy).
                    if getattr(self, "_synthetic_cute_lane_var", None) is not None:
                        continue
                    return True
        return False

    def _lane_reduce_owner(
        self,
        state: CodegenState,
        *,
        reshape_group: tuple[int, int, str] | None = None,
    ) -> str:
        """Return the actual serial lane that distributes this reduction axis."""
        if isinstance(self, PersistentReductionStrategy):
            if self._synthetic_cute_lane_var is not None:
                # Reshape may merge existing tile axes without redistributing
                # their values. In that case the synthetic index is unused
                # and DeviceGridState drops its loop. Recover the one concrete
                # serial lane from the merged dimension's source-block symbols.
                env = CompileEnvironment.current()
                numel = env.block_sizes[self.block_index].numel
                source_blocks: set[int] = set()
                if isinstance(numel, sympy.Expr) and numel == sympy.prod(
                    numel.free_symbols
                ):
                    for symbol in numel.free_symbols:
                        if not isinstance(symbol, sympy.Symbol):
                            source_blocks.clear()
                            break
                        block_id = env.get_block_id(symbol)
                        if block_id is None:
                            source_blocks.clear()
                            break
                        source_blocks.add(env.canonical_block_id(block_id))
                if len(source_blocks) >= 2:
                    owners: set[str] = set()
                    covered: set[int] = set()
                    for block_id in source_blocks:
                        active = {
                            id(loop): loop
                            for loop in state.codegen.active_device_loops.get(
                                block_id, []
                            )
                            if isinstance(loop, DeviceLoopState)
                            and isinstance(loop.strategy, PerThreadNDTileStrategy)
                        }
                        if len(active) != 1:
                            continue
                        loop = next(iter(active.values()))
                        if block_id in loop.lane_loop_blocks:
                            owner = cast(
                                "PerThreadNDTileStrategy", loop.strategy
                            )._lane_var_by_block.get(block_id)
                            if owner is not None:
                                owners.add(owner)
                                covered.add(block_id)
                        elif block_id in loop.block_thread_axes:
                            covered.add(block_id)
                    if (
                        covered == source_blocks
                        and len(owners) == 1
                        and self.fn.cute_state.simt_cluster_n == 1
                        and reshape_group is not None
                    ):
                        # Keep the synthetic owner for now: a value can still
                        # use that coordinate despite having a merged shape.
                        # Only the post-wrap body can prove its loop was dead.
                        record = (next(iter(owners)), *reshape_group)
                        previous = self.fn.cute_state.reshape_lane_fallbacks.setdefault(
                            self._synthetic_cute_lane_var, record
                        )
                        if previous != record:
                            raise exc.BackendUnsupported(
                                "cute", "reshape reduction has conflicting lane owners"
                            )
                return self._synthetic_cute_lane_var
        states = [
            loop
            for loops in state.codegen.active_device_loops.values()
            for loop in loops
        ]
        if state.codegen.current_grid_state is not None:
            states.append(state.codegen.current_grid_state)
        for loop in states:
            if (
                not isinstance(loop, (DeviceGridState, DeviceLoopState))
                or self.block_index not in loop.lane_loop_blocks
            ):
                continue
            strategy = loop.strategy
            if isinstance(strategy, PerThreadNDTileStrategy):
                owner = strategy._lane_var_by_block.get(self.block_index)
                if owner is not None:
                    return owner
            elif isinstance(strategy, PerThreadFlattenedTileStrategy):
                if strategy._lane_var is not None:
                    return strategy._lane_var
        raise exc.BackendUnsupported("cute", "reduction lane owner is not proven")

    def _reduction_block_is_serial(self) -> bool:
        """Return True when this reduction block is being traversed by a
        serial ``DeviceLoopState`` (a Python ``for`` loop) rather than a
        live thread axis.

        Reductions over a serially-iterated block cannot be fast-pathed
        via a warp-level reduction; the surrounding loop has to carry the
        accumulator.
        """
        codegen = getattr(self, "_codegen", None)
        if codegen is None:
            return False
        for loop_state in codegen.active_device_loops.get(self.block_index, []):
            if (
                isinstance(loop_state, DeviceLoopState)
                and self.block_index not in loop_state.block_thread_axes
            ):
                return True
        return False

    def _reduction_block_has_live_thread_axis(self) -> bool:
        """Return True when this reduction block is mapped to a live thread
        axis in the active loop nest (in either the current grid or any
        active device loop).

        A ``False`` return on the cute backend means a warp-level reduction
        across this block would fold together unrelated tensor elements,
        because no real threads back the block. The caller falls back to
        loop-carried accumulation.
        """
        codegen = getattr(self, "_codegen", None)
        if codegen is None:
            return False
        current_grid = codegen.current_grid_state
        if (
            isinstance(current_grid, DeviceGridState)
            and self.block_index in current_grid.block_thread_axes
        ):
            return True
        for loop_state in codegen.active_device_loops.get(self.block_index, []):
            if self.block_index in loop_state.block_thread_axes:
                return True
        for loops in codegen.active_device_loops.values():
            for loop_state in loops:
                if self.block_index in loop_state.block_thread_axes:
                    return True
        return False

    def _needs_loop_carried_accumulator(self) -> bool:
        """Return True when the surrounding loop nest must perform the
        reduction via loop-carried accumulation instead of a warp-level
        reduction across threads.

        This consolidates the three "no live thread axis" conditions:

        * :meth:`_reduction_block_is_serial` — the block is iterated by
          a serial ``DeviceLoopState`` rather than a thread axis;
        * :meth:`_reduction_block_has_lane_loops` — the block is
          iterated by a lane loop (synthetic per-thread iteration);
        * ``not _reduction_block_has_live_thread_axis()`` — the block
          is not mapped to any thread axis at all.

        In every case the conclusion is the same: there is no live
        thread axis to reduce across, so the surrounding loop must
        accumulate the partial values across iterations.

        Always returns False for tile-level backends (Triton / Pallas /
        TileIR) which use their native reduction primitives.
        """
        if CompileEnvironment.current().backend.max_reduction_threads() is None:
            return False
        return (
            self._reduction_block_is_serial()
            or self._reduction_block_has_lane_loops()
            or not self._reduction_block_has_live_thread_axis()
        )

    def _planned_thread_dims(self) -> tuple[int, int, int]:
        return self.fn.tile_strategy.thread_block_dims()

    def _get_thread_axis(self) -> int:
        """Compute the thread axis index for this reduction strategy.

        Some backends place reduction strategies first so reduction threads share
        a warp. Others keep the natural strategy order.
        """
        env = CompileEnvironment.current()
        if (axis := self.fn.tile_strategy.thread_axis_for_strategy(self)) is not None:
            return axis
        if env.backend.reduction_axis_first():
            axis = 0
            for strategy in self.fn.tile_strategy.strategies:
                if strategy is self:
                    break
                if isinstance(strategy, ReductionStrategy):
                    axis += strategy.thread_axes_used()
            return axis
        axis = 0
        for strategy in self.fn.tile_strategy.strategies:
            if strategy is self:
                break
            axis += strategy.thread_axes_used()
        return axis

    def codegen_reduction(
        self,
        state: CodegenState,
        input_name: str,
        reduction_type: str,
        dim: int,
        fake_input: torch.Tensor,
        fake_output: torch.Tensor,
    ) -> ast.AST:
        raise NotImplementedError

    def call_reduction_function(
        self,
        input_name: str,
        reduction_type: str,
        dim: int,
        fake_input: torch.Tensor,
        fake_output: torch.Tensor,
    ) -> str:
        backend = CompileEnvironment.current().backend
        acc_dtype = get_computation_dtype(fake_input.dtype)
        if backend.is_indexed_reduction(reduction_type):
            index_var = self.index_var(self.block_index)
            return self.call_indexed_reduction(
                input_name,
                self.broadcast_str(index_var, fake_input, dim),
                reduction_type,
                dim,
                fake_output,
                dtype=acc_dtype,
            )
        return backend.reduction_expr(
            input_name,
            reduction_type,
            dim,
            block_size_var=self.block_size_var(self.block_index),
            dtype=acc_dtype,
        )

    def _index_init_expr(self, block_size_var: str, dtype: str, block_idx: int) -> str:
        env = CompileEnvironment.current()
        backend = env.backend
        if backend.name == "cute" and self._reduction_thread_count() == 1:
            # A serial reduction has no thread axis of its own. Its fallback
            # axis may belong to a sibling tile and must not shift this index.
            return backend.reduction_index_zero_expr(dtype)
        size = env.block_sizes[block_idx].size
        if isinstance(size, int) and size == 0:
            return backend.reduction_index_zero_expr(dtype)
        if isinstance(size, torch.SymInt) and env.known_equal(size, 0):
            return backend.reduction_index_zero_expr(dtype)
        if self._reduction_thread_count() == 1:
            # A reduction shrunk to one live thread (``adjust_reduction_thread_count``)
            # still reserves a thread axis (``thread_axes_used() == 1``).  Alone,
            # that axis is one thread wide and ``thread_idx()[axis]`` is always 0.
            # Beside a sibling reduction with more threads the reductions share
            # one reservation and ``TileStrategy._compute_thread_axis_offset``
            # lets a tile strategy take this axis, so ``thread_idx()[axis]``
            # would alias the tile's thread id.  The constant 0 is the lane
            # index in both cases.
            return backend.reduction_index_zero_expr(dtype)
        return backend.reduction_index_expr(
            block_size_var, dtype, block_idx, axis=self._get_thread_axis()
        )

    def call_indexed_reduction(
        self,
        input_name: str,
        index_value: str,
        reduction_type: str,
        dim: int,
        fake_output: torch.Tensor,
        *,
        dtype: torch.dtype | None = None,
    ) -> str:
        env = CompileEnvironment.current()
        return env.backend.argreduce_result_expr(
            input_name,
            index_value,
            reduction_type,
            dim,
            fake_output.dtype,
            block_size_var=self.block_size_var(self.block_index),
            index_dtype=env.index_dtype,
            dtype=dtype,
        )

    def maybe_reshape(
        self,
        expr: str,
        dim: int,
        fake_input: torch.Tensor,
        fake_output: torch.Tensor,
    ) -> str:
        size = [*fake_input.size()]
        size.pop(dim)
        if [*fake_output.size()] == size:
            return expr
        backend = CompileEnvironment.current().backend
        shape = self.fn.tile_strategy.shape_str([*fake_output.size()])
        return backend.maybe_reshape_reduction(
            expr,
            source_shape=size,
            target_shape=[*fake_output.size()],
            target_shape_expr=shape,
        )

    def broadcast_str(self, base: str, fake_input: torch.Tensor, dim: int) -> str:
        input_size = [*fake_input.size()]
        expand = self.fn.tile_strategy.expand_str(input_size, dim)
        shape = self.fn.tile_strategy.shape_str(input_size)
        return CompileEnvironment.current().backend.broadcast_to_expr(
            f"{base}{expand}", shape
        )


def _int_argument_symbol(numel: object) -> str | None:
    """The name of the int argument a symbolic extent depends on, by provenance.

    ``CompileEnvironment.to_fake`` records a bare input ``LocalSource`` for the
    unbacked symbol of an int argument and nothing else does; a tensor size's
    symbol carries a ``TensorPropertySource``, whatever host local names it
    (``m, n = x.size()`` gives the size symbol a ``NameOrigin`` too, which is
    why the origin's class cannot tell them apart).  ``None`` for a static
    extent and for an extent of tensor sizes and block sizes.
    """
    from torch._dynamo.source import LocalSource

    expr = numel._sympy_() if isinstance(numel, torch.SymInt) else numel
    if not isinstance(expr, sympy.Expr):
        return None
    var_to_sources = CompileEnvironment.current().shape_env.var_to_sources
    for symbol in sorted(expr.free_symbols, key=str):
        if not isinstance(symbol, sympy.Symbol):
            continue
        for source in var_to_sources.get(symbol, ()):
            if type(source) is LocalSource and source.is_input:
                return source.local_name
    return None


class PersistentReductionStrategy(ReductionStrategy):
    def __init__(
        self,
        fn: DeviceFunction,
        block_index: int,
    ) -> None:
        from .device_ir import ReductionLoopGraphInfo

        env = CompileEnvironment.current()
        numel = env.block_sizes[block_index].numel
        if isinstance(numel, (int, sympy.Integer)):
            size_hint = int(numel)
        elif isinstance(numel, sympy.Expr):
            size_hint = shape_env_size_hint(env.shape_env, numel)
        else:
            size_hint = env.size_hint(numel)
        if (
            env.backend.name == "cute"
            and (int_argument := _int_argument_symbol(numel)) is not None
        ):
            # The thread layout below is sized from the bound value's hint
            # and fixed at codegen; a register dim ``hl.zeros([tile, bsz])``
            # with ``bsz`` an int argument then holds the hint's elements at
            # every call, dropping or repeating the dim's at another value
            # (an int argument is not part of the specialization key).
            raise exc.BackendUnsupported(
                env.backend.name,
                f"a reduction dim sized by the int argument {int_argument}: the "
                "persistent reduction's thread layout is fixed at codegen from "
                "the bound value and would not follow the argument",
            )
        # Skip the mask when RDIM_SIZE == numel (no padding needed).
        # This is true when numel is a power of 2 (Triton doesn't round),
        # or when the backend uses exact RDIM sizes (e.g., Pallas).
        needs_mask = True
        # Guard numel > 0: on PyTorch 2.9, next_power_of_2(0) returns 0
        # (the n <= 0 guard was added later), so static_rdim_size(0) == 0
        # would incorrectly skip the mask for zero-size reductions.
        if (
            isinstance(numel, (int, sympy.Integer))
            and int(numel) > 0
            and not env.backend.force_tile_mask()
        ):
            needs_mask = env.backend.static_rdim_size(int(numel)) != int(numel)
        mask_var: str | None = (
            fn.new_var(f"mask_{block_index}", dce=True) if needs_mask else None
        )
        super().__init__(
            fn=fn,
            block_index=block_index,
            mask_var=mask_var,
            block_size_var=fn.new_var(f"_RDIM_SIZE_{block_index}"),
        )
        self.offset_vars[block_index] = "0"
        # Compute thread count for warp-level reductions
        max_threads = env.backend.max_reduction_threads()
        if max_threads is not None:
            if env.backend.name == "cute":
                max_threads = cute_live_reduction_threads(max_threads)
                # Indexed reductions (argmin/argmax) on CuTe only have a
                # warp-level reduction primitive that takes
                # ``threads_in_group <= 32``. Cap the persistent thread
                # count to the warp size so the emitted
                # ``cute.arch.warp_reduction`` is correct.
                if _block_has_indexed_reduction(fn, block_index):
                    max_threads = min(max_threads, _CUTE_WARP_REDUCTION_THREADS)
            self._thread_count = next_power_of_2(min(size_hint, max_threads))
            if env.backend.name == "cute":
                # Persistent reductions use the same per-block thread-count
                # knob as rolled reductions.  A smaller live subgroup keeps
                # unrelated tile axes from inflating the CTA and lets each
                # thread retain a short contiguous reduction fragment.
                requested = env.config_spec.num_threads.config_get(
                    cast("list[int]", fn.config.config.get("num_threads", []) or []),
                    block_index,
                    0,
                )
                if isinstance(requested, int) and 0 < requested < self._thread_count:
                    self._thread_count = requested
        else:
            self._thread_count = 0
        # On cute, the launch block dim is capped at MAX_THREADS_PER_BLOCK.
        # If the existing tile strategies already claim that budget, the
        # reduction's Y/Z axis silently collapses to 1, producing kernels
        # whose ``thread_idx[axis] + synthetic_lane * thread_count`` indexing
        # only covers ``padded_size // thread_count`` of the reduction extent.
        # Shrink ``_thread_count`` here so the full extent stays addressable
        # via the synthetic lane loop.
        # Tile strategies are added before reduction strategies, so they are
        # already on the dispatcher by the time we get here.
        tile_dispatch = getattr(fn, "tile_strategy", None)
        if tile_dispatch is not None:
            # Reductions in mutually-exclusive control-flow branches share a
            # thread axis (see ``TileStrategyDispatch._branch_by_control_flow``),
            # so they never co-execute and must not be multiplied into this
            # reduction's thread budget. Drop them before adjusting.
            concurrent = _strategies_concurrent_with_block(tile_dispatch, block_index)
            self._thread_count = env.backend.adjust_reduction_thread_count(
                self._thread_count, concurrent
            )
        self._synthetic_cute_lane_var: str | None = None
        self._synthetic_cute_lane_extent = 1
        # Persistent reductions expose the same unroll-vec protocol as rolled
        # reductions when one V-wide vector exactly covers each thread's
        # synthetic slice.  Restricting the first implementation to one vector
        # per thread avoids introducing a second loop-carried reduction level;
        # wider slices keep the established scalar synthetic-lane path.
        self._cute_reduction_lane_extent = 1
        self._cute_reduction_vec_width = 1
        self._cute_reduction_vec_mode = "unroll"
        self._cute_pending_vec_masks: list[str] = []
        self._cute_emitted_vec_load = False
        self._cute_lane_base_index_var: str | None = None
        self._cute_lane_body: list[ast.AST] | None = None
        self._cute_lane_vloop: ast.For | None = None
        self._cute_resident_reduction = False
        self._cute_register_tile_predicted = False
        if env.backend.name == "cute":
            from .cute.resident_reductions import supports_resident_threads

            self._cute_resident_reduction = supports_resident_threads(fn, block_index)
        is_graph_reduction_dim = any(
            isinstance(graph, ReductionLoopGraphInfo) and block_index in graph.block_ids
            for graph in fn.codegen.codegen_graphs
        )
        if self._thread_count > 0:
            # For a non-graph-reduction dim we always try to recover the
            # full extent through a synthetic lane loop. For a graph
            # reduction dim we need the synthetic lane loop whenever the
            # live thread count is below the full padded reduction extent.
            # This includes the backend's hardware thread cap, not just a
            # later adjustment for competing tile axes. Only a live thread for
            # every padded element makes the warp/cross-warp reduction cover
            # the whole axis without a lane loop. Without this, a shrunk
            # graph-reduction dim only addresses the first ``thread_count``
            # elements (e.g. layer_norm_bwd's feature axis), leaving the
            # remaining columns/partial sums uncomputed.
            needs_synthetic = not is_graph_reduction_dim or (
                self._thread_count < next_power_of_2(size_hint)
                if max_threads is not None
                else False
            )
            if needs_synthetic:
                lane_extent = env.backend.create_synthetic_reduction_lanes(
                    self._thread_count, size_hint
                )
                # One complete vector per live thread: the requested V exactly
                # covers each thread's synthetic slice, so the lane loop is a
                # constexpr V-fold with no loop-carried lanes.  The memory-op
                # gate independently caps each load/store at 16 bytes for its
                # dtype.
                requested_vec = 1
                if mask_var is None and not self._cute_resident_reduction:
                    configured_vec = env.config_spec.cute_vector_widths.config_get(
                        cast(
                            "list[int]",
                            fn.config.config.get("cute_vector_widths", []) or [],
                        ),
                        block_index,
                        1,
                    )
                    if isinstance(configured_vec, int) and configured_vec > 1:
                        requested_vec = configured_vec
                # The synthetic lane loop folds each lane into a per-thread
                # accumulator that is then combined across the live threads.
                # A single warp reduction is only correct within one warp, so
                # a lane-looped multi-warp group caps its thread count to the
                # warp size and lets the lane loop grow to cover the rest;
                # otherwise the group silently drops lanes (#2643).  A
                # one-vector-per-thread row keeps its warp-aligned multi-warp
                # thread count instead (``row_len / V`` threads, e.g. 128 for
                # a 1024-wide bf16 row): its finalize combines the per-thread
                # V-folds with the cross-warp two-stage shared reduce (see
                # ``_sibling_axis_group_params``), matching the one-LDG.128
                # -per-thread shape of the Triton kernel instead of a 32-thread
                # CTA looping over scalar lanes.
                vector_row = (
                    lane_extent is not None
                    and requested_vec > 1
                    and lane_extent == requested_vec
                )
                multiwarp_vector_row = (
                    vector_row
                    and self._thread_count % _CUTE_WARP_REDUCTION_THREADS == 0
                )
                # A scalar lane over one-vector tile wrappers nests OUTSIDE
                # them as a trace-time register tile (see
                # ``DeviceGridState.nest_reduction_lane_outside_vector_tiles``)
                # whose finalize combines each tile element across the group
                # with the cross-warp column reduce, so it keeps a multi-warp
                # thread count too.  The prediction mirrors the grid-time
                # check; ``codegen_preamble`` rejects the config if the grid
                # turns out not to match.
                self._cute_register_tile_predicted = (
                    not vector_row
                    and mask_var is None
                    and lane_extent is not None
                    and lane_extent > 1
                    and not self._cute_resident_reduction
                    and _cute_register_tile_shape(fn, block_index, lane_extent)
                )
                multiwarp_register_tile = (
                    self._cute_register_tile_predicted
                    and self._thread_count % _CUTE_WARP_REDUCTION_THREADS == 0
                )
                if (
                    lane_extent is not None
                    and self._thread_count > _CUTE_WARP_REDUCTION_THREADS
                    and not self._cute_resident_reduction
                    and not multiwarp_vector_row
                    and not multiwarp_register_tile
                ):
                    self._thread_count = _CUTE_WARP_REDUCTION_THREADS
                    lane_extent = env.backend.create_synthetic_reduction_lanes(
                        self._thread_count, size_hint
                    )
                if lane_extent is not None:
                    self._synthetic_cute_lane_var = fn.new_var(
                        f"synthetic_lane_{block_index}",
                        dce=False,
                    )
                    self._synthetic_cute_lane_extent = lane_extent
                    if self._cute_resident_reduction:
                        from .cute.resident_reductions import ResidentReductionLayout

                        width = env.config_spec.cute_vector_widths.config_get(
                            cast(
                                "list[int]",
                                fn.config.config.get("cute_vector_widths", []) or [],
                            ),
                            block_index,
                            1,
                        )
                        fn.cute_state.resident_reduction_layouts[
                            self._synthetic_cute_lane_var
                        ] = ResidentReductionLayout(
                            block_id=block_index,
                            feature_extent=size_hint,
                            threads=self._thread_count,
                            lane_extent=lane_extent,
                            vector_width=min(width, lane_extent),
                            index_name=self.index_var(block_index),
                        )
                    # Tested against the lane extent AFTER the cap: a row the
                    # cap brings down to exactly V lanes per thread (a 256-wide
                    # bf16 row asked for 64 or 128 threads with V=8) keeps its
                    # one-warp vector loads exactly as a 32-thread request does.
                    if requested_vec > 1 and lane_extent == requested_vec:
                        self._cute_reduction_vec_width = requested_vec

    def _reduction_thread_count(self) -> int:
        return self._thread_count

    def cute_tile_base_expr(self, block_id: int) -> str | None:
        """The persistent axis covers its whole extent: the tile base is 0."""
        if block_id != self.block_index:
            return None
        return self.offset_var(block_id)

    def cute_lane_axis(self, block_id: int) -> CuteLaneAxis | None:
        """Thread / synthetic-lane distribution of the persistent axis.

        ``None`` for another block, for a vectorised or resident row (their
        per-thread values are not one scalar per lane step) and when no live
        thread count is known.  Each synthetic lane step is one
        ``threads``-wide chunk of consecutive elements
        (``index = thread + step * threads``).
        """
        if (
            block_id != self.block_index
            or self._thread_count <= 0
            or self._cute_reduction_vec_width > 1
            or self._cute_resident_reduction
        ):
            return None
        lane_var = self._synthetic_cute_lane_var
        lane_steps = self._synthetic_cute_lane_extent if lane_var is not None else 1
        return CuteLaneAxis(
            extent=self._thread_count * lane_steps,
            threads=self._thread_count,
            lane_var=lane_var,
            lane_steps=lane_steps,
            vec_lane_var=None,
            vec_width=1,
            strided=lane_var is not None,
        )

    def _cute_runtime_lane_group_params(self, group_span: int) -> tuple[str, int]:
        """Lane expression and group count that key a two-stage shared reduce's
        shared memory on the FULL runtime thread id.

        The thread-axis sizes known at this point only reflect the axes
        discovered so far. A sibling control-flow branch can still introduce a
        *redundant* thread axis later in codegen -- e.g. a free ``hl.arange``
        that another (mutually-exclusive) branch maps onto thread axis 1/2 --
        which enlarges the launch block beyond the threads counted here. Those
        extra threads re-run the reduction; if every redundant row keyed its
        shared memory on the same slots the cross-warp combine would race
        (producing intermittently wrong partial reductions). Keying the
        per-group shared memory on the flattened thread id (from the runtime
        block dims) gives each redundant row its own region; when the reduction
        owns the whole launch block (``blockDim.x == group_span``) the extra
        groups simply go unused. Only valid for a reduce group at the bottom of
        the linear lane index (thread axis 0), where ``group_span`` consecutive
        linear lanes form one group.
        """
        from .cute.thread_budget import MAX_THREADS_PER_BLOCK

        env = CompileEnvironment.current()
        backend = env.backend
        index_type = backend.index_type_str(env.index_dtype)
        tid0 = backend.cast_expr("cute.arch.thread_idx()[0]", index_type)
        tid1 = backend.cast_expr("cute.arch.thread_idx()[1]", index_type)
        tid2 = backend.cast_expr("cute.arch.thread_idx()[2]", index_type)
        bdim0 = backend.cast_expr("cute.arch.block_dim()[0]", index_type)
        bdim1 = backend.cast_expr("cute.arch.block_dim()[1]", index_type)
        lane_expr = f"{tid0} + ({tid1}) * ({bdim0}) + ({tid2}) * ({bdim0}) * ({bdim1})"
        group_count = (MAX_THREADS_PER_BLOCK + group_span - 1) // group_span
        return lane_expr, group_count

    def offset_var(self, block_idx: int) -> str:
        assert block_idx == self.block_index
        return "0"

    def codegen_preamble(self, state: CodegenState) -> None:
        env = CompileEnvironment.current()
        backend = env.backend
        block_idx = self.block_index
        numel = env.block_sizes[block_idx].numel
        index_var = self.index_var(block_idx)
        mask_var = self._mask_var
        block_size_var = self.block_size_var(self.block_index)
        assert block_size_var is not None
        if state.device_function.constexpr_arg(block_size_var):
            if isinstance(numel, sympy.Integer):
                # Static size - issue statement immediately
                stmt = statement_from_string(
                    f"{block_size_var} = {backend.static_rdim_size(int(numel))}"
                )
                state.codegen.host_statements.append(stmt)
            else:
                # Check for block size dependencies
                block_mapping, _ = find_block_size_symbols(numel)
                if block_mapping:
                    # Defer issuing statement until block sizes are known
                    state.device_function.deferred_rdim_defs.append(
                        (block_size_var, numel)
                    )
                else:
                    # No dependencies - issue statement immediately
                    expr_str = HostFunction.current().sympy_expr(numel)
                    stmt = statement_from_string(
                        f"{block_size_var} = {backend.dynamic_rdim_size_expr(expr_str)}"
                    )
                    state.codegen.host_statements.append(stmt)
        current_grid = state.codegen.current_grid_state
        synthetic_lane_var = self._synthetic_cute_lane_var
        if synthetic_lane_var is not None and current_grid is not None:
            axis = self._get_thread_axis()
            vec_width = self._cute_reduction_vec_width
            if vec_width > 1:
                # With exactly one V-wide chunk per thread, blocked and strided
                # layouts coincide: thread ``t`` owns ``[t*V, (t+1)*V)``.
                # Build the same mutable wrapper used by rolled/tile vec loops
                # so memory lowering can splice one LDG/STG vector around the
                # constexpr per-element loop.  The dummy one-trip outer loop is
                # retained only as a container and elided by ``wrap_body``.
                from .tile_strategy import VecLaneWrapper
                from .tile_strategy import _create_lane_loop

                base_index_var = self.fn.new_var(
                    f"reduction_lane_base_{block_idx}", dce=False
                )
                self._cute_lane_base_index_var = base_index_var
                base_expr = (
                    f"({self._index_init_expr(block_size_var, env.index_type(), block_idx)})"
                    f" * {vec_width}"
                )
                vec_for = _create_lane_loop(synthetic_lane_var, vec_width, [])
                vec_iter = expr_from_string(f"cutlass.range_constexpr({vec_width})")
                assert isinstance(vec_iter, ast.expr)
                vec_for.iter = vec_iter
                lane_body: list[ast.AST] = [
                    statement_from_string(f"{base_index_var} = {base_expr}"),
                    vec_for,
                ]
                outer_for = _create_lane_loop(synthetic_lane_var, 1, lane_body)
                self._cute_lane_body = lane_body
                self._cute_lane_vloop = vec_for
                current_grid.add_lane_loop(block_idx, synthetic_lane_var, vec_width)
                current_grid.vec_lane_wrappers[synthetic_lane_var] = VecLaneWrapper(
                    outer_for=outer_for,
                    vloop=vec_for,
                    vec_lane_var=synthetic_lane_var,
                    base_index_var=base_index_var,
                    elide_outer_loop=True,
                )
                index_expr = f"{base_index_var} + cutlass.Int32({synthetic_lane_var})"
            else:
                # A scalar synthetic lane over a grid of one-vector tile
                # wrappers becomes a trace-time loop OUTSIDE those wrappers
                # (a per-thread register tile: one vector transaction per
                # lane, every lane's loads issued before the first store).
                # Otherwise the lane keeps its rolled innermost position.
                register_tile = (
                    self._cute_register_tile_predicted
                    and current_grid.nest_reduction_lane_outside_vector_tiles(
                        block_idx,
                        synthetic_lane_var,
                        self._synthetic_cute_lane_extent,
                        max_unrolled_elements=CUTE_REGISTER_TILE_MAX_ELEMENTS,
                    )
                )
                if not register_tile:
                    if (
                        self._cute_register_tile_predicted
                        and self._thread_count > _CUTE_WARP_REDUCTION_THREADS
                    ):
                        # The multi-warp thread count was kept for a register
                        # tile that the grid does not provide; a rolled
                        # multi-warp lane loop would drop lanes (#2643), so
                        # ``generate_ast`` regenerates the kernel with the
                        # rolled nesting and its warp-capped thread count.
                        raise RegisterTileUnsupported(
                            "the grid does not provide one-vector tile "
                            "wrappers for the reduction lane"
                        )
                    current_grid.add_lane_loop(
                        block_idx,
                        synthetic_lane_var,
                        self._synthetic_cute_lane_extent,
                    )
                index_expr = (
                    f"({self._index_init_expr(block_size_var, env.index_type(), block_idx)})"
                    f" + cutlass.Int32({synthetic_lane_var}) * {self._thread_count}"
                )
                if self._cute_resident_reduction:
                    from .cute.resident_reductions import feature_index_expression

                    index_expr = feature_index_expression(
                        self.fn.cute_state.resident_reduction_layouts[
                            synthetic_lane_var
                        ],
                        synthetic_lane_var,
                    )
            current_grid.thread_axis_sizes[axis] = max(
                current_grid.thread_axis_sizes.get(axis, 1),
                self._thread_count,
            )
            current_grid.block_thread_axes[block_idx] = axis
            if self._cute_resident_reduction:
                # ``materialize_resident_reductions`` rewrites this loop and
                # its prelude as a unit.
                current_grid.undistributable_lane_vars.add(synthetic_lane_var)
            current_grid.lane_setup_statements.append(
                statement_from_string(f"{index_var} = {index_expr}")
            )
            if mask_var is not None:
                current_grid.lane_setup_statements.append(
                    statement_from_string(
                        f"{mask_var} = {index_var} < {self.fn.sympy_expr(numel)}"
                    )
                )
        else:
            state.add_statement(
                f"{index_var} = {self._index_init_expr(block_size_var, env.index_type(), block_idx)}"
            )
            if mask_var is not None:
                state.add_statement(
                    f"{mask_var} = {index_var} < {self.fn.sympy_expr(numel)}"
                )
        # Extract end_var_name from the numel expression
        from .tile_strategy import LoopDimInfo

        end_var_name = self.fn.sympy_expr(numel)
        block_id_to_info = {
            self.block_index: LoopDimInfo(end_var_name=end_var_name, end_expr=numel)
        }
        tracker = ThreadAxisTracker()
        if self._thread_count > 0:
            tracker.record(
                self.block_index, self._get_thread_axis(), self._thread_count
            )
        state.codegen.push_active_loops(
            PersistentReductionState(
                self,
                block_id_to_info=block_id_to_info,
                thread_axis_sizes=tracker.sizes,
                block_thread_axes=tracker.block_axes,
            )
        )

    def _cute_cross_warp_reduction_expr(
        self,
        state: CodegenState,
        input_name: str,
        reduction_type: str,
        default_value: float | bool,
        dtype: torch.dtype,
    ) -> str | None:
        env = CompileEnvironment.current()
        backend = env.backend
        if (
            backend.name != "cute"
            or self._thread_count <= 32
            or self._synthetic_cute_lane_var is not None
            or backend.is_indexed_reduction(reduction_type)
        ):
            return None

        current_grid = state.codegen.current_grid_state
        axis_sizes: dict[int, int] = {}
        if isinstance(current_grid, DeviceGridState):
            for axis, size in current_grid.thread_axis_sizes.items():
                axis_sizes[axis] = max(axis_sizes.get(axis, 1), size)
        reduction_axis = self._get_thread_axis()
        axis_sizes[reduction_axis] = max(
            axis_sizes.get(reduction_axis, 1), self._thread_count
        )

        num_threads = 1
        for size in axis_sizes.values():
            num_threads *= size
        group_span = self._thread_count
        if num_threads % group_span != 0:
            return None

        identity_expr = backend.cast_expr(
            constant_repr(default_value), _dtype_str(dtype)
        )
        # The two-stage shared reduce takes ``dtype`` (the accumulation dtype,
        # ``get_computation_dtype(fake_input.dtype)``) from ``type(identity)``.
        # Upcast the (possibly fp16/bf16) masked input to that same dtype so the
        # helper's ``input if mask else identity`` selection unifies cleanly and
        # the reduction still accumulates in the wider accumulation dtype.
        input_expr = backend.cast_expr(input_name, _dtype_str(dtype))

        if reduction_axis == 0:
            # A redundant thread axis can still appear later in codegen, so key
            # the shared memory on the full runtime thread id (see
            # ``_cute_runtime_lane_group_params``).
            lane_expr, group_count = self._cute_runtime_lane_group_params(group_span)
        else:
            # The two-stage shared-memory reduction assumes its ``lane_var`` is
            # the linear thread index across ALL of the launch block's threads.
            # If ``axis_sizes`` only covers a subset of the planned block dims
            # (e.g. an inner reduction strategy contributes another thread axis
            # that hasn't been entered yet), the emitted reduction would race
            # across the missing axis. Bail out and fall back to the warp-level
            # path in that case.
            planned_dims = self._planned_thread_dims()
            planned_block_threads = planned_dims[0] * planned_dims[1] * planned_dims[2]
            if num_threads != planned_block_threads:
                if len(HostFunction.current().device_ir.phases) > 1:
                    # The warp-level fallback shuffles at most 32 lanes, so for
                    # a >32-thread reduce it would silently drop lanes.
                    raise exc.BackendUnsupported(
                        "cute",
                        f"persistent reduction over {group_span} lanes cannot "
                        "prove its thread group under the hl.barrier() launch "
                        f"{planned_dims}",
                    )
                return None
            lane_expr = backend.thread_linear_index_expr(axis_sizes)
            if lane_expr is None:
                return None
            group_count = num_threads // group_span

        lane_var = self.fn.new_var("persistent_reduce_lane", dce=True)
        lane_in_group_var = self.fn.new_var("persistent_reduce_lane_in_group", dce=True)
        lane_mod_pre_var = self.fn.new_var("persistent_reduce_lane_mod_pre", dce=True)
        result_var = self.fn.new_var("persistent_reduce_result", dce=True)
        state.add_statement(f"{lane_var} = {lane_expr}")
        state.add_statement(f"{lane_in_group_var} = ({lane_var}) % {group_span}")
        state.add_statement(f"{lane_mod_pre_var} = ({lane_in_group_var}) % 1")
        state.add_statement(
            f"{result_var} = _cute_grouped_reduce_shared_two_stage("
            f"{input_expr}, {reduction_type!r}, {identity_expr}, "
            f"{lane_var}, {lane_in_group_var}, {lane_mod_pre_var}, "
            f"pre=1, group_span={group_span}, group_count={group_count})"
        )
        return result_var

    def _sibling_axis_group_params(
        self, state: CodegenState
    ) -> tuple[int, int, str, int, str] | None:
        """Group params for a lane-reduce marker whose live thread axis has
        unrelated sibling thread axes BELOW it in the launch block.

        A plain ``warp_reduction_*(threads_in_group=N)`` folds N consecutive
        linear lanes, which is the reduction group only when the reduce axis
        occupies the lowest strides. With a sibling axis below (e.g. a
        128-thread matmul contraction on axis 0 under this 4-thread reduce axis
        on axis 1), the reduce lanes are strided by the sibling extent, so the
        finalize must use the grouped (pre-strided) reduction instead. A
        bottom-axis reduce group wider than one warp (a resident row or a
        one-vector-per-thread multi-warp row) also needs these params: its
        finalize is the cross-warp two-stage shared reduce, since a warp
        shuffle cannot span warps. Returns ``(pre, group_span, lane_expr,
        group_count, shared_lane_expr)`` -- ``lane_expr`` is the static linear
        lane the marker analysis parses, ``shared_lane_expr`` the (possibly
        different) lane keying the two-stage helper's shared memory, or ``""``
        for the same -- or ``None`` when the plain consecutive fold is already
        correct (``pre == 1`` within one warp) or the layout cannot be
        de-interleaved safely.
        """
        env = CompileEnvironment.current()
        backend = env.backend
        if backend.name != "cute":
            return None
        reduce_extent = self._thread_count
        if reduce_extent <= 1:
            return None
        reduce_axis = self._get_thread_axis()
        axis_sizes: dict[int, int] = {}
        codegen = state.codegen
        seen: set[int] = set()
        for loops in codegen.active_device_loops.values():
            for loop_state in loops:
                key = id(loop_state)
                if key in seen:
                    continue
                seen.add(key)
                for axis, size in loop_state.thread_axis_sizes.items():
                    axis_sizes[axis] = max(axis_sizes.get(axis, 1), size)
        current_grid = codegen.current_grid_state
        if current_grid is not None:
            for axis, size in current_grid.thread_axis_sizes.items():
                axis_sizes[axis] = max(axis_sizes.get(axis, 1), size)
        if axis_sizes.get(reduce_axis, reduce_extent) != reduce_extent:
            # Another block shares the reduce axis with a different extent;
            # the linear-lane stride math below would not isolate this axis.
            return None
        axis_sizes[reduce_axis] = reduce_extent
        pre = 1
        for axis in range(reduce_axis):
            pre *= axis_sizes.get(axis, 1)
        if pre <= 1 and reduce_extent <= _CUTE_WARP_REDUCTION_THREADS:
            # The reduce axis is already at the bottom of the linear lane
            # index and fits one warp: consecutive warp lanes belong to the
            # reduction, so the plain warp reduce is correct.
            return None
        group_span = pre * reduce_extent
        if group_span > 32 and group_span % 32 != 0:
            return None
        num_threads = 1
        for size in axis_sizes.values():
            num_threads *= size
        if num_threads % group_span != 0:
            return None
        if self._cute_resident_reduction and (
            self._planned_thread_dims() != (reduce_extent, 1, 1) or reduce_axis != 0
        ):
            raise exc.BackendUnsupported(
                "cute", "resident reduction must own the whole physical CTA"
            )
        lane_expr = backend.thread_linear_index_expr(axis_sizes)
        if lane_expr is None:
            return None
        if pre <= 1 and not self._cute_resident_reduction:
            # A one-vector-per-thread multi-warp row or a register tile
            # (``_cute_register_tile_predicted``): the only other ways a
            # synthetic-lane reduction keeps more than one warp.  Their
            # finalize is the two-stage shared reduce (per tile element or
            # column for the register tile), which keys its per-group shared
            # memory on the linear thread index across ALL launch-block
            # threads.  Like the non-synthetic cross-warp path, key that shared
            # memory on the full runtime thread id: a redundant thread axis can
            # still appear later in codegen, and the thread axes counted so far
            # would then let the redundant rows race on the same slots (see
            # ``_cute_runtime_lane_group_params``).  The marker's own lane
            # stays the static ``lane_expr``: the post-pass parses it to find
            # the reduce axis and the consume stores that need an owner.
            if reduce_axis == 0:
                shared_lane_expr, group_count = self._cute_runtime_lane_group_params(
                    group_span
                )
                return pre, group_span, lane_expr, group_count, shared_lane_expr
            # Above thread axis 0 the runtime id cannot isolate the group, so
            # the axes counted so far must already cover the planned launch
            # block; otherwise the emitted reduce would race across the
            # missing axis.
            planned_dims = self._planned_thread_dims()
            if num_threads != planned_dims[0] * planned_dims[1] * planned_dims[2]:
                return None
        return pre, group_span, lane_expr, num_threads // group_span, ""

    def codegen_reduction(
        self,
        state: CodegenState,
        input_name: str,
        reduction_type: str,
        dim: int,
        fake_input: torch.Tensor,
        fake_output: torch.Tensor,
    ) -> ast.AST:
        env = CompileEnvironment.current()
        backend = env.backend
        # Record (for the CuTe backend) the branch path under which this reduction
        # claims its thread axis, so a free ``hl.arange`` in a mutually-exclusive
        # sibling grid branch reuses this axis instead of claiming a fresh one that
        # would widen the launch block and race this single-axis reduction. No-op
        # outside a dynamic ``_if`` branch.
        if backend.name == "cute":
            state.codegen.record_cute_strategy_axis_branch_path(self._get_thread_axis())
        numel = env.block_sizes[self.block_index].numel
        if isinstance(numel, sympy.Integer) and numel == 0:
            default = ir.Reduction.default_accumulator(reduction_type, fake_input.dtype)
            assert isinstance(default, (float, int, bool))
            shape_dims = self.fn.tile_strategy.shape_dims([*fake_output.size()])
            return expr_from_string(
                backend.full_expr(shape_dims, constant_repr(default), fake_output.dtype)
            )
        acc_dtype = get_computation_dtype(fake_input.dtype)
        default = ir.Reduction.default_accumulator(reduction_type, acc_dtype)
        if (
            self._synthetic_cute_lane_var is not None
            and not backend.is_indexed_reduction(reduction_type)
            and isinstance(default, (float, int, bool))
            and not self._lane_reduce_marker_unsupported(state)
            and (threads := self._lane_reduce_threads_in_group()) is not None
        ):
            # The reduction axis is split across a synthetic per-thread lane
            # loop: the single warp reduction only covers one lane's worth of
            # elements. Emit a marker so the ``split_lane_loop_reductions``
            # post-pass produces the two-pass (accumulate across lanes ->
            # warp-combine across ``threads`` -> consume) structure.
            from .tile_strategy import _lane_reduce_marker_expr

            identity_expr = backend.cast_expr(
                constant_repr(default), _dtype_str(acc_dtype)
            )
            group_params = self._reshape_merged_reduction_group_params()
            owner_lane = self._lane_reduce_owner(state, reshape_group=group_params)
            if group_params is not None:
                group_pre, group_span, group_lane_expr = group_params
                expr = _lane_reduce_marker_expr(
                    input_name,
                    reduction_type,
                    identity_expr,
                    threads,
                    group_pre=group_pre,
                    group_span=group_span,
                    group_lane_expr=group_lane_expr,
                    owner_lane=owner_lane,
                )
            elif (sibling_params := self._sibling_axis_group_params(state)) is not None:
                (
                    group_pre,
                    group_span,
                    group_lane_expr,
                    group_count,
                    shared_lane_expr,
                ) = sibling_params
                expr = _lane_reduce_marker_expr(
                    input_name,
                    reduction_type,
                    identity_expr,
                    threads,
                    group_pre=group_pre,
                    group_span=group_span,
                    group_lane_expr=group_lane_expr,
                    group_count=group_count,
                    owner_lane=owner_lane,
                    shared_lane_expr=shared_lane_expr,
                )
            else:
                expr = _lane_reduce_marker_expr(
                    input_name,
                    reduction_type,
                    identity_expr,
                    threads,
                    owner_lane=owner_lane,
                )
            return expr_from_string(
                self.maybe_reshape(expr, dim, fake_input, fake_output)
            )
        if isinstance(default, (float, int, bool)):
            cross_warp = self._cute_cross_warp_reduction_expr(
                state, input_name, reduction_type, default, acc_dtype
            )
        else:
            cross_warp = None
        if cross_warp is not None:
            expr = cross_warp
        else:
            expr = self.call_reduction_function(
                input_name,
                reduction_type,
                dim,
                fake_input,
                fake_output,
            )
        return expr_from_string(self.maybe_reshape(expr, dim, fake_input, fake_output))


class LoopedReductionStrategy(ReductionStrategy):
    def __init__(
        self,
        fn: DeviceFunction,
        block_index: int,
        block_size: int,
    ) -> None:
        env = CompileEnvironment.current()
        if block_size <= 1:
            raise exc.InvalidConfig(
                f"LoopedReductionStrategy requires block_size > 1, got {block_size}"
            )
        # Compute thread count for warp-level reductions
        max_threads = env.backend.max_reduction_threads()
        if max_threads is not None:
            # CuTe argreduce uses cute.arch.warp_reduction which is only
            # correct for threads_in_group<=32. Cap to warp size whenever
            # the rolled reduction will fold an indexed reduction over this
            # block.
            if env.backend.name == "cute" and _block_has_indexed_reduction(
                fn, block_index
            ):
                max_threads = min(max_threads, _CUTE_WARP_REDUCTION_THREADS)
            thread_count = next_power_of_2(min(block_size, max_threads))
            if env.backend.name == "cute":
                # Autotunable per-rdim thread count: fewer threads per row
                # (each covering more elements via the lane loop) is often
                # faster for memory-bound row reductions. 0 = auto (keep the
                # chunk-derived count above).
                requested = env.config_spec.num_threads.config_get(
                    cast("list[int]", fn.config.config.get("num_threads", []) or []),
                    block_index,
                    0,
                )
                if isinstance(requested, int) and 0 < requested < thread_count:
                    thread_count = requested
        else:
            thread_count = 0
        tile_dispatch = getattr(fn, "tile_strategy", None)
        if tile_dispatch is not None:
            thread_count = env.backend.adjust_reduction_thread_count(
                thread_count, tile_dispatch.strategies
            )
        self._thread_count = thread_count
        if thread_count > 0:
            # Thread-level backends (e.g. FlyDSL) may override the per-block thread
            # count of a looped whole-row reduction; tile-level backends return
            # None here and keep the default.
            _override = env.backend.looped_reduction_thread_count(
                requested=thread_count,
                block_size=block_size,
                block_index=block_index,
                config=fn.config,
                config_spec=env.config_spec,
            )
            if _override is not None:
                self._thread_count = _override
        self.block_size = block_size
        self._loop_block_size = block_size
        self._cute_reduction_lane_var: str | None = None
        self._cute_reduction_lane_extent = 1
        self._cute_reduction_vec_width = 1
        # ``"vec"`` (fp32 fast path) or ``"unroll"`` (bf16/fp16 fallback)
        # — controls how the lane body emits each per-iter load.
        # "unroll" is the only live vec mode; the retired "vec" mode
        # miscompiled (see _cute_vec_kernel_mode) so it must never be the
        # default a forgotten assignment falls back to.
        self._cute_reduction_vec_mode = "unroll"
        # Masks queued by vec loads inside the lane loop; consumed by
        # codegen_reduction to wrap the V-fold scalar.
        self._cute_pending_vec_masks: list[str] = []
        # Set when a vec load was actually emitted for the current
        # reduction's lane body — codegen_reduction inspects this to
        # decide whether to emit the V-fold step.
        self._cute_emitted_vec_load = False
        if (
            env.backend.name == "cute"
            and thread_count > 0
            and block_size > thread_count
        ):
            self._cute_reduction_lane_extent = (
                block_size + thread_count - 1
            ) // thread_count
            self._loop_block_size = thread_count * self._cute_reduction_lane_extent
            self._cute_reduction_lane_var = fn.new_var(
                f"reduction_lane_{block_index}",
                dce=False,
            )
            # Read autotuner-selected vector width and partition lane extent
            # into outer × inner = lane_extent/V × V.  When V==1 (default)
            # this preserves the original scalar codegen.
            cute_vector_widths = cast(
                "list[int]",
                fn.config.config.get("cute_vector_widths", []) or [],
            )
            vec_width = env.config_spec.cute_vector_widths.config_get(
                cute_vector_widths,
                block_index,
                1,
            )
            if (
                isinstance(vec_width, int)
                and vec_width > 1
                and self._cute_reduction_lane_extent % vec_width == 0
            ):
                mode = _cute_vec_kernel_mode()
                if mode in ("vec", "unroll"):
                    self._cute_reduction_vec_width = vec_width
                    self._cute_reduction_vec_mode = mode
                    self._cute_reduction_lane_extent = (
                        self._cute_reduction_lane_extent // vec_width
                    )
        if (
            env.known_multiple(
                env.block_sizes[block_index].numel, self._loop_block_size
            )
            and not env.backend.force_tile_mask()
        ):
            mask_var: str | None = None
        else:
            mask_var = fn.new_var(f"mask_{block_index}", dce=True)
        # A masked vec lattice keeps its vector transactions when every
        # V-wide chunk is provably all-in or all-out of the extent: a chunk
        # base is a multiple of V, so ``extent % V == 0`` makes the bounds
        # mask uniform across the chunk and it is evaluated once per chunk
        # (``_cute_reduction_chunk_uniform_mask``).  Without that proof
        # (a symbolic extent whose cache-key residue is not a multiple of V)
        # the lane body carries an explicit whole-chunk predicate so full
        # chunks still use one vector load/store while the straddling tail
        # chunk falls back to per-element accesses.
        self._cute_reduction_chunk_uniform_mask = False
        self._cute_reduction_chunk_full_var: str | None = None
        if (
            env.backend.name == "cute"
            and mask_var is not None
            and self._cute_reduction_vec_width > 1
        ):
            from .cute.memory_ops import cute_known_multiple

            self._cute_reduction_chunk_uniform_mask = cute_known_multiple(
                env,
                env.block_sizes[block_index].numel,
                self._cute_reduction_vec_width,
            )
        super().__init__(
            fn=fn,
            block_index=block_index,
            mask_var=mask_var,
            block_size_var=fn.new_var(f"_REDUCTION_BLOCK_{block_index}"),
        )
        self.offset_vars[block_index] = fn.new_var(f"roffset_{block_index}", dce=True)
        self.index_vars[block_index] = fn.new_var(f"rindex_{block_index}", dce=True)
        # ``cute_cluster_n`` split of the rolled range across a thread-block
        # cluster; decided lazily at the first ``codegen_device_loop`` (see
        # ``_maybe_apply_cute_rolled_cluster``).
        self._cute_rolled_cluster_n = 1
        self._cute_rolled_cluster_checked = False

    def _maybe_apply_cute_rolled_cluster(self, state: CodegenState) -> None:
        """Decide whether ``cute_cluster_n`` applies to this rolled
        reduction (mirrors ``PerThreadNDTileStrategy._maybe_apply_cute_cluster``
        for the tile-loop form).

        When applied, each of the ``cluster_n`` CTAs of a thread-block
        cluster rolls over its own contiguous ``numel/cluster_n`` slice of
        the reduction range, the finalize combines the partials across the
        cluster with one DSM exchange (every CTA receives the full result,
        so downstream row-scalar stores stay redundant-but-identical), and
        the consume sweep re-iterates only the CTA's slice — so loads and
        stores are sliced automatically.  The owning ``DeviceFunction``'s
        ``cute_state.simt_cluster_n`` is set so the host-side call emits the
        extra grid dim + cluster launch shape.
        """
        if self._cute_rolled_cluster_checked:
            return
        self._cute_rolled_cluster_checked = True
        env = CompileEnvironment.current()
        if env.backend.name != "cute":
            return
        cl = self.fn.config.config.get("cute_cluster_n", 1)
        if not isinstance(cl, int) or cl <= 1:
            return
        if getattr(self.fn.cute_state, "simt_cluster_n", 1) > 1:
            # Another device loop's strategy already claimed the cluster
            # rank; splitting a second axis on the same rank would leave
            # only the diagonal rank x rank slices covered.
            return
        # The finalize must go through the cross-warp two-stage path (the
        # warp-shuffle path never crosses CTAs), and argreduce has no
        # cluster combine.
        if (
            self._thread_count <= 32
            or self._thread_count % 32 != 0
            or _block_has_indexed_reduction(self.fn, self.block_index)
        ):
            return
        # A masked roll cannot be cluster-split: the mask compares against
        # the full extent, so a partial trailing chunk would read into the
        # next rank's slice and double-count it.
        if self._mask_var is not None:
            return
        # Statements outside the roll loop execute once per cluster CTA —
        # benign for plain (idempotent) stores, but a read-modify-write
        # would repeat ``cluster_n`` times.
        if HostFunction.current().device_ir.has_atomic_ops():
            return
        # Sibling thread axes (e.g. a multi-row grid tile with block_m > 1)
        # would make the whole-CTA cluster reduce fold unrelated rows.
        grid_axis_sizes = getattr(
            state.codegen.current_grid_state, "thread_axis_sizes", None
        )
        if isinstance(grid_axis_sizes, dict) and any(
            size > 1 for size in grid_axis_sizes.values()
        ):
            return
        numel = env.block_sizes[self.block_index].numel
        try:
            numel_int = int(numel)
        except (TypeError, ValueError):
            return
        # Each CTA must roll whole chunks of its own contiguous slice.
        if numel_int % (cl * self._loop_block_size) != 0:
            return
        self._cute_rolled_cluster_n = cl
        self.fn.cute_state.simt_cluster_n = cl

    def _reduction_thread_count(self) -> int:
        return self._thread_count

    def _active_thread_axis_sizes(
        self, state: CodegenState, device_loop: DeviceLoopState
    ) -> dict[int, int]:
        axis_sizes = self.fn.tile_strategy.thread_axis_sizes()
        # Earlier phases may have emitted axes outside this root's strategy
        # plan. Those threads still participate in shared-memory reductions.
        for axis, size in enumerate(state.codegen.max_thread_block_dims):
            axis_sizes[axis] = max(axis_sizes.get(axis, 1), size)
        seen: set[int] = set()
        for loops in state.codegen.active_device_loops.values():
            for loop_state in loops:
                if not isinstance(loop_state, (DeviceLoopState, DeviceGridState)):
                    continue
                key = id(loop_state)
                if key in seen:
                    continue
                seen.add(key)
                for axis, size in loop_state.thread_axis_sizes.items():
                    axis_sizes[axis] = max(axis_sizes.get(axis, 1), size)
        current_grid = state.codegen.current_grid_state
        if isinstance(current_grid, DeviceGridState):
            for axis, size in current_grid.thread_axis_sizes.items():
                axis_sizes[axis] = max(axis_sizes.get(axis, 1), size)
        for axis, size in device_loop.thread_axis_sizes.items():
            axis_sizes[axis] = max(axis_sizes.get(axis, 1), size)
        return axis_sizes

    def _cute_cross_warp_reduction_expr(
        self,
        state: CodegenState,
        device_loop: DeviceLoopState,
        input_name: str,
        reduction_type: str,
        default_value: float | bool,
        dtype: torch.dtype,
    ) -> str | None:
        env = CompileEnvironment.current()
        backend = env.backend
        # Once ``_maybe_apply_cute_rolled_cluster`` sliced the roll range,
        # every CTA holds only a partial sum — any fallback to a
        # non-cluster reduction would silently drop the peer CTAs'
        # contributions, so every bail-out below must hard-fail instead.
        cluster_n = self._cute_rolled_cluster_n

        def unsupported(reason: str) -> None:
            if cluster_n > 1:
                raise exc.BackendUnsupported(
                    "cute",
                    f"cute_cluster_n > 1 rolled reduction: {reason}",
                )

        if (
            backend.name != "cute"
            or self._thread_count <= 32
            or backend.is_indexed_reduction(reduction_type)
        ):
            unsupported("requires a cross-warp non-indexed reduce")
            return None

        axis_sizes = self._active_thread_axis_sizes(state, device_loop)
        reduction_axis = self._get_thread_axis()
        axis_sizes[reduction_axis] = max(
            axis_sizes.get(reduction_axis, 1), self._thread_count
        )
        num_threads = 1
        for size in axis_sizes.values():
            num_threads *= size
        group_span = self._thread_count
        if num_threads % group_span != 0:
            unsupported("thread axes do not tile the reduce group")
            return None
        # The two-stage shared-memory reduction assumes its ``lane_var`` is
        # the linear thread index across ALL of the launch block's threads.
        # If ``axis_sizes`` only covers a subset of the planned block dims
        # (e.g. an inner reduction strategy contributes another thread axis
        # that hasn't been entered yet), the emitted reduction would race
        # across the missing axis. Bail out and fall back to the warp-level
        # path in that case.
        planned_dims = tuple(
            starmap(
                max,
                zip(
                    self._planned_thread_dims(),
                    state.codegen.max_thread_block_dims,
                    strict=True,
                ),
            )
        )
        planned_block_threads = planned_dims[0] * planned_dims[1] * planned_dims[2]
        if num_threads != planned_block_threads:
            unsupported("another strategy contributes unentered thread axes")
            return None
        lane_expr = backend.thread_linear_index_expr(axis_sizes)
        if lane_expr is None:
            unsupported("no linear thread index for the block layout")
            return None

        identity_expr = backend.cast_expr(
            constant_repr(default_value), _dtype_str(dtype)
        )
        group_count = num_threads // group_span
        if cluster_n > 1:
            if group_count != 1:
                # The cluster reduce combines across the WHOLE CTA; a
                # multi-group reduce (several rows per CTA) would fold
                # unrelated rows together.
                raise exc.BackendUnsupported(
                    "cute",
                    "cute_cluster_n > 1 requires a whole-CTA reduce group "
                    "for the rolled reduction",
                )
            if reduction_type not in ("sum", "max", "min"):
                raise exc.BackendUnsupported(
                    "cute",
                    f"cute_cluster_n > 1 does not support {reduction_type!r} "
                    "rolled reductions",
                )
            if dtype != torch.float32:
                # The cluster exchange buffers every partial as Float32
                # (see _cute_grouped_reduce_cluster) — a wider accumulator
                # would silently lose precision through the round trip.
                raise exc.BackendUnsupported(
                    "cute",
                    "cute_cluster_n > 1 requires an fp32 reduction "
                    f"accumulator, got {dtype}",
                )
            return self._emit_rolled_cluster_reduce(
                device_loop=device_loop,
                input_name=input_name,
                reduction_type=reduction_type,
                identity_expr=identity_expr,
                lane_expr=lane_expr,
                group_span=group_span,
                cluster_n=cluster_n,
            )
        lane_var = self.fn.new_var("looped_reduce_lane", dce=True)
        lane_in_group_var = self.fn.new_var("looped_reduce_lane_in_group", dce=True)
        lane_mod_pre_var = self.fn.new_var("looped_reduce_lane_mod_pre", dce=True)
        result_var = self.fn.new_var("looped_reduce_result", dce=True)
        device_loop.outer_suffix.append(
            statement_from_string(f"{lane_var} = {lane_expr}")
        )
        device_loop.outer_suffix.append(
            statement_from_string(f"{lane_in_group_var} = ({lane_var}) % {group_span}")
        )
        device_loop.outer_suffix.append(
            statement_from_string(f"{lane_mod_pre_var} = ({lane_in_group_var}) % 1")
        )
        device_loop.outer_suffix.append(
            statement_from_string(
                f"{result_var} = _cute_grouped_reduce_shared_two_stage("
                f"{input_name}, {reduction_type!r}, {identity_expr}, "
                f"{lane_var}, {lane_in_group_var}, {lane_mod_pre_var}, "
                f"pre=1, group_span={group_span}, group_count={group_count})"
            )
        )
        return result_var

    def _emit_rolled_cluster_reduce(
        self,
        *,
        device_loop: DeviceLoopState,
        input_name: str,
        reduction_type: str,
        identity_expr: str,
        lane_expr: str,
        group_span: int,
        cluster_n: int,
    ) -> str:
        """Finalize a cluster-split rolled reduction: combine the CTA's
        partial across its warps AND the ``cluster_n`` peer CTAs with one
        DSM exchange (every CTA receives the full result).  The SMEM
        receive buffer and mbarrier are allocated + initialized in the
        kernel preamble; ``codegen_function_def`` emits ONE
        ``mbarrier_init_fence`` + cluster arrive/wait covering every site.
        """
        buf_var, mbar_var = _cute_cluster_reduce_smem_vars(
            self.fn, group_span, cluster_n
        )
        lane_var = self.fn.new_var("looped_reduce_lane", dce=True)
        result_var = self.fn.new_var("looped_reduce_result", dce=True)
        device_loop.outer_suffix.append(
            statement_from_string(f"{lane_var} = {lane_expr}")
        )
        device_loop.outer_suffix.append(
            statement_from_string(
                f"{result_var} = _cute_grouped_reduce_cluster("
                f"{input_name}, {reduction_type!r}, {identity_expr}, "
                f"{lane_var}, {buf_var}, {mbar_var}, "
                f"group_span={group_span}, cluster_n={cluster_n})"
            )
        )
        return result_var

    def _register_block_size_constexpr(
        self, state: CodegenState, block_size_var: str
    ) -> None:
        # Register the loop block size as a constexpr kernel param, defined host-side.
        if CompileEnvironment.current().backend.reduction_block_size_is_inlined_constexpr():
            # FlyDSL's scf.for step must be a value inside the loop, not an
            # external constexpr param, so inline the block size as a literal.
            state.device_function.constexpr_arg(block_size_var, self._loop_block_size)
            return
        if state.device_function.constexpr_arg(block_size_var):
            state.codegen.host_statements.append(
                statement_from_string(f"{block_size_var} = {self._loop_block_size!r}")
            )

    def _register_cute_dynamic_trip_count(
        self,
        state: CodegenState,
        numel: sympy.Expr,
        offset_var: str,
        block_size_var: str,
    ) -> None:
        """Expose a symbolic extent's trip count as a constexpr kernel param.

        A symbolic extent has no static trip count, so the host computes
        ``ceil(extent / block)`` and passes it as ``cutlass.Constexpr``.  The
        roll then iterates ``range(0, TRIPS * block, block)``: the same trips
        as ``range(0, extent, block)`` but with a trace-time constant bound
        the DSL can unroll, and the two-pass load fuser sizes its per-thread
        cache as ``TRIPS * lanes * V`` (exact for every runtime extent) while
        making its profitability decision from the bound size hint.  Each
        distinct trip count is a distinct constexpr value and so traces the
        kernel again: launch schemas that bake tensor shapes already trace
        once per shape, while shape-agnostic schemas (matmul wrapper plans)
        gain one trace per trip count.  The entry is keyed by the roll's
        offset variable, the loop target the later AST passes match on.
        """
        trips = state.device_function.cute_state.dynamic_reduction_trips
        if offset_var in trips or isinstance(numel, (int, sympy.Integer)):
            return
        if self._cute_rolled_cluster_n > 1:
            return
        env = CompileEnvironment.current()
        block_mapping, _ = find_block_size_symbols(numel)
        if block_mapping:
            return
        trips_var = f"_REDUCTION_TRIPS_{self.block_index}"
        host_numel = HostFunction.current().sympy_expr(numel)
        state.device_function.constexpr_arg_with_host_def(
            trips_var,
            f"({host_numel} + {block_size_var} - 1) // {block_size_var}",
        )
        size_hint = shape_env_size_hint(env.shape_env, numel)
        hint_trips = max(1, -(-size_hint // self._loop_block_size))
        trips[offset_var] = (hint_trips, trips_var)

    def cute_chunk_in_bounds_expr(self, state: CodegenState) -> str:
        """Predicate on the chunk base admitting one whole V-wide packet.

        When ``extent % V == 0`` the chunk base decides every lane, so the
        packet is in bounds exactly when its base is; otherwise its last lane
        must be in bounds.  The chunk-level mask statements of
        ``codegen_device_loop`` and the packet guard of the vector hoist are
        both spelled from this expression, so the load pipeliner rebases them
        alike.
        """
        base_var = self._cute_lane_base_index_var
        assert base_var is not None
        numel_expr = state.sympy_expr(
            CompileEnvironment.current().block_sizes[self.block_index].numel
        )
        if self._cute_reduction_chunk_uniform_mask:
            return f"{base_var} < {numel_expr}"
        return f"{base_var} + {self._cute_reduction_vec_width - 1} < {numel_expr}"

    def codegen_device_loop(self, state: CodegenState) -> DeviceLoopState:
        env = CompileEnvironment.current()
        self._maybe_apply_cute_rolled_cluster(state)
        block_index = self.block_index
        numel = env.block_sizes[block_index].numel
        offset_var = self.offset_var(block_index)
        index_var = self.index_var(block_index)
        block_size_var = self.block_size_var(block_index)
        assert block_size_var is not None
        self._register_block_size_constexpr(state, block_size_var)
        if env.backend.name == "cute":
            self._register_cute_dynamic_trip_count(
                state, numel, offset_var, block_size_var
            )
        inner_body: list[ast.AST] = [
            statement_from_string(
                f"{index_var} = {offset_var} + {self._index_init_expr(f'({block_size_var})', env.index_type(), block_index)}"
            ),
        ]
        reduction_lane_var = self._cute_reduction_lane_var
        vec = self._cute_reduction_vec_width
        # Detect whether the upcoming graph contains a reduction op so we
        # can choose between the reduce-sweep shape (single vec load +
        # V-fold) and the consume-sweep shape (V scalar elementwise ops in
        # an inner constexpr loop).
        active_graph_info = getattr(state.codegen, "_cute_active_graph_info", None)
        graph_has_reduction = True
        if vec > 1 and active_graph_info is not None:
            graph = getattr(active_graph_info, "graph", None)
            if graph is not None:
                graph_has_reduction = any(
                    isinstance(n.meta.get("lowering"), ReductionLowering)
                    for n in graph.nodes
                )
        # Unroll the lane body via a constexpr V-loop when the consume sweep
        # mixes scalars (no reduction in graph), OR when the reduce sweep is
        # in ``"unroll"`` mode (bf16/fp16 inputs that the CuTe DSL can't
        # safely subscript as a vector).
        consume_unroll = vec > 1 and (
            not graph_has_reduction or self._cute_reduction_vec_mode == "unroll"
        )
        # Map from (tensor_name, base_expr, packet guard) -> (hoist_var, dtype)
        # so the dispatcher can reuse one hoist per (tensor, base) pair
        # instead of emitting a fresh vec load on every dispatcher call.
        self._cute_lane_vec_loads: dict[
            tuple[str, str, str | None], tuple[str, torch.dtype]
        ] = {}
        # Variable name holding the per-lane-iter base index for vec hoists
        # in ``unroll`` mode — the dispatcher uses this to compute the vec
        # pointer offset once.
        self._cute_lane_base_index_var: str | None = None
        # The constexpr V-loop node of the current lane body (see
        # codegen_device_loop); used to position vec hoists and vec-store
        # flushes relative to the V-loop.
        self._cute_lane_vloop: ast.For | None = None
        # The lane body list of the current sweep, which the dispatcher splices
        # hoists into; None until the consume-unroll form below builds it.
        self._cute_lane_body: list[ast.AST] | None = None
        # Vec-store flush sites already spliced into the current lane body
        # (list of list-var names), in source order.
        self._cute_lane_vec_stores: list[str] = []
        vec_lane_var: str | None = None
        base_expr: str = ""
        if reduction_lane_var is not None:
            if vec > 1:
                # base = offset + thread_idx*V + lane*(THREADS*V)
                base_expr = (
                    f"{offset_var} + "
                    f"{self._index_init_expr(f'({block_size_var})', env.index_type(), block_index)} "
                    f"* {vec} + "
                    f"cutlass.Int32({reduction_lane_var}) * {self._thread_count * vec}"
                )
                if consume_unroll:
                    vec_lane_var = self.fn.new_var(
                        f"reduction_vec_lane_{block_index}",
                        dce=False,
                    )
                    self._cute_lane_base_index_var = self.fn.new_var(
                        f"reduction_lane_base_{block_index}",
                        dce=False,
                    )
                    # index_var = base + vi  (used inside the constexpr loop)
                    inner_body[0] = statement_from_string(
                        f"{index_var} = {self._cute_lane_base_index_var} + cutlass.Int32({vec_lane_var})"
                    )
                else:
                    inner_body[0] = statement_from_string(f"{index_var} = {base_expr}")
            else:
                inner_body[0] = statement_from_string(
                    f"{index_var} = {offset_var} + {self._index_init_expr(f'({block_size_var})', env.index_type(), block_index)} + cutlass.Int32({reduction_lane_var}) * {self._thread_count}"
                )
        chunk_mask_stmts: list[ast.AST] = []
        if (mask_var := self._mask_var) is not None:
            numel_expr = state.sympy_expr(numel)
            if consume_unroll and self._cute_lane_base_index_var is not None:
                chunk_in_bounds = self.cute_chunk_in_bounds_expr(state)
                if self._cute_reduction_chunk_uniform_mask:
                    # ``numel % V == 0``: the chunk base decides every lane of
                    # the chunk, so the mask is defined once above the V-loop
                    # and vector loads/stores can be predicated on it.
                    chunk_mask_stmts.append(
                        statement_from_string(f"{mask_var} = {chunk_in_bounds}")
                    )
                else:
                    # The tail chunk may straddle the extent: keep the
                    # per-element mask and expose the whole-chunk predicate
                    # for the vector fast path; its negation selects the
                    # per-element tail.
                    self._cute_reduction_chunk_full_var = self.fn.new_var(
                        f"reduction_chunk_full_{block_index}", dce=True
                    )
                    chunk_mask_stmts.append(
                        statement_from_string(
                            f"{self._cute_reduction_chunk_full_var} = {chunk_in_bounds}"
                        )
                    )
            if not self._cute_reduction_chunk_uniform_mask or not chunk_mask_stmts:
                inner_body.append(
                    statement_from_string(f"{mask_var} = {index_var} < {numel_expr}")
                )
        body = inner_body
        if reduction_lane_var is not None:
            from .tile_strategy import _create_lane_loop

            if consume_unroll and vec_lane_var is not None:
                # for vi in cutlass.range_constexpr(V): ...
                vec_for = cast(
                    "ast.For",
                    ast.parse(
                        f"for {vec_lane_var} in cutlass.range_constexpr({vec}):\n"
                        f"    pass"
                    ).body[0],
                )
                vec_for.body = inner_body  # type: ignore[assignment]
                # The lane-loop body holds the per-lane base index, then any
                # dispatcher-requested vec hoists, then the constexpr loop.
                base_stmt = statement_from_string(
                    f"{self._cute_lane_base_index_var} = {base_expr}"
                )
                lane_body: list[ast.AST] = [
                    base_stmt,
                    *chunk_mask_stmts,
                    vec_for,
                ]
                body = [
                    _create_lane_loop(
                        reduction_lane_var,
                        self._cute_reduction_lane_extent,
                        lane_body,
                    )
                ]
                # Record the V-loop node so hoists (inserted before it) and
                # vec-store flushes (appended after it) can locate it even
                # once it is no longer the last lane_body entry.
                self._cute_lane_vloop = vec_for
                # Stash the lane body list so the dispatcher can splice
                # hoists in (BETWEEN base_stmt and vec_for) as it runs.
                self._cute_lane_body = lane_body
            else:
                body = [
                    _create_lane_loop(
                        reduction_lane_var,
                        self._cute_reduction_lane_extent,
                        inner_body,
                    )
                ]

        range_begin = "0"
        range_end = state.sympy_expr(numel)
        dynamic_trips = state.device_function.cute_state.dynamic_reduction_trips.get(
            offset_var
        )
        if env.backend.name == "cute" and dynamic_trips is not None:
            # Same ``ceil(extent / block)`` trips as ``range(0, extent, block)``
            # (the bounds mask still covers the tail), but the bound is a
            # trace-time constant, so the DSL can unroll the short roll and
            # keep the trip-indexed register cache in registers instead of
            # dynamically indexed local memory.
            range_end = f"{dynamic_trips[1]} * {block_size_var}"
        if self._cute_rolled_cluster_n > 1:
            # Cluster split: each of the ``cluster_n`` CTAs rolls over its
            # own contiguous slice (the launch adds a grid dim of
            # ``cluster_n`` CTAs per outer index); the finalize combines
            # the partials across the cluster.
            slice_len = int(numel) // self._cute_rolled_cluster_n
            rank_expr = env.backend.program_id_expr(1, index_dtype="cutlass.Int32")
            range_begin = f"{rank_expr} * {slice_len}"
            range_end = f"{rank_expr} * {slice_len} + {slice_len}"
        for_node = create(
            ast.For,
            target=create(ast.Name, id=offset_var, ctx=ast.Store()),
            iter=expr_from_string(
                self.get_range_call_str(
                    state.config,
                    [self.block_index],
                    begin=range_begin,
                    end=range_end,
                    step=block_size_var,
                ),
            ),
            body=body,
            orelse=[],
            type_comment=None,
        )
        # Extract end_var_name from the actual numel expression used in the range()
        from .tile_strategy import LoopDimInfo

        end_var_name = state.sympy_expr(numel)
        block_id_to_info = {
            block_index: LoopDimInfo(end_var_name=end_var_name, end_expr=numel)
        }
        tracker = ThreadAxisTracker()
        if self._thread_count > 0:
            tracker.record(block_index, self._get_thread_axis(), self._thread_count)
        return DeviceLoopState(
            self,
            for_node=for_node,
            inner_statements=inner_body,
            block_id_to_info=block_id_to_info,
            thread_axis_sizes=tracker.sizes,
            block_thread_axes=tracker.block_axes,
        )

    def codegen_reduction(
        self,
        state: CodegenState,
        input_name: str,
        reduction_type: str,
        dim: int,
        fake_input: torch.Tensor,
        fake_output: torch.Tensor,
    ) -> ast.AST:
        _log_cute_reduction_layout(state)
        # See ``PersistentReductionStrategy.codegen_reduction``: record the branch
        # path of this reduction's thread axis so a mutually-exclusive sibling
        # branch's free ``hl.arange`` can reuse the axis (CuTe backend only).
        if CompileEnvironment.current().backend.name == "cute":
            state.codegen.record_cute_strategy_axis_branch_path(self._get_thread_axis())
        with install_inductor_kernel_handlers(state.codegen, {}):
            env = CompileEnvironment.current()
            backend = env.backend
            device_loop = state.codegen.active_device_loops[self.block_index][-1]
            assert isinstance(device_loop, DeviceLoopState)
            shape_dims = self.fn.tile_strategy.shape_dims([*fake_input.size()])
            acc_dtype = get_computation_dtype(fake_input.dtype)  # promote fp16 to fp32
            default = ir.Reduction.default_accumulator(reduction_type, acc_dtype)
            assert isinstance(default, (float, int, bool))
            assert state.fx_node is not None
            acc = self.fn.new_var(f"{state.fx_node.name}_acc", dce=True)
            acc_full = backend.reduction_acc_init_expr(
                shape_dims, constant_repr(default), acc_dtype
            )
            acc_full = backend.wrap_reduction_accumulator(
                acc_full,
                thread_count=self._thread_count,
                loop_block_size=self._loop_block_size,
                acc_dtype=acc_dtype,
            )
            device_loop.outer_prefix.append(
                statement_from_string(f"{acc} = {acc_full}")
            )
            result = self.fn.new_var(state.fx_node.name, dce=True)
            if not backend.is_indexed_reduction(reduction_type):
                vec_input = input_name
                if (
                    backend.name == "cute"
                    and self._cute_reduction_vec_width > 1
                    and self._cute_emitted_vec_load
                ):
                    # The vec load + downstream elementwise ops produced a
                    # length-V vector; fold it into a scalar so the warp-level
                    # reduction stays unchanged.
                    folded = self.fn.new_var(f"{state.fx_node.name}_vfold", dce=True)
                    state.add_statement(
                        f"{folded} = _cute_pre_vec_fold({vec_input}, "
                        f"{reduction_type!r}, V={self._cute_reduction_vec_width})"
                    )
                    # If any vec load was masked, gate the folded scalar by
                    # the same mask so masked-out rows don't pollute acc.
                    if self._cute_pending_vec_masks:
                        identity_repr = constant_repr(default)
                        identity_expr = backend.cast_expr(
                            identity_repr, _dtype_str(acc_dtype)
                        )
                        mask_combined = " and ".join(
                            f"({m})" for m in self._cute_pending_vec_masks
                        )
                        gated = self.fn.new_var(
                            f"{state.fx_node.name}_vfold_gated", dce=True
                        )
                        state.add_statement(
                            f"{gated} = {folded} if ({mask_combined}) "
                            f"else {identity_expr}"
                        )
                        vec_input = gated
                        self._cute_pending_vec_masks.clear()
                    else:
                        vec_input = folded
                # Reset for the next reduction's lane body (the consume
                # sweep may also be codegen'd later but with no vec load).
                self._cute_emitted_vec_load = False
                combine_expr = backend.reduction_combine_expr(
                    reduction_type, acc, vec_input, acc_dtype
                )
                state.add_statement(f"{acc} = {combine_expr}")
                expr = self._cute_cross_warp_reduction_expr(
                    state,
                    device_loop,
                    acc,
                    reduction_type,
                    default,
                    acc_dtype,
                ) or self.call_reduction_function(
                    acc,
                    reduction_type,
                    dim,
                    fake_input,
                    fake_output,
                )
            else:
                acc_index = self.fn.new_var(f"{state.fx_node.name}_acc_index", dce=True)
                index_dtype = env.index_dtype
                device_loop.outer_prefix.append(
                    statement_from_string(
                        f"{acc_index} = {backend.reduction_index_init_expr(shape_dims, index_dtype)}"
                    )
                )
                index = self.broadcast_str(
                    self.index_var(self.block_index), fake_input, dim
                )
                for stmt in backend.argreduce_loop_update_statements(
                    reduction_type=reduction_type,
                    acc=acc,
                    acc_index=acc_index,
                    value=input_name,
                    index=index,
                    dtype=acc_dtype,
                ):
                    state.add_statement(stmt)
                expr = self.call_indexed_reduction(
                    acc,
                    acc_index,
                    reduction_type,
                    dim,
                    fake_output,
                    dtype=acc_dtype,
                )
            # Ensure the final reduction result matches torch.* dtype semantics
            expr = self.maybe_reshape(expr, dim, fake_input, fake_output)
            expr = backend.cast_expr(expr, _dtype_str(fake_output.dtype))
            device_loop.outer_suffix.append(statement_from_string(f"{result} = {expr}"))

            # Optional: emit a dtype static assert right after the assignment when enabled
            if env.settings.debug_dtype_asserts:
                device_loop.outer_suffix.append(
                    statement_from_string(
                        f"tl.static_assert({result}.dtype == {_dtype_str(fake_output.dtype)})"
                    )
                )
            return expr_from_string(result)


class BlockReductionStrategy(ReductionStrategy):
    """This is used when we are reducing over a tile rather than an entire tensor."""

    def __init__(
        self,
        state: CodegenState,
        block_index: int,
    ) -> None:
        super().__init__(
            fn=state.device_function,
            block_index=block_index,
            mask_var=state.codegen.mask_var(block_index),
            block_size_var=None,
        )
        self.offset_vars[block_index] = "0"
        # Store reference to codegen to access existing index variables
        self._codegen = state.codegen

    def index_var(self, block_idx: int) -> str:
        # Use the existing index variable from the active device loop
        # instead of the newly created one from TileStrategy.__init__
        return self._codegen.index_var(block_idx)

    def _reduction_thread_count(self) -> int:
        """Return the live thread extent of the reduced tile block.

        Unlike a real reduction axis, a tile block reduced over its inner
        (tiled) dim is mapped to a normal tile thread axis (plus, when the
        block is wider than its thread extent, a runtime lane loop). When that
        block has a live thread axis the partials must be combined ACROSS those
        threads, so report the thread extent (0 when the block has no live
        thread axis, e.g. a pure lane loop / serial dim — the base behavior).
        """
        extent = self.fn.tile_strategy.thread_extent_for_block_id(self.block_index)
        return extent if extent is not None and extent > 0 else 0

    def _lane_loop_group_params(
        self,
    ) -> tuple[int, int, int, str] | None:
        """Return ``(pre, group_span, group_count, lane_expr)`` for a tile block
        that is reduced over its inner (tiled) dim AND carries a runtime lane
        loop, or ``None`` when no de-interleaving is required.

        When the reduced block is mapped to a thread axis ABOVE a sibling tile
        axis (e.g. ``hl.tile([o, d])`` where ``d`` is reduced, ``d`` on
        ``thread_idx[1]`` and ``o`` on ``thread_idx[0]``), the threads that
        share a row are strided by the sibling axis extent (stride 32 here), so
        the reduce group is spread across warps. A plain
        ``cute.arch.warp_reduction_*`` would fold together CONSECUTIVE lanes
        (different rows). Compute the grouped/strided parameters that the
        cross-warp ``_cute_grouped_reduce_shared_two_stage`` helper needs:

        * ``pre`` — product of live thread extents on axes *below* the reduce
          axis (the sibling rows that must stay distinct);
        * ``group_span`` — ``pre`` times the reduce-axis extent (the lanes that
          form one reduction);
        * ``group_count`` — the number of independent groups in the CTA;
        * ``lane_expr`` — the linear thread index across all live thread axes.

        Returns ``None`` (so the caller keeps the plain warp-reduce / no-op
        finalize) when the reduce axis sits at the bottom of the linear thread
        index (``pre == 1``).  With ``pre > 1`` the marker finalize picks the
        single-warp grouped reduce (``group_span <= 32``) or the cross-warp
        two-stage shared reduce (``group_span`` a multiple of 32); a group that
        straddles a warp boundary has no de-interleaving helper and is rejected.
        """
        env = CompileEnvironment.current()
        backend = env.backend
        if backend.name != "cute":
            return None
        block_axes, axis_sizes = self._active_thread_layout()
        reduce_axis = block_axes.get(self.block_index)
        if reduce_axis is None:
            reduce_axis = self._aliased_active_thread_axis(block_axes)
        if reduce_axis is None:
            return None
        # Under an ``hl.barrier()`` launch another phase may run more lanes on
        # the sibling axes than this phase's loops; the finalize must stride
        # by the shared launch, and the launcher checks the assumed layout.
        _widen_lane_layout_for_barrier_phases(
            self._codegen,
            axis_sizes,
            subject=f"lane-loop reduction over tile block {self.block_index}",
        )
        # Live thread extents per axis (sibling axes included) so the linear
        # lane index strides are computed correctly.
        logical_axis_sizes = {
            axis: size for axis, size in axis_sizes.items() if size > 1
        }
        if reduce_axis not in logical_axis_sizes:
            return None
        pre = 1
        for axis in range(reduce_axis):
            pre *= logical_axis_sizes.get(axis, 1)
        reduce_extent = logical_axis_sizes[reduce_axis]
        if pre <= 1 and reduce_extent <= 32:
            # The reduce axis is already at the bottom of the linear lane
            # index and fits one warp: consecutive warp lanes belong to the
            # reduction, so the plain warp reduce is correct.  A wider
            # bottom-axis group (> 32 threads) still needs the cross-warp
            # shared reduce below: a warp shuffle cannot span warps.
            return None
        group_span = pre * reduce_extent
        num_threads = 1
        for size in logical_axis_sizes.values():
            num_threads *= size
        lane_expr = backend.thread_linear_index_expr(logical_axis_sizes)
        if (
            (group_span > 32 and group_span % 32 != 0)
            or num_threads % group_span != 0
            or lane_expr is None
        ):
            # A reduce group that straddles a warp boundary (or an uneven
            # group tiling of the CTA) cannot be de-interleaved by either the
            # single-warp grouped reduce or the two-stage shared reduce.
            raise exc.BackendUnsupported(
                "cute",
                "lane-loop reduction group is interleaved with a sibling thread "
                f"axis but is not warp-aligned (pre={pre}, span={group_span}, "
                f"threads={num_threads})",
            )
        return pre, group_span, num_threads // group_span, lane_expr

    def _active_thread_layout(self) -> tuple[dict[int, int], dict[int, int]]:
        axis_sizes: dict[int, int] = {}
        block_axes: dict[int, int] = {}
        seen: set[int] = set()
        for loops in self._codegen.active_device_loops.values():
            for loop_state in loops:
                if not isinstance(loop_state, (DeviceLoopState, DeviceGridState)):
                    continue
                key = id(loop_state)
                if key in seen:
                    continue
                seen.add(key)
                for axis, size in loop_state.thread_axis_sizes.items():
                    axis_sizes[axis] = max(axis_sizes.get(axis, 1), size)
                block_axes.update(loop_state.block_thread_axes)
        current_grid = getattr(self._codegen, "current_grid_state", None)
        if isinstance(current_grid, DeviceGridState):
            for axis, size in current_grid.thread_axis_sizes.items():
                axis_sizes[axis] = max(axis_sizes.get(axis, 1), size)
            block_axes.update(current_grid.block_thread_axes)
        # Full-slice axes need not be in the active loop nest. Their threads
        # still determine the stride between rows of a tiled reduction.
        for strategy in self.fn.tile_strategy.strategies:
            if isinstance(
                strategy, (PersistentReductionStrategy, LoopedReductionStrategy)
            ):
                count = strategy._reduction_thread_count()
                axis = self.fn.tile_strategy.thread_axis_for_strategy(strategy)
                if count > 1 and axis is not None:
                    block_axes[strategy.block_index] = axis
                    axis_sizes[axis] = max(axis_sizes.get(axis, 1), count)
        return block_axes, axis_sizes

    def _aliased_active_thread_axis(self, block_axes: dict[int, int]) -> int | None:
        env = CompileEnvironment.current()
        target_block = self.block_index
        for candidate_block_id, axis in block_axes.items():
            if candidate_block_id == target_block:
                return axis
            source = env.block_sizes[candidate_block_id].block_size_source
            value = getattr(source, "value", None)
            if isinstance(value, torch.SymInt):
                if env.get_block_id(value) == target_block:
                    return axis
            elif isinstance(value, int):
                target_size = env.block_sizes[target_block].size
                if isinstance(target_size, (int, torch.SymInt)) and env.known_equal(
                    target_size, value
                ):
                    return axis
        return None

    def _aliased_strategy_block_id(self) -> int | None:
        env = CompileEnvironment.current()
        target_block = self.block_index
        for strategy in self.fn.tile_strategy.strategies:
            for candidate_block_id in strategy.block_ids:
                if candidate_block_id == target_block:
                    return candidate_block_id
                source = env.block_sizes[candidate_block_id].block_size_source
                value = getattr(source, "value", None)
                if isinstance(value, torch.SymInt):
                    if env.get_block_id(value) == target_block:
                        return candidate_block_id
                elif isinstance(value, int):
                    target_size = env.block_sizes[target_block].size
                    if isinstance(target_size, (int, torch.SymInt)) and env.known_equal(
                        target_size, value
                    ):
                        return candidate_block_id
        return None

    def _launch_thread_axis_extent(self, axis: int, extent: int) -> int:
        """``extent`` widened to the launch's thread count along ``axis``.

        Sibling loop paths reuse a CUDA axis and the launch takes the widest
        of them, so a narrower sibling (a 16-row ``hl.tile`` beside a
        32-thread K loop) runs with surplus threads: their tile mask fails,
        so they hold the reduction's identity, but they execute every
        collective of the body.  A cross-thread combine over the axis has to
        span them.  A group sized to the strategy's own extent leaves the
        surplus threads reducing among themselves, so a value every thread of
        the row is meant to hold -- a per-column sum multiplied back into the
        row and stored by all of them -- differs between the real and the
        surplus writers of one address, and the shared-memory combines index
        slots past their allocation.  ``_normalize_shared_tile_thread_extents``
        widens SIMT tile strategies to the launch ahead of codegen, but not in
        a kernel with a matmul, whose layouts keep their own thread contracts.
        """
        return max(extent, self._codegen.launch_thread_axis_sizes().get(axis, 1))

    def _strided_thread_reduction_expr(
        self,
        state: CodegenState,
        input_name: str,
        reduction_type: str,
        dim: int,
        fake_input: torch.Tensor,
        default_value: float | bool,
        acc_dtype: torch.dtype,
    ) -> str | None:
        env = CompileEnvironment.current()
        backend = env.backend
        current_grid = getattr(self._codegen, "current_grid_state", None)
        allow_lane_axis_fallback = (
            isinstance(current_grid, DeviceGridState) and current_grid.has_lane_loops()
        )
        normalized_dim = dim if dim >= 0 else fake_input.ndim + dim

        def debug(*parts: object) -> None:
            return None

        def block_thread_extent_hint(block_id: int) -> int | None:
            extent = self.fn.tile_strategy.thread_extent_for_block_id(block_id)
            if extent is not None:
                return extent
            configured_threads = env.config_spec.num_threads.config_get(
                self.fn.config.num_threads, block_id, 0
            )
            if configured_threads > 0:
                return configured_threads
            configured_block_size = self.fn.resolved_block_size(block_id)
            return (
                configured_block_size
                if isinstance(configured_block_size, int)
                else None
            )

        def active_loop_states() -> list[DeviceLoopState | DeviceGridState]:
            loop_states: list[DeviceLoopState | DeviceGridState] = []
            seen: set[int] = set()
            for loops in self._codegen.active_device_loops.values():
                for loop_state in loops:
                    if not isinstance(loop_state, (DeviceLoopState, DeviceGridState)):
                        continue
                    key = id(loop_state)
                    if key in seen:
                        continue
                    seen.add(key)
                    loop_states.append(loop_state)
            return loop_states

        loop_states = active_loop_states()
        info_by_block: dict[int, LoopDimInfo] = {}
        if isinstance(current_grid, DeviceGridState):
            info_by_block.update(current_grid.block_id_to_info)
        for loop_state in loop_states:
            for block_id, info in loop_state.block_id_to_info.items():
                info_by_block.setdefault(block_id, info)
        planned_dims = self._planned_thread_dims()
        active_thread_blocks: list[tuple[int, int, int, LoopDimInfo]] = []
        seen_thread_blocks: set[int] = set()
        active_block_axes, active_axis_sizes = self._active_thread_layout()
        active_block_ids = set(info_by_block) | set(active_block_axes)
        for block_id in active_block_ids:
            if block_id in seen_thread_blocks:
                continue
            axis = active_block_axes.get(block_id)
            if axis is None:
                continue
            live_extent = active_axis_sizes.get(axis, 1)
            if live_extent <= 1:
                continue
            extent = block_thread_extent_hint(block_id)
            if extent is None:
                extent = live_extent
            else:
                extent = min(extent, live_extent)
            if extent <= 1:
                continue
            if extent > live_extent:
                continue
            info = info_by_block.get(block_id)
            if info is None:
                size = env.block_sizes[block_id].size
                if not isinstance(size, (int, torch.SymInt)):
                    size = extent
                end_expr = _to_sympy(size)
                info = LoopDimInfo(
                    end_var_name=state.sympy_expr(end_expr),
                    end_expr=end_expr,
                )
            active_thread_blocks.append((block_id, axis, extent, info))
            seen_thread_blocks.add(block_id)
        active_thread_blocks.sort(key=operator.itemgetter(1, 0))
        active_block_axes = {
            block_id: axis for block_id, axis, _, _ in active_thread_blocks
        }
        active_axis_sizes: dict[int, int] = {}
        for _, axis, extent, _ in active_thread_blocks:
            active_axis_sizes[axis] = max(active_axis_sizes.get(axis, 1), extent)

        def resolve_tensor_dim_mapping() -> dict[int, tuple[int, int, int]]:
            mapping: dict[int, tuple[int, int, int]] = {}
            used_block_ids: set[int] = set()
            used_axes: set[int] = set()
            for dim_idx in range(fake_input.ndim):
                dim_size = fake_input.size(dim_idx)
                candidates: dict[tuple[int, int, int], int] = {}
                block_id = env.resolve_block_id(dim_size)
                if block_id is not None and block_id in active_block_axes:
                    axis = active_block_axes[block_id]
                    extent = block_thread_extent_hint(block_id)
                    if extent is not None:
                        candidates[(block_id, axis, extent)] = 0
                for candidate_block_id, axis, extent, info in active_thread_blocks:
                    matches_end = isinstance(
                        dim_size, (int, torch.SymInt)
                    ) and info.is_end_matching(dim_size)
                    matches_thread_extent = isinstance(
                        dim_size, (int, torch.SymInt)
                    ) and env.known_equal(dim_size, extent)
                    candidate_source = getattr(
                        env.block_sizes[candidate_block_id].block_size_source,
                        "value",
                        None,
                    )
                    matches_source_value = (
                        isinstance(dim_size, torch.SymInt)
                        and isinstance(candidate_source, torch.SymInt)
                        and candidate_source._sympy_() == dim_size._sympy_()
                    )
                    if (
                        not matches_end
                        and not matches_thread_extent
                        and not matches_source_value
                    ):
                        continue
                    priority = 3
                    if matches_source_value:
                        priority = 1
                    elif matches_end:
                        priority = 2
                    candidate = (
                        candidate_block_id,
                        axis,
                        extent,
                    )
                    previous = candidates.get(candidate)
                    if previous is None or priority < previous:
                        candidates[candidate] = priority
                chosen: tuple[int, int, int] | None = None
                ordered_candidates = sorted(
                    candidates.items(),
                    key=lambda item: (item[1], item[0][1], item[0][0]),
                )
                for candidate, _priority in ordered_candidates:
                    block_id, axis, _ = candidate
                    if block_id in used_block_ids or axis in used_axes:
                        continue
                    chosen = candidate
                    break
                if (
                    chosen is None
                    and allow_lane_axis_fallback
                    and dim_idx != normalized_dim
                ):
                    for candidate_block_id, axis, extent, _info in sorted(
                        active_thread_blocks, key=operator.itemgetter(1, 0)
                    ):
                        if candidate_block_id in used_block_ids or axis in used_axes:
                            continue
                        chosen = (candidate_block_id, axis, extent)
                        break
                if chosen is None and ordered_candidates:
                    chosen = ordered_candidates[0][0]
                if chosen is None:
                    continue
                mapping[dim_idx] = chosen
                used_block_ids.add(chosen[0])
                used_axes.add(chosen[1])
            return mapping

        if backend.name != "cute":
            debug("skip backend", backend.name)
            return None
        if backend.is_indexed_reduction(reduction_type):
            debug("skip indexed", reduction_type)
            return None
        if self._reduction_block_is_serial():
            debug("skip serial", self.block_index)
            return None
        if state.fx_node is not None:
            for arg in state.fx_node.args:
                if not isinstance(arg, torch.fx.Node):
                    continue
                target_name = getattr(arg.target, "__name__", "")
                if any(
                    name in target_name
                    for name in ("sum", "prod", "mean", "amax", "amin")
                ):
                    debug("skip nested reduction arg", target_name)
                    return None
        if self._reduction_block_has_lane_loops():
            # Lane loops serialize part of the logical tile in Python rather
            # than mapping it to actual threads. Thread-reduction fast paths
            # assume every participating axis is backed by a live thread, so
            # they are invalid under active lane loops.
            debug("skip lane loops")
            return None

        tensor_dim_mapping = resolve_tensor_dim_mapping()
        mapped_block_ids = {block_id for block_id, _, _ in tensor_dim_mapping.values()}
        logical_axes = {
            axis for _, axis, _ in tensor_dim_mapping.values() if axis is not None
        }
        reduce_axis: int | None = None
        reduce_thread_extent: int | None = None
        if 0 <= normalized_dim < fake_input.ndim:
            mapping = tensor_dim_mapping.get(normalized_dim)
            if mapping is not None:
                _, reduce_axis, reduce_thread_extent = mapping

        block_axes = dict(active_block_axes)
        axis_sizes = dict(active_axis_sizes)
        if reduce_axis is not None and reduce_thread_extent is not None:
            axis_sizes[reduce_axis] = max(
                axis_sizes.get(reduce_axis, 1), reduce_thread_extent
            )
            if 0 <= reduce_axis < len(self._codegen.max_thread_block_dims):
                self._codegen.max_thread_block_dims[reduce_axis] = max(
                    self._codegen.max_thread_block_dims[reduce_axis],
                    reduce_thread_extent,
                )
        if reduce_axis is None:
            reduce_axis = self._aliased_active_thread_axis(block_axes)
        if reduce_axis is None:
            aliased_block_id = self._aliased_strategy_block_id()
            # Only treat the reduce dim as a strided thread reduction when the
            # aliased block is actually backed by a *live* thread axis. A block
            # with ``block_size == 1`` (a grid/serial dim such as a size-1
            # contributor axis) reports no live thread extent; its
            # ``_thread_axis_map`` entry still records a phantom local axis that
            # collides with an unrelated sibling block's real thread axis (e.g.
            # the M tile on CuTe). Using that phantom axis would fold the
            # reduction across the sibling's tile instead of squeezing the
            # size-1 dim, so bail to the loop-carried / passthrough path.
            if (
                aliased_block_id is not None
                and self.fn.tile_strategy.thread_extent_for_block_id(aliased_block_id)
                is None
            ):
                aliased_block_id = None
            if aliased_block_id is not None:
                reduce_axis = self.fn.tile_strategy.thread_axis_for_block_id(
                    aliased_block_id
                )
                reduce_thread_extent = block_thread_extent_hint(aliased_block_id)
                if reduce_axis is not None and reduce_thread_extent is not None:
                    if (
                        reduce_axis >= len(planned_dims)
                        or planned_dims[reduce_axis] <= 1
                        or reduce_thread_extent > planned_dims[reduce_axis]
                    ):
                        reduce_axis = None
                        reduce_thread_extent = None
                    else:
                        axis_sizes[reduce_axis] = max(
                            axis_sizes.get(reduce_axis, 1), reduce_thread_extent
                        )
                        if 0 <= reduce_axis < len(self._codegen.max_thread_block_dims):
                            self._codegen.max_thread_block_dims[reduce_axis] = max(
                                self._codegen.max_thread_block_dims[reduce_axis],
                                reduce_thread_extent,
                            )
        if reduce_axis is None:
            strategy = self.fn.tile_strategy.block_id_to_strategy.get(
                (self.block_index,)
            )
            # A strategy's starting axis belongs to its first block that
            # holds threads.  A block of one holds none (its
            # ``_thread_axis_map`` entry is the next block's axis), so a
            # reduction over it has nothing to combine across: taking the
            # axis would fold the sibling block's tile instead of passing
            # the single element through.
            if (
                strategy is not None
                and self.fn.tile_strategy.thread_extent_for_block_id(self.block_index)
                is not None
            ):
                reduce_axis = self.fn.tile_strategy.thread_axis_for_strategy(strategy)
            if reduce_axis is not None:
                hint = _reduction_threads_from_annotation(state)
                if hint is None:
                    hint = backend.reduction_threads_hint(
                        self.block_size_var(self.block_index)
                    )
                if (
                    hint is not None
                    and reduce_axis < len(planned_dims)
                    and planned_dims[reduce_axis] > 1
                    and hint <= planned_dims[reduce_axis]
                ):
                    axis_sizes[reduce_axis] = max(axis_sizes.get(reduce_axis, 1), hint)
                else:
                    reduce_axis = None
        if reduce_axis is None:
            debug("skip no reduce axis", tuple(fake_input.size()), dim)
            return None
        logical_axes.add(reduce_axis)
        logical_axis_sizes: dict[int, int] = {}
        for block_id, axis, extent, _info in active_thread_blocks:
            if (
                block_id in mapped_block_ids
                or block_id >= self.block_index
                or axis < reduce_axis
            ):
                # Even a broadcast input (for example a rank-one validity
                # count) is executed by the physical row threads below this
                # axis. Omitting their stride makes a consecutive-lane warp
                # reduction combine different rows instead of this axis.
                logical_axis_sizes[axis] = max(
                    logical_axis_sizes.get(axis, 1),
                    extent,
                )
        if reduce_axis not in logical_axis_sizes and 0 <= reduce_axis < len(
            self._codegen.max_thread_block_dims
        ):
            reduce_size = axis_sizes.get(reduce_axis, 1)
            if reduce_thread_extent is None:
                reduce_size = max(
                    reduce_size,
                    self._codegen.max_thread_block_dims[reduce_axis],
                )
            logical_axis_sizes[reduce_axis] = reduce_size
        if not logical_axis_sizes:
            debug("skip no logical axis sizes", tuple(fake_input.size()), dim)
            return None
        for axis, size in logical_axis_sizes.items():
            if 0 <= axis < len(self._codegen.max_thread_block_dims):
                self._codegen.max_thread_block_dims[axis] = max(
                    self._codegen.max_thread_block_dims[axis], size
                )
        if reduce_thread_extent is None and 0 <= reduce_axis < len(
            self._codegen.max_thread_block_dims
        ):
            logical_axis_sizes[reduce_axis] = max(
                logical_axis_sizes.get(reduce_axis, 1),
                self._codegen.max_thread_block_dims[reduce_axis],
            )

        # Every axis the tile is distributed over spans the launch's threads
        # along it: the surplus threads of a sibling narrower than the launch
        # execute this combine holding the identity, and the lane expression
        # has to follow the physical layout (``_launch_thread_axis_extent``).
        # An axis of extent 1 is not distributed: every thread holds the same
        # element there, so the launch's threads along it are not combined.
        strategy_axis_sizes = dict(logical_axis_sizes)
        for axis, size in strategy_axis_sizes.items():
            if size > 1:
                logical_axis_sizes[axis] = self._launch_thread_axis_extent(axis, size)
        surplus_threads = logical_axis_sizes != strategy_axis_sizes

        pre = 1
        for axis in range(reduce_axis):
            pre *= logical_axis_sizes.get(axis, 1)
        reduce_extent = logical_axis_sizes.get(reduce_axis, 1)
        group_span = pre * reduce_extent
        lane_expr = backend.thread_linear_index_expr(logical_axis_sizes)
        if lane_expr is None:
            debug("skip no lane expr", tuple(fake_input.size()), dim)
            return None

        # Inductor's scalar input has already applied reduction promotion (for
        # example Int32 sum -> Int64). Shared selections and storage must use
        # that same type, including when only the broadcast count is reduced.
        dtype = _dtype_str(acc_dtype)
        identity_expr = backend.cast_expr(constant_repr(default_value), dtype)
        input_expr = (
            input_name
            if acc_dtype == fake_input.dtype
            else backend.cast_expr(input_name, dtype)
        )
        num_threads = 1
        for size in logical_axis_sizes.values():
            num_threads *= size
        tensor_thread_axes: set[int] = set()
        tensor_thread_footprint = 1
        for _block_id, axis, extent in tensor_dim_mapping.values():
            if axis is None or extent is None or axis in tensor_thread_axes:
                continue
            tensor_thread_axes.add(axis)
            tensor_thread_footprint *= extent
        if (
            reduce_axis is not None
            and reduce_thread_extent is not None
            and reduce_axis not in tensor_thread_axes
        ):
            tensor_thread_axes.add(reduce_axis)
            tensor_thread_footprint *= reduce_thread_extent
        actual_threads = 1
        planned_dims = self.fn.tile_strategy.thread_block_dims()
        for axis, (recorded, planned) in enumerate(
            zip(self._codegen.max_thread_block_dims, planned_dims, strict=True)
        ):
            if axis not in logical_axis_sizes:
                continue
            size = max(recorded, planned)
            actual_threads *= max(size, 1)
        if num_threads > actual_threads:
            # Some logical axes are being serialized (for example via lane loops)
            # rather than mapped to actual threads. The strided thread-reduction
            # path assumes every participating lane is backed by a live thread, so
            # using it here would read unwritten SMEM partials.
            debug(
                "skip actual threads",
                tuple(fake_input.size()),
                dim,
                num_threads,
                actual_threads,
                logical_axis_sizes,
            )
            return None
        # Skip to the direct ``cute.arch.warp_reduction_*`` path when the
        # entire CTA is a single warp (num_threads == group_span <= 32):
        # the standard ``call_reduction_function`` can emit a one-shot
        # warp_reduction with ``threads_in_group=group_span``.
        #
        # When ``num_threads > group_span`` (e.g. warp-per-row layouts
        # with multiple warps per CTA, each owning one row), keep the
        # ``_cute_grouped_reduce_warp`` path at the bottom — it picks
        # the right per-warp reduce even when other thread axes coexist
        # within the CTA.  The "skip" shortcut would route through
        # ``_needs_loop_carried_accumulator``, which returns True when
        # the reduction block is no longer in ``active_device_loops``
        # (e.g. ``cute_dynamic_row_sum``'s ``acc.sum(-1)`` after the
        # inner ``hl.tile`` exits) and would silently drop the reduce.
        # Under surplus threads the direct path would size its group by the
        # block's own extent, so the strided form is kept.  The same drop
        # happens with one warp per CTA when the block's loop has exited
        # (one row per CTA on 32 column threads: ``acc.mean(dim=1)`` after
        # the loop became each thread's own column), so the shortcut is
        # only taken by a block with a live thread axis.
        if (
            pre <= 1
            and group_span <= 32
            and num_threads == group_span
            and not surplus_threads
            and self._reduction_block_has_live_thread_axis()
        ):
            debug(
                "skip small direct",
                tuple(fake_input.size()),
                dim,
                "block",
                self.block_index,
                "reduce_axis",
                reduce_axis,
                "pre",
                pre,
                "group_span",
                group_span,
                "mapping",
                tensor_dim_mapping,
                "active_thread_blocks",
                active_thread_blocks,
                "logical_axis_sizes",
                logical_axis_sizes,
            )
            return None
        debug(
            "use strided",
            tuple(fake_input.size()),
            dim,
            "block",
            self.block_index,
            "reduce_axis",
            reduce_axis,
            "pre",
            pre,
            "group_span",
            group_span,
            "mapping",
            tensor_dim_mapping,
            "active_thread_blocks",
            active_thread_blocks,
            "logical_axis_sizes",
            logical_axis_sizes,
        )
        if group_span > 32:
            assert num_threads % group_span == 0, (
                f"num_threads ({num_threads}) must be divisible by "
                f"group_span ({group_span})"
            )
            smem_budget_bytes = _cute_shared_memory_budget_bytes()
            group_count = num_threads // group_span
            lane_var = self.fn.new_var("strided_lane", dce=True)
            lane_in_group_var = self.fn.new_var("strided_lane_in_group", dce=True)
            lane_mod_pre_var = self.fn.new_var("strided_lane_mod_pre", dce=True)
            state.add_statement(f"{lane_var} = {lane_expr}")
            state.add_statement(f"{lane_in_group_var} = ({lane_var}) % {group_span}")
            state.add_statement(f"{lane_mod_pre_var} = ({lane_in_group_var}) % {pre}")
            if group_span % 32 == 0:
                warps_per_group = group_span // 32
                partials_size = group_count * pre * warps_per_group
                results_size = group_count * pre
                if (
                    _cute_reduction_smem_bytes(partials_size + results_size, acc_dtype)
                    > smem_budget_bytes
                ):
                    raise exc.BackendUnsupported(
                        "cute", "strided reduction exceeds the shared-memory budget"
                    )
                if self._lane_reduce_cluster_n() > 1 and (pre != 1 or group_count != 1):
                    # The cluster split covers the whole CTA; an
                    # interleaved / multi-group reduce cannot combine
                    # across the cluster and would silently drop the
                    # peer CTAs' contributions.
                    raise exc.BackendUnsupported(
                        "cute",
                        "cute_cluster_n > 1 requires a whole-CTA reduce "
                        "group (pre == 1 and group_count == 1)",
                    )
                return self._strided_thread_reduction_expr_shared_two_stage(
                    state=state,
                    input_name=input_expr,
                    reduction_type=reduction_type,
                    acc_dtype=acc_dtype,
                    identity_expr=identity_expr,
                    lane_var=lane_var,
                    lane_in_group_var=lane_in_group_var,
                    lane_mod_pre_var=lane_mod_pre_var,
                    pre=pre,
                    group_span=group_span,
                    group_count=group_count,
                )
            if (
                _cute_reduction_smem_bytes(num_threads + group_count * pre, acc_dtype)
                > smem_budget_bytes
            ):
                raise exc.BackendUnsupported(
                    "cute", "strided reduction exceeds the shared-memory budget"
                )
            if self._lane_reduce_cluster_n() > 1:
                raise exc.BackendUnsupported(
                    "cute",
                    "cute_cluster_n > 1 is not supported with the "
                    "shared-tree reduction layout",
                )
            return self._strided_thread_reduction_expr_shared_tree(
                state=state,
                input_name=input_expr,
                reduction_type=reduction_type,
                fake_input=fake_input,
                identity_expr=identity_expr,
                lane_var=lane_var,
                lane_in_group_var=lane_in_group_var,
                lane_mod_pre_var=lane_mod_pre_var,
                pre=pre,
                group_span=group_span,
                num_threads=num_threads,
                group_count=group_count,
            )

        if self._lane_reduce_cluster_n() > 1:
            raise exc.BackendUnsupported(
                "cute",
                "cute_cluster_n > 1 requires a cross-warp reduce group; "
                "this config reduces within single warps",
            )
        return (
            "_cute_grouped_reduce_warp("
            f"{input_expr}, {reduction_type!r}, {identity_expr}, {lane_expr}, "
            f"pre={pre}, group_span={group_span})"
        )

    def _lane_loop_marker_expr(
        self,
        state: CodegenState,
        input_name: str,
        reduction_type: str,
        fake_input: torch.Tensor,
        default: float | bool,
        threads: int,
        *,
        strided_restore: bool = False,
    ) -> str:
        """Emit the two-pass lane-reduction marker for a lane-looped block.

        The ``split_lane_loop_reductions`` post-pass rewrites the marker into
        accumulate-across-lanes -> combine-across-``threads`` -> consume.  When
        the reduced tile dim sits ABOVE a sibling tile axis on the linear
        thread index, the grouped/strided params are attached so the finalize
        de-interleaves the sibling rows (single-warp grouped reduce or the
        cross-warp two-stage shared reduction) instead of folding consecutive
        lanes that belong to different rows.
        """
        from .tile_strategy import _lane_reduce_marker_expr

        env = CompileEnvironment.current()
        acc_dtype = get_computation_dtype(fake_input.dtype)
        identity_expr = env.backend.cast_expr(
            constant_repr(default), _dtype_str(acc_dtype)
        )
        reduce_axis = self.fn.tile_strategy.thread_axis_for_block_id(self.block_index)
        if (
            threads > 1
            and reduce_axis is not None
            and self._launch_thread_axis_extent(reduce_axis, threads) != threads
        ):
            # The surplus threads of the launch walk this lane loop too; with
            # a strided lane layout their elements alias the real threads'
            # and a group spanning them would count those twice, while a
            # group of the block's own threads leaves them a partial every
            # owner-guarded consume store would race with.
            raise exc.BackendUnsupported(
                "cute",
                "lane-looped reduction over a tile axis narrower than the "
                f"launch (threads={threads}, launch="
                f"{self._launch_thread_axis_extent(reduce_axis, threads)})",
            )
        group_params = self._lane_loop_group_params()
        owner_lane = self._lane_reduce_owner(state)
        cluster_n = self._lane_reduce_cluster_n()
        if cluster_n > 1 and group_params is None:
            raise exc.BackendUnsupported(
                "cute",
                "cute_cluster_n > 1 requires the cross-warp grouped reduce path",
            )
        if group_params is None:
            return _lane_reduce_marker_expr(
                input_name,
                reduction_type,
                identity_expr,
                threads,
                owner_lane=owner_lane,
                strided_restore=strided_restore,
            )
        group_pre, group_span, group_count, group_lane_expr = group_params
        return _lane_reduce_marker_expr(
            input_name,
            reduction_type,
            identity_expr,
            threads,
            group_pre=group_pre,
            group_span=group_span,
            group_lane_expr=group_lane_expr,
            group_count=group_count,
            group_cluster_n=cluster_n,
            owner_lane=owner_lane,
            strided_restore=strided_restore,
        )

    def _device_lane_loop_marker_expr(
        self,
        state: CodegenState,
        input_name: str,
        reduction_type: str,
        fake_input: torch.Tensor,
        default: float | bool,
    ) -> str | None:
        """Two-pass marker for a block distributed by a ``DeviceLoopState``
        lane loop, or ``None`` when this reduction is not lane-looped.

        Without this, a lane-looped tile reduction whose block also owns a
        live thread axis falls through to the per-element strided thread
        reduction: every synthetic lane then pays a full cross-thread (warp
        shuffle or shared-memory two-stage) combine, e.g. 256 CTA-wide
        shared reductions per row tile instead of one after the lane loop.
        """
        env = CompileEnvironment.current()
        if (
            env.backend.name != "cute"
            or env.backend.is_indexed_reduction(reduction_type)
            or not isinstance(default, (float, int, bool))
            or not self._reduction_block_in_device_lane_loop()
            or self._lane_reduce_marker_unsupported(state)
        ):
            return None
        for loops in self._codegen.active_device_loops.values():
            for loop_state in loops:
                if (
                    isinstance(loop_state, DeviceLoopState)
                    and self.block_index in loop_state.lane_loop_blocks
                    and isinstance(loop_state.strategy, PerThreadNDTileStrategy)
                    and loop_state.strategy._cute_lane_vec_width_by_block.get(
                        self.block_index, 1
                    )
                    != 1
                ):
                    # The marker would sit inside the block's constexpr vector
                    # loop, which the two-pass lane splitter does not fold;
                    # the vector-fold (``hoist_warp_reduce``) and resident
                    # sequence lowerings own that shape.
                    return None
        threads = self._lane_reduce_threads_in_group()
        if threads is None:
            return None
        # The loop body keeps its per-element strided form; when the two-pass
        # split is unsafe the marker is finalized per lane, which is complete
        # for lane-carry consumers, and the shares are totalled over the lanes
        # for any other lane-invariant consumer (``_restore_lane_markers``).
        return self._lane_loop_marker_expr(
            state,
            input_name,
            reduction_type,
            fake_input,
            default,
            threads,
            strided_restore=True,
        )

    def _strided_thread_reduction_expr_shared_two_stage(
        self,
        *,
        state: CodegenState,
        input_name: str,
        reduction_type: str,
        acc_dtype: torch.dtype,
        identity_expr: str,
        lane_var: str,
        lane_in_group_var: str,
        lane_mod_pre_var: str,
        pre: int,
        group_span: int,
        group_count: int,
    ) -> str:
        result_var = self.fn.new_var("strided_reduce_result", dce=True)
        cluster_n = self._lane_reduce_cluster_n()
        if cluster_n > 1 and pre == 1 and group_count == 1:
            # The reduced axis is additionally split across the CTAs of a
            # thread-block cluster (``cute_cluster_n``): combine within-CTA
            # warps and across the cluster with one DSM exchange.
            if acc_dtype != torch.float32:
                # The cluster exchange buffers every partial as Float32
                # (see _cute_grouped_reduce_cluster) — a wider accumulator
                # would silently lose precision through the round trip.
                raise exc.BackendUnsupported(
                    "cute",
                    "cute_cluster_n > 1 requires an fp32 reduction "
                    f"accumulator, got {acc_dtype}",
                )
            buf_var, mbar_var = _cute_cluster_reduce_smem_vars(
                self.fn, group_span, cluster_n
            )
            state.add_statement(
                f"{result_var} = _cute_grouped_reduce_cluster("
                f"{input_name}, {reduction_type!r}, {identity_expr}, "
                f"{lane_var}, {buf_var}, {mbar_var}, "
                f"group_span={group_span}, cluster_n={cluster_n})"
            )
            return result_var
        state.add_statement(
            f"{result_var} = _cute_grouped_reduce_shared_two_stage("
            f"{input_name}, {reduction_type!r}, {identity_expr}, "
            f"{lane_var}, {lane_in_group_var}, {lane_mod_pre_var}, "
            f"pre={pre}, group_span={group_span}, group_count={group_count})"
        )
        return result_var

    def _strided_thread_reduction_expr_shared_tree(
        self,
        *,
        state: CodegenState,
        input_name: str,
        reduction_type: str,
        fake_input: torch.Tensor,
        identity_expr: str,
        lane_var: str,
        lane_in_group_var: str,
        lane_mod_pre_var: str,
        pre: int,
        group_span: int,
        num_threads: int,
        group_count: int,
    ) -> str:
        result_var = self.fn.new_var("strided_reduce_result", dce=True)
        state.add_statement(
            f"{result_var} = _cute_grouped_reduce_shared_tree("
            f"{input_name}, {reduction_type!r}, {identity_expr}, "
            f"{lane_var}, {lane_in_group_var}, {lane_mod_pre_var}, "
            f"pre={pre}, group_span={group_span}, "
            f"num_threads={num_threads}, group_count={group_count})"
        )
        return result_var

    def codegen_reduction(
        self,
        state: CodegenState,
        input_name: str,
        reduction_type: str,
        dim: int,
        fake_input: torch.Tensor,
        fake_output: torch.Tensor,
    ) -> ast.AST:
        _log_cute_reduction_layout(state)
        default = ir.Reduction.default_accumulator(reduction_type, fake_input.dtype)
        assert isinstance(default, (float, int, bool))
        env = CompileEnvironment.current()
        dim_size = fake_input.size(dim)
        is_zero_dim = False
        if (
            isinstance(dim_size, int)
            and dim_size == 0
            or isinstance(dim_size, torch.SymInt)
            and env.known_equal(dim_size, 0)
        ):
            is_zero_dim = True
        if is_zero_dim:
            shape_dims = self.fn.tile_strategy.shape_dims([*fake_output.size()])
            return expr_from_string(
                env.backend.full_expr(
                    shape_dims, constant_repr(default), fake_output.dtype
                )
            )
        if (
            env.backend.name == "cute"
            and (
                symbolic_extent := self.fn.tile_strategy.symbolic_thread_extent_expr(
                    self.block_index
                )
            )
            is not None
        ):
            # The dim lives one element per thread on a launch axis whose
            # extent is a kernel argument (``hl.tile(n, block_size=bsz)``).
            # Every combine across threads is sized at codegen, where the
            # extent is unknown: the strided and direct forms find no thread
            # axis and the fallback below passes each thread's own element
            # through as the total.
            raise exc.BackendUnsupported(
                env.backend.name,
                f"{reduction_type} over tile dim {self.block_index}, whose "
                f"{symbolic_extent} threads are sized by a kernel argument: the "
                "combine across them needs a static thread extent",
            )
        has_lane_loop = (
            self._reduction_block_has_lane_loops()
            or self._reduction_block_in_device_lane_loop()
        )
        if has_lane_loop and not env.backend.supports_lane_loop_reductions():
            raise exc.BackendUnsupported(
                env.backend.name,
                f"{reduction_type} reduction over an axis strided by a tile lane "
                "loop; this backend does not support lane-loop reductions",
            )
        sequence_expr = None
        if (
            env.backend.name == "cute"
            and self.fn.config.config.get("cute_reduction_sequence", "scalar")
            != "scalar"
        ):
            from .cute.resident_sequence import sequence_reduction_expr

            sequence_expr = sequence_reduction_expr(
                self, state, input_name, reduction_type, fake_output, default
            )
        if sequence_expr is not None:
            expr = sequence_expr
        elif (
            lane_marker_expr := self._device_lane_loop_marker_expr(
                state, input_name, reduction_type, fake_input, default
            )
        ) is not None:
            expr = lane_marker_expr
        elif (
            strided_expr := self._strided_thread_reduction_expr(
                state,
                input_name,
                reduction_type,
                dim,
                fake_input,
                default,
                get_computation_dtype(fake_output.dtype),
            )
        ) is not None:
            expr = strided_expr
        elif self._needs_loop_carried_accumulator():
            # The reduction block is not backed by a live thread axis in the
            # active loop nest (it is iterated either by a serial device loop,
            # by a lane loop, or has no thread axis at all).
            if (
                has_lane_loop
                and not self._lane_reduce_marker_unsupported(state)
                and (threads := self._lane_reduce_threads_in_group()) is not None
            ):
                # The block is split across a per-thread lane loop. The
                # single-pass lane loop can only produce a per-lane partial,
                # but every consumer needs the full reduction. Emit a marker
                # that the ``split_lane_loop_reductions`` post-pass rewrites
                # into a two-pass (accumulate across lanes -> combine across
                # ``threads`` -> consume) lane structure.
                expr = self._lane_loop_marker_expr(
                    state, input_name, reduction_type, fake_input, default, threads
                )
            else:
                # A serial device loop (or no thread axis at all). A warp-level
                # reduction would fold together unrelated tensor elements, so
                # each iteration contributes only its current scalar value and
                # the surrounding loop-carried accumulator performs the real
                # reduction.
                expr = input_name
        else:
            expr = self.call_reduction_function(
                input_name,
                reduction_type,
                dim,
                fake_input,
                fake_output,
            )
        return expr_from_string(self.maybe_reshape(expr, dim, fake_input, fake_output))
