def vpmaddwd1 : instruction :=
  definst "vpmaddwd" $ do
    pattern fun (v_3365 : reg (bv 128)) (v_3366 : reg (bv 128)) (v_3367 : reg (bv 128)) => do
      v_10669 <- getRegister v_3365;
      v_10673 <- getRegister v_3366;
      setRegister (lhs.of_reg v_3367) (concat (add (mul (mi 32 (svalueMInt (extract v_10669 16 32))) (mi 32 (svalueMInt (extract v_10673 16 32)))) (mul (mi 32 (svalueMInt (extract v_10669 0 16))) (mi 32 (svalueMInt (extract v_10673 0 16))))) (concat (add (mul (mi 32 (svalueMInt (extract v_10669 48 64))) (mi 32 (svalueMInt (extract v_10673 48 64)))) (mul (mi 32 (svalueMInt (extract v_10669 32 48))) (mi 32 (svalueMInt (extract v_10673 32 48))))) (concat (add (mul (mi 32 (svalueMInt (extract v_10669 80 96))) (mi 32 (svalueMInt (extract v_10673 80 96)))) (mul (mi 32 (svalueMInt (extract v_10669 64 80))) (mi 32 (svalueMInt (extract v_10673 64 80))))) (add (mul (mi 32 (svalueMInt (extract v_10669 112 128))) (mi 32 (svalueMInt (extract v_10673 112 128)))) (mul (mi 32 (svalueMInt (extract v_10669 96 112))) (mi 32 (svalueMInt (extract v_10673 96 112))))))));
      pure ()
    pat_end;
    pattern fun (v_3376 : reg (bv 256)) (v_3377 : reg (bv 256)) (v_3378 : reg (bv 256)) => do
      v_10740 <- getRegister v_3376;
      v_10744 <- getRegister v_3377;
      setRegister (lhs.of_reg v_3378) (concat (add (mul (mi 32 (svalueMInt (extract v_10740 16 32))) (mi 32 (svalueMInt (extract v_10744 16 32)))) (mul (mi 32 (svalueMInt (extract v_10740 0 16))) (mi 32 (svalueMInt (extract v_10744 0 16))))) (concat (add (mul (mi 32 (svalueMInt (extract v_10740 48 64))) (mi 32 (svalueMInt (extract v_10744 48 64)))) (mul (mi 32 (svalueMInt (extract v_10740 32 48))) (mi 32 (svalueMInt (extract v_10744 32 48))))) (concat (add (mul (mi 32 (svalueMInt (extract v_10740 80 96))) (mi 32 (svalueMInt (extract v_10744 80 96)))) (mul (mi 32 (svalueMInt (extract v_10740 64 80))) (mi 32 (svalueMInt (extract v_10744 64 80))))) (concat (add (mul (mi 32 (svalueMInt (extract v_10740 112 128))) (mi 32 (svalueMInt (extract v_10744 112 128)))) (mul (mi 32 (svalueMInt (extract v_10740 96 112))) (mi 32 (svalueMInt (extract v_10744 96 112))))) (concat (add (mul (mi 32 (svalueMInt (extract v_10740 144 160))) (mi 32 (svalueMInt (extract v_10744 144 160)))) (mul (mi 32 (svalueMInt (extract v_10740 128 144))) (mi 32 (svalueMInt (extract v_10744 128 144))))) (concat (add (mul (mi 32 (svalueMInt (extract v_10740 176 192))) (mi 32 (svalueMInt (extract v_10744 176 192)))) (mul (mi 32 (svalueMInt (extract v_10740 160 176))) (mi 32 (svalueMInt (extract v_10744 160 176))))) (concat (add (mul (mi 32 (svalueMInt (extract v_10740 208 224))) (mi 32 (svalueMInt (extract v_10744 208 224)))) (mul (mi 32 (svalueMInt (extract v_10740 192 208))) (mi 32 (svalueMInt (extract v_10744 192 208))))) (add (mul (mi 32 (svalueMInt (extract v_10740 240 256))) (mi 32 (svalueMInt (extract v_10744 240 256)))) (mul (mi 32 (svalueMInt (extract v_10740 224 240))) (mi 32 (svalueMInt (extract v_10744 224 240))))))))))));
      pure ()
    pat_end;
    pattern fun (v_3359 : Mem) (v_3360 : reg (bv 128)) (v_3361 : reg (bv 128)) => do
      v_19618 <- evaluateAddress v_3359;
      v_19619 <- load v_19618 16;
      v_19623 <- getRegister v_3360;
      setRegister (lhs.of_reg v_3361) (concat (add (mul (mi 32 (svalueMInt (extract v_19619 16 32))) (mi 32 (svalueMInt (extract v_19623 16 32)))) (mul (mi 32 (svalueMInt (extract v_19619 0 16))) (mi 32 (svalueMInt (extract v_19623 0 16))))) (concat (add (mul (mi 32 (svalueMInt (extract v_19619 48 64))) (mi 32 (svalueMInt (extract v_19623 48 64)))) (mul (mi 32 (svalueMInt (extract v_19619 32 48))) (mi 32 (svalueMInt (extract v_19623 32 48))))) (concat (add (mul (mi 32 (svalueMInt (extract v_19619 80 96))) (mi 32 (svalueMInt (extract v_19623 80 96)))) (mul (mi 32 (svalueMInt (extract v_19619 64 80))) (mi 32 (svalueMInt (extract v_19623 64 80))))) (add (mul (mi 32 (svalueMInt (extract v_19619 112 128))) (mi 32 (svalueMInt (extract v_19623 112 128)))) (mul (mi 32 (svalueMInt (extract v_19619 96 112))) (mi 32 (svalueMInt (extract v_19623 96 112))))))));
      pure ()
    pat_end;
    pattern fun (v_3370 : Mem) (v_3371 : reg (bv 256)) (v_3372 : reg (bv 256)) => do
      v_19685 <- evaluateAddress v_3370;
      v_19686 <- load v_19685 32;
      v_19690 <- getRegister v_3371;
      setRegister (lhs.of_reg v_3372) (concat (add (mul (mi 32 (svalueMInt (extract v_19686 16 32))) (mi 32 (svalueMInt (extract v_19690 16 32)))) (mul (mi 32 (svalueMInt (extract v_19686 0 16))) (mi 32 (svalueMInt (extract v_19690 0 16))))) (concat (add (mul (mi 32 (svalueMInt (extract v_19686 48 64))) (mi 32 (svalueMInt (extract v_19690 48 64)))) (mul (mi 32 (svalueMInt (extract v_19686 32 48))) (mi 32 (svalueMInt (extract v_19690 32 48))))) (concat (add (mul (mi 32 (svalueMInt (extract v_19686 80 96))) (mi 32 (svalueMInt (extract v_19690 80 96)))) (mul (mi 32 (svalueMInt (extract v_19686 64 80))) (mi 32 (svalueMInt (extract v_19690 64 80))))) (concat (add (mul (mi 32 (svalueMInt (extract v_19686 112 128))) (mi 32 (svalueMInt (extract v_19690 112 128)))) (mul (mi 32 (svalueMInt (extract v_19686 96 112))) (mi 32 (svalueMInt (extract v_19690 96 112))))) (concat (add (mul (mi 32 (svalueMInt (extract v_19686 144 160))) (mi 32 (svalueMInt (extract v_19690 144 160)))) (mul (mi 32 (svalueMInt (extract v_19686 128 144))) (mi 32 (svalueMInt (extract v_19690 128 144))))) (concat (add (mul (mi 32 (svalueMInt (extract v_19686 176 192))) (mi 32 (svalueMInt (extract v_19690 176 192)))) (mul (mi 32 (svalueMInt (extract v_19686 160 176))) (mi 32 (svalueMInt (extract v_19690 160 176))))) (concat (add (mul (mi 32 (svalueMInt (extract v_19686 208 224))) (mi 32 (svalueMInt (extract v_19690 208 224)))) (mul (mi 32 (svalueMInt (extract v_19686 192 208))) (mi 32 (svalueMInt (extract v_19690 192 208))))) (add (mul (mi 32 (svalueMInt (extract v_19686 240 256))) (mi 32 (svalueMInt (extract v_19690 240 256)))) (mul (mi 32 (svalueMInt (extract v_19686 224 240))) (mi 32 (svalueMInt (extract v_19690 224 240))))))))))));
      pure ()
    pat_end
