// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module case_3_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m27_10_reload,
        in_data_4_address0,
        in_data_4_ce0,
        in_data_4_q0,
        in_data_14_address0,
        in_data_14_ce0,
        in_data_14_q0,
        in_data_6_address0,
        in_data_6_ce0,
        in_data_6_q0,
        in_data_2_address0,
        in_data_2_ce0,
        in_data_2_q0,
        in_scalar_load_2_cast31,
        sext_ln205,
        empty,
        sext_ln22_2,
        conv3_i_i4798204_phi_reload,
        conv3_i12_i180886,
        m93_cast,
        m27_13_out,
        m27_13_out_ap_vld,
        mul_i2259_phi_out,
        mul_i2259_phi_out_ap_vld,
        p_phi22_out,
        p_phi22_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] m27_10_reload;
output  [3:0] in_data_4_address0;
output   in_data_4_ce0;
input  [7:0] in_data_4_q0;
output  [3:0] in_data_14_address0;
output   in_data_14_ce0;
input  [7:0] in_data_14_q0;
output  [3:0] in_data_6_address0;
output   in_data_6_ce0;
input  [7:0] in_data_6_q0;
output  [3:0] in_data_2_address0;
output   in_data_2_ce0;
input  [7:0] in_data_2_q0;
input  [3:0] in_scalar_load_2_cast31;
input  [8:0] sext_ln205;
input  [5:0] empty;
input  [3:0] sext_ln22_2;
input  [8:0] conv3_i_i4798204_phi_reload;
input  [12:0] conv3_i12_i180886;
input  [9:0] m93_cast;
output  [15:0] m27_13_out;
output   m27_13_out_ap_vld;
output  [6:0] mul_i2259_phi_out;
output   mul_i2259_phi_out_ap_vld;
output  [7:0] p_phi22_out;
output   p_phi22_out_ap_vld;

reg ap_idle;
reg m27_13_out_ap_vld;
reg mul_i2259_phi_out_ap_vld;
reg p_phi22_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln192_fu_280_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire  signed [13:0] m93_cast_cast_fu_237_p1;
reg  signed [13:0] m93_cast_cast_reg_611;
wire  signed [9:0] sext_ln22_2_cast_fu_241_p1;
reg  signed [9:0] sext_ln22_2_cast_reg_616;
wire  signed [12:0] sext_ln205_cast_fu_245_p1;
reg  signed [12:0] sext_ln205_cast_reg_621;
wire  signed [10:0] in_scalar_load_2_cast31_cast_fu_249_p1;
reg  signed [10:0] in_scalar_load_2_cast31_cast_reg_626;
wire  signed [12:0] conv3_i_i4798204_phi_reload_cast7_fu_253_p1;
reg  signed [12:0] conv3_i_i4798204_phi_reload_cast7_reg_631;
reg   [0:0] icmp_ln192_reg_636;
reg   [0:0] icmp_ln192_reg_636_pp0_iter1_reg;
reg   [0:0] icmp_ln192_reg_636_pp0_iter2_reg;
reg   [0:0] icmp_ln192_reg_636_pp0_iter3_reg;
reg   [0:0] icmp_ln192_reg_636_pp0_iter4_reg;
wire   [63:0] zext_ln194_fu_336_p1;
reg   [63:0] zext_ln194_reg_640;
reg   [63:0] zext_ln194_reg_640_pp0_iter1_reg;
reg   [63:0] zext_ln194_reg_640_pp0_iter2_reg;
reg  signed [7:0] in_data_2_load_reg_652;
reg  signed [7:0] in_data_2_load_reg_652_pp0_iter2_reg;
reg  signed [7:0] in_data_2_load_reg_652_pp0_iter3_reg;
wire   [6:0] trunc_ln202_fu_376_p1;
reg  signed [6:0] trunc_ln202_reg_657;
wire  signed [6:0] m94_fu_388_p1;
reg  signed [6:0] m94_reg_667;
reg  signed [6:0] m94_reg_667_pp0_iter3_reg;
reg  signed [6:0] m94_reg_667_pp0_iter4_reg;
wire  signed [5:0] m101_fu_396_p2;
reg  signed [5:0] m101_reg_672;
reg  signed [5:0] m101_reg_672_pp0_iter3_reg;
reg  signed [7:0] in_data_6_load_reg_692;
wire   [8:0] add_ln214_4_fu_454_p2;
reg   [8:0] add_ln214_4_reg_703;
wire   [6:0] add_ln214_5_fu_460_p2;
reg   [6:0] add_ln214_5_reg_708;
wire   [14:0] add_ln214_8_fu_517_p2;
reg   [14:0] add_ln214_8_reg_713;
wire    ap_block_pp0_stage0;
reg   [7:0] p_phi22_fu_92;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [6:0] mul_i2259_phi_fu_96;
reg   [15:0] m27_fu_100;
wire   [15:0] m27_6_fu_529_p2;
wire    ap_loop_init;
reg   [3:0] i_n8_2_fu_104;
wire   [3:0] add_ln194_fu_341_p2;
reg   [3:0] ap_sig_allocacmp_i_n8_2_load;
reg   [7:0] indvar_flatten64_fu_108;
wire   [7:0] select_ln193_fu_353_p3;
reg   [7:0] ap_sig_allocacmp_indvar_flatten64_load;
reg   [9:0] indvar_flatten82_fu_112;
wire   [9:0] add_ln192_fu_286_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten82_load;
wire    ap_block_pp0_stage0_01001;
reg    in_data_2_ce0_local;
reg    in_data_6_ce0_local;
reg    in_data_4_ce0_local;
reg    in_data_14_ce0_local;
wire   [0:0] icmp_ln193_fu_298_p2;
wire   [0:0] icmp_ln194_fu_310_p2;
wire   [0:0] xor_ln22_fu_304_p2;
wire   [0:0] and_ln22_fu_316_p2;
wire   [0:0] or_ln22_fu_322_p2;
wire   [3:0] select_ln22_fu_328_p3;
wire   [7:0] add_ln193_fu_347_p2;
wire  signed [7:0] trunc_ln202_fu_376_p0;
wire  signed [3:0] mul_ln202_fu_383_p1;
wire   [10:0] mul_ln202_fu_383_p2;
wire   [5:0] trunc_ln212_fu_392_p1;
wire  signed [4:0] m90_fu_423_p0;
wire  signed [4:0] m90_fu_423_p1;
wire   [4:0] m90_fu_423_p2;
wire  signed [8:0] m96_fu_439_p0;
wire  signed [12:0] m96_fu_439_p2;
wire  signed [8:0] sext_ln202_fu_433_p1;
wire  signed [8:0] sext_ln212_fu_448_p1;
wire  signed [6:0] sext_ln214_fu_451_p1;
wire  signed [6:0] sext_ln201_fu_429_p1;
wire   [12:0] add_ln214_fu_469_p2;
wire  signed [13:0] grp_fu_552_p3;
(* use_dsp48 = "no" *) wire   [13:0] add_ln214_2_fu_477_p2;
wire  signed [14:0] sext_ln214_6_fu_481_p1;
wire  signed [14:0] sext_ln214_2_fu_473_p1;
wire  signed [7:0] sext_ln214_4_fu_494_p1;
wire  signed [7:0] sext_ln205_2_fu_466_p1;
wire   [7:0] add_ln214_6_fu_497_p2;
wire  signed [9:0] sext_ln214_5_fu_503_p1;
wire  signed [9:0] sext_ln214_3_fu_491_p1;
wire   [9:0] add_ln214_7_fu_507_p2;
wire  signed [14:0] sext_ln214_7_fu_513_p1;
wire   [14:0] add_ln214_3_fu_485_p2;
wire  signed [15:0] sext_ln214_8_fu_526_p1;
wire  signed [3:0] grp_fu_552_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 p_phi22_fu_92 = 8'd0;
#0 mul_i2259_phi_fu_96 = 7'd0;
#0 m27_fu_100 = 16'd0;
#0 i_n8_2_fu_104 = 4'd0;
#0 indvar_flatten64_fu_108 = 8'd0;
#0 indvar_flatten82_fu_112 = 10'd0;
#0 ap_done_reg = 1'b0;
end

case_3_mul_7s_4s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
mul_7s_4s_11_1_1_U62(
    .din0(trunc_ln202_reg_657),
    .din1(mul_ln202_fu_383_p1),
    .dout(mul_ln202_fu_383_p2)
);

case_3_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U63(
    .din0(m90_fu_423_p0),
    .din1(m90_fu_423_p1),
    .dout(m90_fu_423_p2)
);

case_3_mul_9s_8s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_9s_8s_13_1_1_U64(
    .din0(m96_fu_439_p0),
    .din1(in_data_6_load_reg_692),
    .dout(m96_fu_439_p2)
);

case_3_mac_muladd_6s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_4s_13s_14_4_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m101_fu_396_p2),
    .din1(grp_fu_552_p1),
    .din2(m96_fu_439_p2),
    .ce(1'b1),
    .dout(grp_fu_552_p3)
);

case_3_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln192_fu_280_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_n8_2_fu_104 <= add_ln194_fu_341_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_n8_2_fu_104 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln192_fu_280_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten64_fu_108 <= select_ln193_fu_353_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten64_fu_108 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln192_fu_280_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten82_fu_112 <= add_ln192_fu_286_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten82_fu_112 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m27_fu_100 <= m27_10_reload;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            m27_fu_100 <= m27_6_fu_529_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln214_4_reg_703 <= add_ln214_4_fu_454_p2;
        add_ln214_5_reg_708 <= add_ln214_5_fu_460_p2;
        add_ln214_8_reg_713 <= add_ln214_8_fu_517_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        icmp_ln192_reg_636_pp0_iter2_reg <= icmp_ln192_reg_636_pp0_iter1_reg;
        icmp_ln192_reg_636_pp0_iter3_reg <= icmp_ln192_reg_636_pp0_iter2_reg;
        icmp_ln192_reg_636_pp0_iter4_reg <= icmp_ln192_reg_636_pp0_iter3_reg;
        in_data_2_load_reg_652_pp0_iter2_reg <= in_data_2_load_reg_652;
        in_data_2_load_reg_652_pp0_iter3_reg <= in_data_2_load_reg_652_pp0_iter2_reg;
        in_data_6_load_reg_692 <= in_data_6_q0;
        m101_reg_672 <= m101_fu_396_p2;
        m101_reg_672_pp0_iter3_reg <= m101_reg_672;
        m94_reg_667 <= m94_fu_388_p1;
        m94_reg_667_pp0_iter3_reg <= m94_reg_667;
        m94_reg_667_pp0_iter4_reg <= m94_reg_667_pp0_iter3_reg;
        zext_ln194_reg_640_pp0_iter2_reg[3 : 0] <= zext_ln194_reg_640_pp0_iter1_reg[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        conv3_i_i4798204_phi_reload_cast7_reg_631 <= conv3_i_i4798204_phi_reload_cast7_fu_253_p1;
        icmp_ln192_reg_636 <= icmp_ln192_fu_280_p2;
        icmp_ln192_reg_636_pp0_iter1_reg <= icmp_ln192_reg_636;
        in_data_2_load_reg_652 <= in_data_2_q0;
        in_scalar_load_2_cast31_cast_reg_626 <= in_scalar_load_2_cast31_cast_fu_249_p1;
        m93_cast_cast_reg_611 <= m93_cast_cast_fu_237_p1;
        sext_ln205_cast_reg_621 <= sext_ln205_cast_fu_245_p1;
        sext_ln22_2_cast_reg_616 <= sext_ln22_2_cast_fu_241_p1;
        trunc_ln202_reg_657 <= trunc_ln202_fu_376_p1;
        zext_ln194_reg_640[3 : 0] <= zext_ln194_fu_336_p1[3 : 0];
        zext_ln194_reg_640_pp0_iter1_reg[3 : 0] <= zext_ln194_reg_640[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        mul_i2259_phi_fu_96 <= m94_fu_388_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_phi22_fu_92 <= in_data_6_q0;
    end
end

always @ (*) begin
    if (((icmp_ln192_fu_280_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_n8_2_load = 4'd0;
    end else begin
        ap_sig_allocacmp_i_n8_2_load = i_n8_2_fu_104;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten64_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten64_load = indvar_flatten64_fu_108;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten82_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten82_load = indvar_flatten82_fu_112;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        in_data_14_ce0_local = 1'b1;
    end else begin
        in_data_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_2_ce0_local = 1'b1;
    end else begin
        in_data_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        in_data_4_ce0_local = 1'b1;
    end else begin
        in_data_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        in_data_6_ce0_local = 1'b1;
    end else begin
        in_data_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (icmp_ln192_reg_636_pp0_iter4_reg == 1'd1))) begin
        m27_13_out_ap_vld = 1'b1;
    end else begin
        m27_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (icmp_ln192_reg_636_pp0_iter4_reg == 1'd1))) begin
        mul_i2259_phi_out_ap_vld = 1'b1;
    end else begin
        mul_i2259_phi_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (icmp_ln192_reg_636_pp0_iter4_reg == 1'd1))) begin
        p_phi22_out_ap_vld = 1'b1;
    end else begin
        p_phi22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln192_fu_286_p2 = (ap_sig_allocacmp_indvar_flatten82_load + 10'd1);

assign add_ln193_fu_347_p2 = (ap_sig_allocacmp_indvar_flatten64_load + 8'd1);

assign add_ln194_fu_341_p2 = (select_ln22_fu_328_p3 + 4'd1);

assign add_ln214_2_fu_477_p2 = ($signed(grp_fu_552_p3) + $signed(m93_cast_cast_reg_611));

assign add_ln214_3_fu_485_p2 = ($signed(sext_ln214_6_fu_481_p1) + $signed(sext_ln214_2_fu_473_p1));

assign add_ln214_4_fu_454_p2 = ($signed(sext_ln202_fu_433_p1) + $signed(sext_ln212_fu_448_p1));

assign add_ln214_5_fu_460_p2 = ($signed(sext_ln214_fu_451_p1) + $signed(sext_ln201_fu_429_p1));

assign add_ln214_6_fu_497_p2 = ($signed(sext_ln214_4_fu_494_p1) + $signed(sext_ln205_2_fu_466_p1));

assign add_ln214_7_fu_507_p2 = ($signed(sext_ln214_5_fu_503_p1) + $signed(sext_ln214_3_fu_491_p1));

assign add_ln214_8_fu_517_p2 = ($signed(sext_ln214_7_fu_513_p1) + $signed(add_ln214_3_fu_485_p2));

assign add_ln214_fu_469_p2 = ($signed(conv3_i_i4798204_phi_reload_cast7_reg_631) + $signed(conv3_i12_i180886));

assign and_ln22_fu_316_p2 = (xor_ln22_fu_304_p2 & icmp_ln194_fu_310_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign conv3_i_i4798204_phi_reload_cast7_fu_253_p1 = $signed(conv3_i_i4798204_phi_reload);

assign grp_fu_552_p1 = sext_ln22_2_cast_reg_616;

assign icmp_ln192_fu_280_p2 = ((ap_sig_allocacmp_indvar_flatten82_load == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln193_fu_298_p2 = ((ap_sig_allocacmp_indvar_flatten64_load == 8'd64) ? 1'b1 : 1'b0);

assign icmp_ln194_fu_310_p2 = ((ap_sig_allocacmp_i_n8_2_load == 4'd8) ? 1'b1 : 1'b0);

assign in_data_14_address0 = zext_ln194_reg_640_pp0_iter2_reg;

assign in_data_14_ce0 = in_data_14_ce0_local;

assign in_data_2_address0 = zext_ln194_fu_336_p1;

assign in_data_2_ce0 = in_data_2_ce0_local;

assign in_data_4_address0 = zext_ln194_reg_640_pp0_iter2_reg;

assign in_data_4_ce0 = in_data_4_ce0_local;

assign in_data_6_address0 = zext_ln194_reg_640_pp0_iter1_reg;

assign in_data_6_ce0 = in_data_6_ce0_local;

assign in_scalar_load_2_cast31_cast_fu_249_p1 = $signed(in_scalar_load_2_cast31);

assign m101_fu_396_p2 = (trunc_ln212_fu_392_p1 + empty);

assign m27_13_out = m27_fu_100;

assign m27_6_fu_529_p2 = ($signed(m27_fu_100) + $signed(sext_ln214_8_fu_526_p1));

assign m90_fu_423_p0 = in_data_14_q0[4:0];

assign m90_fu_423_p1 = in_data_4_q0[4:0];

assign m93_cast_cast_fu_237_p1 = $signed(m93_cast);

assign m94_fu_388_p1 = mul_ln202_fu_383_p2[6:0];

assign m96_fu_439_p0 = sext_ln205_cast_reg_621;

assign mul_i2259_phi_out = mul_i2259_phi_fu_96;

assign mul_ln202_fu_383_p1 = in_scalar_load_2_cast31_cast_reg_626;

assign or_ln22_fu_322_p2 = (icmp_ln193_fu_298_p2 | and_ln22_fu_316_p2);

assign p_phi22_out = p_phi22_fu_92;

assign select_ln193_fu_353_p3 = ((icmp_ln193_fu_298_p2[0:0] == 1'b1) ? 8'd1 : add_ln193_fu_347_p2);

assign select_ln22_fu_328_p3 = ((or_ln22_fu_322_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_i_n8_2_load);

assign sext_ln201_fu_429_p1 = $signed(m90_fu_423_p2);

assign sext_ln202_fu_433_p1 = in_data_6_load_reg_692;

assign sext_ln205_2_fu_466_p1 = m94_reg_667_pp0_iter4_reg;

assign sext_ln205_cast_fu_245_p1 = $signed(sext_ln205);

assign sext_ln212_fu_448_p1 = in_data_2_load_reg_652_pp0_iter3_reg;

assign sext_ln214_2_fu_473_p1 = $signed(add_ln214_fu_469_p2);

assign sext_ln214_3_fu_491_p1 = $signed(add_ln214_4_reg_703);

assign sext_ln214_4_fu_494_p1 = $signed(add_ln214_5_reg_708);

assign sext_ln214_5_fu_503_p1 = $signed(add_ln214_6_fu_497_p2);

assign sext_ln214_6_fu_481_p1 = $signed(add_ln214_2_fu_477_p2);

assign sext_ln214_7_fu_513_p1 = $signed(add_ln214_7_fu_507_p2);

assign sext_ln214_8_fu_526_p1 = $signed(add_ln214_8_reg_713);

assign sext_ln214_fu_451_p1 = m101_reg_672_pp0_iter3_reg;

assign sext_ln22_2_cast_fu_241_p1 = $signed(sext_ln22_2);

assign trunc_ln202_fu_376_p0 = in_data_2_q0;

assign trunc_ln202_fu_376_p1 = trunc_ln202_fu_376_p0[6:0];

assign trunc_ln212_fu_392_p1 = mul_ln202_fu_383_p2[5:0];

assign xor_ln22_fu_304_p2 = (icmp_ln193_fu_298_p2 ^ 1'd1);

assign zext_ln194_fu_336_p1 = select_ln22_fu_328_p3;

always @ (posedge ap_clk) begin
    zext_ln194_reg_640[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln194_reg_640_pp0_iter1_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln194_reg_640_pp0_iter2_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //case_3_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3
