#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep 12 11:37:07 2019
# Process ID: 14125
# Current directory: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324
# Command line: vivado
# Log file: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/vivado.log
# Journal file: /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/vivado.jou
#-----------------------------------------------------------
start_gui
xterm: cannot load font "-Misc-Fixed-medium-R-*-*-13-120-75-75-C-120-ISO10646-1"
create_project Module_3 /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3 -part xc7z007sclg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/necryotiks/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 6386.250 ; gain = 41.891 ; free physical = 189 ; free virtual = 12241
set_property target_language VHDL [current_project]
create_bd_design "AXI_TEST"
Wrote  : </home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/AXI_TEST.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/necryotiks/Documents/Repos/WSU-CPTE/EE324/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/necryotiks/Documents/Repos/WSU-CPTE/EE324/ip_repo'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:LED_CONTROLLER:1.0 LED_CONTROLLER_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/LED_CONTROLLER_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins LED_CONTROLLER_0/S00_AXI]
Slave segment </LED_CONTROLLER_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
startgroup
make_bd_pins_external  [get_bd_pins LED_CONTROLLER_0/o_LED]
endgroup
regenerate_bd_layout
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {ps7_0_axi_periph_M00_AXI}]
true
save_bd_design
Wrote  : </home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/AXI_TEST.bd> 
Wrote  : </home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ui/bd_6662279f.ui> 
set_property synth_checkpoint_mode None [get_files  /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/AXI_TEST.bd]
generate_target all [get_files  /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/AXI_TEST.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/AXI_TEST.bd> 
VHDL Output written to : /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/synth/AXI_TEST.vhd
VHDL Output written to : /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/sim/AXI_TEST.vhd
VHDL Output written to : /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/hdl/AXI_TEST_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_auto_pc_0/AXI_TEST_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/hw_handoff/AXI_TEST.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/hw_handoff/AXI_TEST_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/synth/AXI_TEST.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 6733.129 ; gain = 109.500 ; free physical = 121 ; free virtual = 11956
export_ip_user_files -of_objects [get_files /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/AXI_TEST.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/AXI_TEST.bd] -directory /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.ip_user_files/sim_scripts -ip_user_files_dir /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.ip_user_files -ipstatic_source_dir /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.cache/compile_simlib/modelsim} {questa=/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.cache/compile_simlib/questa} {ies=/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.cache/compile_simlib/ies} {xcelium=/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.cache/compile_simlib/xcelium} {vcs=/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.cache/compile_simlib/vcs} {riviera=/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/AXI_TEST.bd] -top
add_files -norecurse /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/hdl/AXI_TEST_wrapper.vhd
launch_runs synth_1 -jobs 8
[Thu Sep 12 12:03:59 2019] Launched synth_1...
Run output will be captured here: /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_processing_system7_0_0/AXI_TEST_processing_system7_0_0.xdc] for cell 'AXI_TEST_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_processing_system7_0_0/AXI_TEST_processing_system7_0_0.xdc] for cell 'AXI_TEST_i/processing_system7_0/inst'
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_rst_ps7_0_50M_0/AXI_TEST_rst_ps7_0_50M_0_board.xdc] for cell 'AXI_TEST_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_rst_ps7_0_50M_0/AXI_TEST_rst_ps7_0_50M_0_board.xdc] for cell 'AXI_TEST_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_rst_ps7_0_50M_0/AXI_TEST_rst_ps7_0_50M_0.xdc] for cell 'AXI_TEST_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_rst_ps7_0_50M_0/AXI_TEST_rst_ps7_0_50M_0.xdc] for cell 'AXI_TEST_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7032.156 ; gain = 0.000 ; free physical = 858 ; free virtual = 11821
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 7182.266 ; gain = 312.309 ; free physical = 763 ; free virtual = 11728
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list AXI_TEST_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WSTRB[0]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WSTRB[1]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WSTRB[2]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WSTRB[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[0]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[1]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[2]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[3]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[4]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[5]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[6]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[7]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[8]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[9]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[10]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[11]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[12]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[13]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[14]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[15]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[16]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[17]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[18]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[19]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[20]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[21]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[22]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[23]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[24]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[25]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[26]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[27]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[28]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[29]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[30]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[0]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[1]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[2]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[3]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[4]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[5]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[6]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[7]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[8]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[9]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[10]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[11]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[12]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[13]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[14]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[15]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[16]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[17]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[18]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[19]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[20]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[21]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[22]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[23]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[24]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[25]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[26]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[27]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[28]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[29]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[30]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWPROT[0]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWPROT[1]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[0]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[1]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[2]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[3]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[4]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[5]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[6]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[7]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[8]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[9]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[10]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[11]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[12]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[13]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[14]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[15]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[16]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[17]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[18]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[19]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[20]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[21]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[22]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[23]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[24]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[25]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[26]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[27]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[28]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[29]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[30]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARPROT[0]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARPROT[1]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARPROT[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[0]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[1]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[2]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[3]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[4]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[5]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[6]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[7]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[8]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[9]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[10]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[11]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[12]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[13]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[14]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[15]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[16]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[17]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[18]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[19]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[20]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[21]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[22]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[23]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[24]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[25]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[26]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[27]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[28]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[29]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[30]} {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARADDR[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list AXI_TEST_i/ps7_0_axi_periph_M00_AXI_AWVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list AXI_TEST_i/ps7_0_axi_periph_M00_AXI_BREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list AXI_TEST_i/ps7_0_axi_periph_M00_AXI_BVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list AXI_TEST_i/ps7_0_axi_periph_M00_AXI_RVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list AXI_TEST_i/ps7_0_axi_periph_M00_AXI_WVALID ]]
file mkdir /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/constrs_1/new
close [ open /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/constrs_1/new/cons.xdc w ]
add_files -fileset constrs_1 /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/constrs_1/new/cons.xdc
set_property target_constrs_file /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/constrs_1/new/cons.xdc [current_fileset -constrset]
save_constraints -force
open_bd_design {/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/AXI_TEST.bd}
place_ports {o_LED_0[0]} N20
place_ports {o_LED_0[1]} P20
place_ports {o_LED_0[2]} R19
place_ports {o_LED_0[3]} T20
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Sep 12 12:24:41 2019] Launched synth_1...
Run output will be captured here: /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.runs/synth_1/runme.log
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Sep 12 12:27:00 2019] Launched impl_1...
Run output will be captured here: /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 306 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.71 . Memory (MB): peak = 7649.367 ; gain = 0.000 ; free physical = 2762 ; free virtual = 11511
Restored from archive | CPU: 0.680000 secs | Memory: 6.702599 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.71 . Memory (MB): peak = 7649.367 ; gain = 0.000 ; free physical = 2762 ; free virtual = 11511
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7649.367 ; gain = 0.000 ; free physical = 2762 ; free virtual = 11513
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 158 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 152 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 7805.172 ; gain = 275.602 ; free physical = 2702 ; free virtual = 11468
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_processing_system7_0_0/AXI_TEST_processing_system7_0_0.xdc] for cell 'AXI_TEST_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_processing_system7_0_0/AXI_TEST_processing_system7_0_0.xdc] for cell 'AXI_TEST_i/processing_system7_0/inst'
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_rst_ps7_0_50M_0/AXI_TEST_rst_ps7_0_50M_0_board.xdc] for cell 'AXI_TEST_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_rst_ps7_0_50M_0/AXI_TEST_rst_ps7_0_50M_0_board.xdc] for cell 'AXI_TEST_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_rst_ps7_0_50M_0/AXI_TEST_rst_ps7_0_50M_0.xdc] for cell 'AXI_TEST_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_rst_ps7_0_50M_0/AXI_TEST_rst_ps7_0_50M_0.xdc] for cell 'AXI_TEST_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7834.816 ; gain = 0.000 ; free physical = 2448 ; free virtual = 11223
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7914.539 ; gain = 109.367 ; free physical = 2418 ; free virtual = 11193
set_property IOSTANDARD LVCMOS18 [get_ports [list {o_LED_0[3]} {o_LED_0[2]} {o_LED_0[1]} {o_LED_0[0]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7914.539 ; gain = 0.000 ; free physical = 2370 ; free virtual = 11131
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.10 . Memory (MB): peak = 7914.539 ; gain = 0.000 ; free physical = 2359 ; free virtual = 11122
[Thu Sep 12 12:34:51 2019] Launched impl_1...
Run output will be captured here: /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000093A
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 8873.191 ; gain = 935.035 ; free physical = 1081 ; free virtual = 10095
set_property PROGRAM.FILE {/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.runs/impl_1/AXI_TEST_wrapper.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.runs/impl_1/AXI_TEST_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.runs/impl_1/AXI_TEST_wrapper.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
file mkdir /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.sdk
file copy -force /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.runs/impl_1/AXI_TEST_wrapper.sysdef /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.sdk/AXI_TEST_wrapper.hdf

launch_sdk -workspace /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.sdk -hwspec /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.sdk/AXI_TEST_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.sdk -hwspec /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.sdk/AXI_TEST_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/AXI_TEST.bd}
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_LED_CONTROLLER_0_S00_AXI_reg}]
set_property offset 0x4BB00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_LED_CONTROLLER_0_S00_AXI_reg}]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} CONFIG.PCW_UIPARAM_DDR_CL {7} CONFIG.PCW_UIPARAM_DDR_CWL {6.000000} CONFIG.PCW_UIPARAM_DDR_T_RCD {13.75} CONFIG.PCW_UIPARAM_DDR_T_RP {13.75} CONFIG.PCW_UIPARAM_DDR_T_RC {48.75} CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} CONFIG.PCW_UIPARAM_DDR_T_FAW {40} CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000} CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {166.666672} CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {50.000000} CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_CLK0_FREQ {50000000} CONFIG.PCW_CLK1_FREQ {10000000} CONFIG.PCW_CLK2_FREQ {10000000} CONFIG.PCW_CLK3_FREQ {10000000} CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {10} CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {6} CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {4} CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} CONFIG.PCW_IOPLL_CTRL_FBDIV {30} CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} CONFIG.PCW_SPI_PERIPHERAL_VALID {1} CONFIG.PCW_UART_PERIPHERAL_VALID {1} CONFIG.PCW_EN_EMIO_SPI1 {0} CONFIG.PCW_EN_EMIO_UART0 {0} CONFIG.PCW_EN_QSPI {1} CONFIG.PCW_EN_GPIO {1} CONFIG.PCW_EN_SDIO0 {1} CONFIG.PCW_EN_SPI1 {1} CONFIG.PCW_EN_UART0 {1} CONFIG.PCW_EN_UART1 {0} CONFIG.PCW_EN_USB0 {1} CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3 (Low Voltage)} CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} CONFIG.PCW_UIPARAM_DDR_BL {8} CONFIG.PCW_UIPARAM_DDR_PARTNO {Custom} CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1600K} CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} CONFIG.PCW_NAND_GRP_D8_ENABLE {0} CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} CONFIG.PCW_NOR_GRP_A25_ENABLE {0} CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} CONFIG.PCW_ENET_RESET_ENABLE {0} CONFIG.PCW_ENET0_RESET_ENABLE {0} CONFIG.PCW_ENET1_RESET_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} CONFIG.PCW_SD0_GRP_CD_ENABLE {1} CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} CONFIG.PCW_SD0_GRP_WP_ENABLE {0} CONFIG.PCW_SD0_GRP_POW_ENABLE {0} CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} CONFIG.PCW_UART1_UART1_IO {<Select>} CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1} CONFIG.PCW_SPI1_SPI1_IO {MIO 10 .. 15} CONFIG.PCW_SPI1_GRP_SS0_ENABLE {1} CONFIG.PCW_SPI1_GRP_SS0_IO {MIO 13} CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} CONFIG.PCW_USB_RESET_ENABLE {1} CONFIG.PCW_USB_RESET_SELECT {Share reset pin} CONFIG.PCW_USB0_RESET_ENABLE {1} CONFIG.PCW_USB0_RESET_IO {MIO 46} CONFIG.PCW_USB1_RESET_ENABLE {0} CONFIG.PCW_I2C0_RESET_ENABLE {0} CONFIG.PCW_I2C_RESET_ENABLE {1} CONFIG.PCW_I2C1_RESET_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} CONFIG.PCW_MIO_0_PULLUP {enabled} CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_0_DIRECTION {inout} CONFIG.PCW_MIO_0_SLEW {slow} CONFIG.PCW_MIO_1_PULLUP {enabled} CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_1_DIRECTION {out} CONFIG.PCW_MIO_1_SLEW {slow} CONFIG.PCW_MIO_2_PULLUP {disabled} CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_2_DIRECTION {inout} CONFIG.PCW_MIO_2_SLEW {slow} CONFIG.PCW_MIO_3_PULLUP {disabled} CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_3_DIRECTION {inout} CONFIG.PCW_MIO_3_SLEW {slow} CONFIG.PCW_MIO_4_PULLUP {disabled} CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_4_DIRECTION {inout} CONFIG.PCW_MIO_4_SLEW {slow} CONFIG.PCW_MIO_5_PULLUP {disabled} CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_5_DIRECTION {inout} CONFIG.PCW_MIO_5_SLEW {slow} CONFIG.PCW_MIO_6_PULLUP {disabled} CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_6_DIRECTION {out} CONFIG.PCW_MIO_6_SLEW {slow} CONFIG.PCW_MIO_7_PULLUP {disabled} CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_7_DIRECTION {out} CONFIG.PCW_MIO_7_SLEW {slow} CONFIG.PCW_MIO_8_PULLUP {disabled} CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_8_DIRECTION {out} CONFIG.PCW_MIO_8_SLEW {slow} CONFIG.PCW_MIO_9_PULLUP {enabled} CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_9_DIRECTION {inout} CONFIG.PCW_MIO_9_SLEW {slow} CONFIG.PCW_MIO_10_PULLUP {enabled} CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_10_DIRECTION {inout} CONFIG.PCW_MIO_10_SLEW {slow} CONFIG.PCW_MIO_11_PULLUP {enabled} CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_11_DIRECTION {inout} CONFIG.PCW_MIO_11_SLEW {slow} CONFIG.PCW_MIO_12_PULLUP {enabled} CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_12_DIRECTION {inout} CONFIG.PCW_MIO_12_SLEW {slow} CONFIG.PCW_MIO_13_PULLUP {enabled} CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_13_DIRECTION {inout} CONFIG.PCW_MIO_13_SLEW {slow} CONFIG.PCW_MIO_14_PULLUP {enabled} CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_14_DIRECTION {in} CONFIG.PCW_MIO_14_SLEW {slow} CONFIG.PCW_MIO_15_PULLUP {enabled} CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_15_DIRECTION {out} CONFIG.PCW_MIO_15_SLEW {slow} CONFIG.PCW_MIO_16_PULLUP {enabled} CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_16_DIRECTION {inout} CONFIG.PCW_MIO_16_SLEW {slow} CONFIG.PCW_MIO_17_PULLUP {enabled} CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_17_DIRECTION {inout} CONFIG.PCW_MIO_17_SLEW {slow} CONFIG.PCW_MIO_18_PULLUP {enabled} CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_18_DIRECTION {inout} CONFIG.PCW_MIO_18_SLEW {slow} CONFIG.PCW_MIO_19_PULLUP {enabled} CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_19_DIRECTION {inout} CONFIG.PCW_MIO_19_SLEW {slow} CONFIG.PCW_MIO_20_PULLUP {enabled} CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_20_DIRECTION {inout} CONFIG.PCW_MIO_20_SLEW {slow} CONFIG.PCW_MIO_21_PULLUP {enabled} CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_21_DIRECTION {inout} CONFIG.PCW_MIO_21_SLEW {slow} CONFIG.PCW_MIO_22_PULLUP {enabled} CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_22_DIRECTION {inout} CONFIG.PCW_MIO_22_SLEW {slow} CONFIG.PCW_MIO_23_PULLUP {enabled} CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_23_DIRECTION {inout} CONFIG.PCW_MIO_23_SLEW {slow} CONFIG.PCW_MIO_24_PULLUP {enabled} CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_24_DIRECTION {inout} CONFIG.PCW_MIO_24_SLEW {slow} CONFIG.PCW_MIO_25_PULLUP {enabled} CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_25_DIRECTION {inout} CONFIG.PCW_MIO_25_SLEW {slow} CONFIG.PCW_MIO_26_PULLUP {enabled} CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_26_DIRECTION {inout} CONFIG.PCW_MIO_26_SLEW {slow} CONFIG.PCW_MIO_27_PULLUP {enabled} CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_27_DIRECTION {inout} CONFIG.PCW_MIO_27_SLEW {slow} CONFIG.PCW_MIO_28_PULLUP {enabled} CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_28_DIRECTION {inout} CONFIG.PCW_MIO_28_SLEW {slow} CONFIG.PCW_MIO_29_PULLUP {enabled} CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_29_DIRECTION {in} CONFIG.PCW_MIO_29_SLEW {slow} CONFIG.PCW_MIO_30_PULLUP {enabled} CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_30_DIRECTION {out} CONFIG.PCW_MIO_30_SLEW {slow} CONFIG.PCW_MIO_31_PULLUP {enabled} CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_31_DIRECTION {in} CONFIG.PCW_MIO_31_SLEW {slow} CONFIG.PCW_MIO_32_PULLUP {enabled} CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_32_DIRECTION {inout} CONFIG.PCW_MIO_32_SLEW {slow} CONFIG.PCW_MIO_33_PULLUP {enabled} CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_33_DIRECTION {inout} CONFIG.PCW_MIO_33_SLEW {slow} CONFIG.PCW_MIO_34_PULLUP {enabled} CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_34_DIRECTION {inout} CONFIG.PCW_MIO_34_SLEW {slow} CONFIG.PCW_MIO_35_PULLUP {enabled} CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_35_DIRECTION {inout} CONFIG.PCW_MIO_35_SLEW {slow} CONFIG.PCW_MIO_36_PULLUP {enabled} CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_36_DIRECTION {in} CONFIG.PCW_MIO_36_SLEW {slow} CONFIG.PCW_MIO_37_PULLUP {enabled} CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_37_DIRECTION {inout} CONFIG.PCW_MIO_37_SLEW {slow} CONFIG.PCW_MIO_38_PULLUP {enabled} CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_38_DIRECTION {inout} CONFIG.PCW_MIO_38_SLEW {slow} CONFIG.PCW_MIO_39_PULLUP {enabled} CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_39_DIRECTION {inout} CONFIG.PCW_MIO_39_SLEW {slow} CONFIG.PCW_MIO_40_PULLUP {enabled} CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_40_DIRECTION {inout} CONFIG.PCW_MIO_40_SLEW {slow} CONFIG.PCW_MIO_41_PULLUP {enabled} CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_41_DIRECTION {inout} CONFIG.PCW_MIO_41_SLEW {slow} CONFIG.PCW_MIO_42_PULLUP {enabled} CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_42_DIRECTION {inout} CONFIG.PCW_MIO_42_SLEW {slow} CONFIG.PCW_MIO_43_PULLUP {enabled} CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_43_DIRECTION {inout} CONFIG.PCW_MIO_43_SLEW {slow} CONFIG.PCW_MIO_44_PULLUP {enabled} CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_44_DIRECTION {inout} CONFIG.PCW_MIO_44_SLEW {slow} CONFIG.PCW_MIO_45_PULLUP {enabled} CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_45_DIRECTION {inout} CONFIG.PCW_MIO_45_SLEW {slow} CONFIG.PCW_MIO_46_PULLUP {enabled} CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_46_DIRECTION {out} CONFIG.PCW_MIO_46_SLEW {slow} CONFIG.PCW_MIO_47_PULLUP {enabled} CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_47_DIRECTION {in} CONFIG.PCW_MIO_47_SLEW {slow} CONFIG.PCW_MIO_48_PULLUP {enabled} CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_48_DIRECTION {inout} CONFIG.PCW_MIO_48_SLEW {slow} CONFIG.PCW_MIO_49_PULLUP {enabled} CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_49_DIRECTION {inout} CONFIG.PCW_MIO_49_SLEW {slow} CONFIG.PCW_MIO_50_PULLUP {enabled} CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_50_DIRECTION {inout} CONFIG.PCW_MIO_50_SLEW {slow} CONFIG.PCW_MIO_51_PULLUP {enabled} CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_51_DIRECTION {inout} CONFIG.PCW_MIO_51_SLEW {slow} CONFIG.PCW_MIO_52_PULLUP {enabled} CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_52_DIRECTION {inout} CONFIG.PCW_MIO_52_SLEW {slow} CONFIG.PCW_MIO_53_PULLUP {enabled} CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_53_DIRECTION {inout} CONFIG.PCW_MIO_53_SLEW {slow} CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO} CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#mosi#miso#sclk#ss[0]#rx#tx#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#gpio[24]#gpio[25]#gpio[26]#gpio[27]#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#gpio[52]#gpio[53]} CONFIG.PCW_FPGA_FCLK0_ENABLE {1} CONFIG.PCW_FPGA_FCLK1_ENABLE {0} CONFIG.PCW_FPGA_FCLK2_ENABLE {0} CONFIG.PCW_FPGA_FCLK3_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
generate_target all [get_files  /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/AXI_TEST.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : </home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/AXI_TEST.bd> 
Wrote  : </home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ui/bd_6662279f.ui> 
VHDL Output written to : /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/synth/AXI_TEST.vhd
VHDL Output written to : /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/sim/AXI_TEST.vhd
VHDL Output written to : /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/hdl/AXI_TEST_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LED_CONTROLLER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_auto_pc_0/AXI_TEST_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/hw_handoff/AXI_TEST.hwh
Generated Block Design Tcl file /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/hw_handoff/AXI_TEST_bd.tcl
Generated Hardware Definition File /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/synth/AXI_TEST.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 9038.980 ; gain = 25.520 ; free physical = 129 ; free virtual = 9278
export_ip_user_files -of_objects [get_files /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/AXI_TEST.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/AXI_TEST.bd] -directory /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.ip_user_files/sim_scripts -ip_user_files_dir /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.ip_user_files -ipstatic_source_dir /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.cache/compile_simlib/modelsim} {questa=/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.cache/compile_simlib/questa} {ies=/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.cache/compile_simlib/ies} {xcelium=/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.cache/compile_simlib/xcelium} {vcs=/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.cache/compile_simlib/vcs} {riviera=/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Sep 12 12:49:24 2019] Launched synth_1...
Run output will be captured here: /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.runs/synth_1/runme.log
[Thu Sep 12 12:49:24 2019] Launched impl_1...
Run output will be captured here: /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.runs/impl_1/runme.log
file copy -force /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.runs/impl_1/AXI_TEST_wrapper.sysdef /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.sdk/AXI_TEST_wrapper.hdf

file copy -force /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.runs/impl_1/AXI_TEST_wrapper.sysdef /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.sdk/AXI_TEST_wrapper.hdf

launch_sdk -workspace /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.sdk -hwspec /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.sdk/AXI_TEST_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.sdk -hwspec /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.sdk/AXI_TEST_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000093A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000093A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000093A
set_property PROGRAM.FILE {/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.runs/impl_1/AXI_TEST_wrapper.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.runs/impl_1/AXI_TEST_wrapper.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.runs/impl_1/AXI_TEST_wrapper.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARREADY} }
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes AXI_TEST_i/ps7_0_axi_periph_M00_AXI_ARREADY -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-12 13:10:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-12 13:10:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000093A
refresh_design
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_processing_system7_0_0/AXI_TEST_processing_system7_0_0.xdc] for cell 'AXI_TEST_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_processing_system7_0_0/AXI_TEST_processing_system7_0_0.xdc] for cell 'AXI_TEST_i/processing_system7_0/inst'
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_rst_ps7_0_50M_0/AXI_TEST_rst_ps7_0_50M_0_board.xdc] for cell 'AXI_TEST_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_rst_ps7_0_50M_0/AXI_TEST_rst_ps7_0_50M_0_board.xdc] for cell 'AXI_TEST_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_rst_ps7_0_50M_0/AXI_TEST_rst_ps7_0_50M_0.xdc] for cell 'AXI_TEST_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/ip/AXI_TEST_rst_ps7_0_50M_0/AXI_TEST_rst_ps7_0_50M_0.xdc] for cell 'AXI_TEST_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 9160.832 ; gain = 0.000 ; free physical = 151 ; free virtual = 8996
open_bd_design {/home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sources_1/bd/AXI_TEST/AXI_TEST.bd}
file mkdir /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sim_1/new/AXI_tb.v w ]
add_files -fileset sim_1 /home/necryotiks/Documents/Repos/WSU-CPTE/Module_3/Module_3.srcs/sim_1/new/AXI_tb.v
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 13 22:33:22 2019...
