Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Apr 09 11:50:42 2021
| Host         : DESKTOP-V2DGADJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 37 register/latch pins with no clock driven by root clock pin: timestone/pulse_1Hz_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: timestone/pulse_500Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 122 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 54 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.137        0.000                      0                  106        0.043        0.000                      0                  106        3.000        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.137        0.000                      0                  106        0.361        0.000                      0                  106       13.360        0.000                       0                    56  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.166        0.000                      0                  106        0.361        0.000                      0                  106       13.360        0.000                       0                    56  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.137        0.000                      0                  106        0.043        0.000                      0                  106  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.137        0.000                      0                  106        0.043        0.000                      0                  106  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.137ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.318   198.748    
    SLICE_X50Y90         FDSE (Setup_fdse_C_S)       -0.524   198.224    timestone/divider_count_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.224    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.137    

Slack (MET) :             194.137ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.318   198.748    
    SLICE_X50Y90         FDRE (Setup_fdre_C_R)       -0.524   198.224    timestone/divider_count_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.224    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.137    

Slack (MET) :             194.137ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.318   198.748    
    SLICE_X50Y90         FDSE (Setup_fdse_C_S)       -0.524   198.224    timestone/divider_count_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.224    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.137    

Slack (MET) :             194.137ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.318   198.748    
    SLICE_X50Y90         FDSE (Setup_fdse_C_S)       -0.524   198.224    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.224    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.137    

Slack (MET) :             194.287ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.225    timestone/divider_count_1Hz_reg[13]
  -------------------------------------------------------------------
                         required time                        198.225    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.287    

Slack (MET) :             194.287ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[14]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.225    timestone/divider_count_1Hz_reg[14]
  -------------------------------------------------------------------
                         required time                        198.225    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.287    

Slack (MET) :             194.287ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.225    timestone/divider_count_1Hz_reg[15]
  -------------------------------------------------------------------
                         required time                        198.225    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.287    

Slack (MET) :             194.287ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.225    timestone/divider_count_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                        198.225    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.287    

Slack (MET) :             194.301ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.120ns (23.057%)  route 3.737ns (76.943%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.813     3.948    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.601   199.090    
                         clock uncertainty           -0.318   198.773    
    SLICE_X50Y89         FDRE (Setup_fdre_C_R)       -0.524   198.249    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.249    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                194.301    

Slack (MET) :             194.301ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.120ns (23.057%)  route 3.737ns (76.943%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.813     3.948    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.601   199.090    
                         clock uncertainty           -0.318   198.773    
    SLICE_X50Y89         FDRE (Setup_fdre_C_R)       -0.524   198.249    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.249    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                194.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.288ns (60.105%)  route 0.191ns (39.895%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.120 r  timestone/divider_count_500Hz0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.120    timestone/data0[1]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.308ns (61.704%)  route 0.191ns (38.296%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.100 r  timestone/divider_count_500Hz0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.100    timestone/data0[3]
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDSE (Hold_fdse_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.316ns (62.308%)  route 0.191ns (37.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.092 r  timestone/divider_count_500Hz0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.092    timestone/data0[2]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.330ns (63.320%)  route 0.191ns (36.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.078 r  timestone/divider_count_500Hz0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.078    timestone/data0[4]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.368ns (65.813%)  route 0.191ns (34.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  timestone/divider_count_500Hz0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.040    timestone/data0[5]
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.105    -0.478    timestone/divider_count_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.379ns (66.473%)  route 0.191ns (33.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.029 r  timestone/divider_count_500Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.029    timestone/data0[7]
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X49Y92         FDSE (Hold_fdse_C_D)         0.105    -0.478    timestone/divider_count_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.274ns (46.711%)  route 0.313ns (53.289%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  timestone/divider_count_1Hz_reg[11]/Q
                         net (fo=3, routed)           0.313    -0.124    timestone/divider_count_1Hz[11]
    SLICE_X50Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.079 r  timestone/divider_count_1Hz0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.079    timestone/divider_count_1Hz0_carry__1_i_2_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.014 r  timestone/divider_count_1Hz0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.014    timestone/divider_count_1Hz0_carry__1_n_5
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[11]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.134    -0.466    timestone/divider_count_1Hz_reg[11]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.274ns (46.711%)  route 0.313ns (53.289%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  timestone/divider_count_1Hz_reg[15]/Q
                         net (fo=3, routed)           0.313    -0.124    timestone/divider_count_1Hz[15]
    SLICE_X50Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.079 r  timestone/divider_count_1Hz0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    -0.079    timestone/divider_count_1Hz0_carry__2_i_2_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.014 r  timestone/divider_count_1Hz0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.014    timestone/divider_count_1Hz0_carry__2_n_5
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.134    -0.466    timestone/divider_count_1Hz_reg[15]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.274ns (45.988%)  route 0.322ns (54.012%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[19]/Q
                         net (fo=3, routed)           0.322    -0.113    timestone/divider_count_1Hz[19]
    SLICE_X50Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.068 r  timestone/divider_count_1Hz0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    -0.068    timestone/divider_count_1Hz0_carry__3_i_2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.003 r  timestone/divider_count_1Hz0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_1Hz0_carry__3_n_5
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.134    -0.465    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.274ns (45.988%)  route 0.322ns (54.012%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[23]/Q
                         net (fo=4, routed)           0.322    -0.113    timestone/divider_count_1Hz[23]
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.068 r  timestone/divider_count_1Hz0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    -0.068    timestone/divider_count_1Hz0_carry__4_i_2_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.003 r  timestone/divider_count_1Hz0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_1Hz0_carry__4_n_5
    SLICE_X50Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.134    -0.465    timestone/divider_count_1Hz_reg[23]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.462    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   timestone/dormammu/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y89     timestone/divider_count_1Hz_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X50Y91     timestone/divider_count_1Hz_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y91     timestone/divider_count_1Hz_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y91     timestone/divider_count_1Hz_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X50Y92     timestone/divider_count_1Hz_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y92     timestone/divider_count_1Hz_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y92     timestone/divider_count_1Hz_reg[16]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X50Y93     timestone/divider_count_1Hz_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[20]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     timestone/divider_count_1Hz_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y94     timestone/pulse_1Hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y89     timestone/divider_count_1Hz_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y89     timestone/divider_count_1Hz_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y89     timestone/divider_count_1Hz_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y89     timestone/divider_count_1Hz_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[20]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   timestone/dormammu/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.166ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.289   198.776    
    SLICE_X50Y90         FDSE (Setup_fdse_C_S)       -0.524   198.252    timestone/divider_count_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.252    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.166    

Slack (MET) :             194.166ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.289   198.776    
    SLICE_X50Y90         FDRE (Setup_fdre_C_R)       -0.524   198.252    timestone/divider_count_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.252    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.166    

Slack (MET) :             194.166ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.289   198.776    
    SLICE_X50Y90         FDSE (Setup_fdse_C_S)       -0.524   198.252    timestone/divider_count_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.252    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.166    

Slack (MET) :             194.166ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.289   198.776    
    SLICE_X50Y90         FDSE (Setup_fdse_C_S)       -0.524   198.252    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.252    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.166    

Slack (MET) :             194.315ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.289   198.777    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.253    timestone/divider_count_1Hz_reg[13]
  -------------------------------------------------------------------
                         required time                        198.253    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.315    

Slack (MET) :             194.315ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[14]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.289   198.777    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.253    timestone/divider_count_1Hz_reg[14]
  -------------------------------------------------------------------
                         required time                        198.253    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.315    

Slack (MET) :             194.315ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.289   198.777    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.253    timestone/divider_count_1Hz_reg[15]
  -------------------------------------------------------------------
                         required time                        198.253    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.315    

Slack (MET) :             194.315ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.289   198.777    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.253    timestone/divider_count_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                        198.253    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.315    

Slack (MET) :             194.329ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.120ns (23.057%)  route 3.737ns (76.943%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.813     3.948    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.601   199.090    
                         clock uncertainty           -0.289   198.801    
    SLICE_X50Y89         FDRE (Setup_fdre_C_R)       -0.524   198.277    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.277    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                194.329    

Slack (MET) :             194.329ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.120ns (23.057%)  route 3.737ns (76.943%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.813     3.948    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.601   199.090    
                         clock uncertainty           -0.289   198.801    
    SLICE_X50Y89         FDRE (Setup_fdre_C_R)       -0.524   198.277    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.277    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                194.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.288ns (60.105%)  route 0.191ns (39.895%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.120 r  timestone/divider_count_500Hz0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.120    timestone/data0[1]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.308ns (61.704%)  route 0.191ns (38.296%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.100 r  timestone/divider_count_500Hz0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.100    timestone/data0[3]
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDSE (Hold_fdse_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.316ns (62.308%)  route 0.191ns (37.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.092 r  timestone/divider_count_500Hz0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.092    timestone/data0[2]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.330ns (63.320%)  route 0.191ns (36.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.078 r  timestone/divider_count_500Hz0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.078    timestone/data0[4]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.481    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.368ns (65.813%)  route 0.191ns (34.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  timestone/divider_count_500Hz0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.040    timestone/data0[5]
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.105    -0.478    timestone/divider_count_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.379ns (66.473%)  route 0.191ns (33.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.029 r  timestone/divider_count_500Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.029    timestone/data0[7]
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X49Y92         FDSE (Hold_fdse_C_D)         0.105    -0.478    timestone/divider_count_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.274ns (46.711%)  route 0.313ns (53.289%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  timestone/divider_count_1Hz_reg[11]/Q
                         net (fo=3, routed)           0.313    -0.124    timestone/divider_count_1Hz[11]
    SLICE_X50Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.079 r  timestone/divider_count_1Hz0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.079    timestone/divider_count_1Hz0_carry__1_i_2_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.014 r  timestone/divider_count_1Hz0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.014    timestone/divider_count_1Hz0_carry__1_n_5
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[11]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.134    -0.466    timestone/divider_count_1Hz_reg[11]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.274ns (46.711%)  route 0.313ns (53.289%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  timestone/divider_count_1Hz_reg[15]/Q
                         net (fo=3, routed)           0.313    -0.124    timestone/divider_count_1Hz[15]
    SLICE_X50Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.079 r  timestone/divider_count_1Hz0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    -0.079    timestone/divider_count_1Hz0_carry__2_i_2_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.014 r  timestone/divider_count_1Hz0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.014    timestone/divider_count_1Hz0_carry__2_n_5
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.134    -0.466    timestone/divider_count_1Hz_reg[15]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.274ns (45.988%)  route 0.322ns (54.012%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[19]/Q
                         net (fo=3, routed)           0.322    -0.113    timestone/divider_count_1Hz[19]
    SLICE_X50Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.068 r  timestone/divider_count_1Hz0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    -0.068    timestone/divider_count_1Hz0_carry__3_i_2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.003 r  timestone/divider_count_1Hz0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_1Hz0_carry__3_n_5
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.134    -0.465    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.274ns (45.988%)  route 0.322ns (54.012%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[23]/Q
                         net (fo=4, routed)           0.322    -0.113    timestone/divider_count_1Hz[23]
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.068 r  timestone/divider_count_1Hz0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    -0.068    timestone/divider_count_1Hz0_carry__4_i_2_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.003 r  timestone/divider_count_1Hz0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_1Hz0_carry__4_n_5
    SLICE_X50Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.134    -0.465    timestone/divider_count_1Hz_reg[23]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.462    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   timestone/dormammu/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y89     timestone/divider_count_1Hz_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X50Y91     timestone/divider_count_1Hz_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y91     timestone/divider_count_1Hz_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y91     timestone/divider_count_1Hz_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X50Y92     timestone/divider_count_1Hz_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y92     timestone/divider_count_1Hz_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y92     timestone/divider_count_1Hz_reg[16]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X50Y93     timestone/divider_count_1Hz_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[20]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     timestone/divider_count_1Hz_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y94     timestone/pulse_1Hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y89     timestone/divider_count_1Hz_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y89     timestone/divider_count_1Hz_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y89     timestone/divider_count_1Hz_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y89     timestone/divider_count_1Hz_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     timestone/divider_count_1Hz_reg[20]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     timestone/divider_count_1Hz_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   timestone/dormammu/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.137ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.318   198.748    
    SLICE_X50Y90         FDSE (Setup_fdse_C_S)       -0.524   198.224    timestone/divider_count_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.224    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.137    

Slack (MET) :             194.137ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.318   198.748    
    SLICE_X50Y90         FDRE (Setup_fdre_C_R)       -0.524   198.224    timestone/divider_count_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.224    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.137    

Slack (MET) :             194.137ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.318   198.748    
    SLICE_X50Y90         FDSE (Setup_fdse_C_S)       -0.524   198.224    timestone/divider_count_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.224    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.137    

Slack (MET) :             194.137ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.318   198.748    
    SLICE_X50Y90         FDSE (Setup_fdse_C_S)       -0.524   198.224    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.224    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.137    

Slack (MET) :             194.287ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.225    timestone/divider_count_1Hz_reg[13]
  -------------------------------------------------------------------
                         required time                        198.225    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.287    

Slack (MET) :             194.287ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[14]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.225    timestone/divider_count_1Hz_reg[14]
  -------------------------------------------------------------------
                         required time                        198.225    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.287    

Slack (MET) :             194.287ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.225    timestone/divider_count_1Hz_reg[15]
  -------------------------------------------------------------------
                         required time                        198.225    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.287    

Slack (MET) :             194.287ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.225    timestone/divider_count_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                        198.225    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.287    

Slack (MET) :             194.301ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.120ns (23.057%)  route 3.737ns (76.943%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.813     3.948    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.601   199.090    
                         clock uncertainty           -0.318   198.773    
    SLICE_X50Y89         FDRE (Setup_fdre_C_R)       -0.524   198.249    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.249    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                194.301    

Slack (MET) :             194.301ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.120ns (23.057%)  route 3.737ns (76.943%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.813     3.948    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.601   199.090    
                         clock uncertainty           -0.318   198.773    
    SLICE_X50Y89         FDRE (Setup_fdre_C_R)       -0.524   198.249    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.249    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                194.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.288ns (60.105%)  route 0.191ns (39.895%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.120 r  timestone/divider_count_500Hz0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.120    timestone/data0[1]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.308ns (61.704%)  route 0.191ns (38.296%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.100 r  timestone/divider_count_500Hz0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.100    timestone/data0[3]
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDSE (Hold_fdse_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.316ns (62.308%)  route 0.191ns (37.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.092 r  timestone/divider_count_500Hz0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.092    timestone/data0[2]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.330ns (63.320%)  route 0.191ns (36.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.078 r  timestone/divider_count_500Hz0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.078    timestone/data0[4]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.368ns (65.813%)  route 0.191ns (34.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  timestone/divider_count_500Hz0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.040    timestone/data0[5]
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.105    -0.161    timestone/divider_count_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.379ns (66.473%)  route 0.191ns (33.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.029 r  timestone/divider_count_500Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.029    timestone/data0[7]
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X49Y92         FDSE (Hold_fdse_C_D)         0.105    -0.161    timestone/divider_count_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.274ns (46.711%)  route 0.313ns (53.289%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  timestone/divider_count_1Hz_reg[11]/Q
                         net (fo=3, routed)           0.313    -0.124    timestone/divider_count_1Hz[11]
    SLICE_X50Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.079 r  timestone/divider_count_1Hz0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.079    timestone/divider_count_1Hz0_carry__1_i_2_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.014 r  timestone/divider_count_1Hz0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.014    timestone/divider_count_1Hz0_carry__1_n_5
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[11]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.134    -0.149    timestone/divider_count_1Hz_reg[11]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.274ns (46.711%)  route 0.313ns (53.289%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  timestone/divider_count_1Hz_reg[15]/Q
                         net (fo=3, routed)           0.313    -0.124    timestone/divider_count_1Hz[15]
    SLICE_X50Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.079 r  timestone/divider_count_1Hz0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    -0.079    timestone/divider_count_1Hz0_carry__2_i_2_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.014 r  timestone/divider_count_1Hz0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.014    timestone/divider_count_1Hz0_carry__2_n_5
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.134    -0.149    timestone/divider_count_1Hz_reg[15]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.274ns (45.988%)  route 0.322ns (54.012%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[19]/Q
                         net (fo=3, routed)           0.322    -0.113    timestone/divider_count_1Hz[19]
    SLICE_X50Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.068 r  timestone/divider_count_1Hz0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    -0.068    timestone/divider_count_1Hz0_carry__3_i_2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.003 r  timestone/divider_count_1Hz0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_1Hz0_carry__3_n_5
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.134    -0.148    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.274ns (45.988%)  route 0.322ns (54.012%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[23]/Q
                         net (fo=4, routed)           0.322    -0.113    timestone/divider_count_1Hz[23]
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.068 r  timestone/divider_count_1Hz0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    -0.068    timestone/divider_count_1Hz0_carry__4_i_2_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.003 r  timestone/divider_count_1Hz0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_1Hz0_carry__4_n_5
    SLICE_X50Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.134    -0.148    timestone/divider_count_1Hz_reg[23]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.137ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[5]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.318   198.748    
    SLICE_X50Y90         FDSE (Setup_fdse_C_S)       -0.524   198.224    timestone/divider_count_1Hz_reg[5]
  -------------------------------------------------------------------
                         required time                        198.224    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.137    

Slack (MET) :             194.137ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDRE                                         r  timestone/divider_count_1Hz_reg[6]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.318   198.748    
    SLICE_X50Y90         FDRE (Setup_fdre_C_R)       -0.524   198.224    timestone/divider_count_1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                        198.224    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.137    

Slack (MET) :             194.137ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[7]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.318   198.748    
    SLICE_X50Y90         FDSE (Setup_fdse_C_S)       -0.524   198.224    timestone/divider_count_1Hz_reg[7]
  -------------------------------------------------------------------
                         required time                        198.224    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.137    

Slack (MET) :             194.137ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.120ns (22.419%)  route 3.876ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.951     4.086    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y90         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.576   199.065    
                         clock uncertainty           -0.318   198.748    
    SLICE_X50Y90         FDSE (Setup_fdse_C_S)       -0.524   198.224    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                        198.224    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                194.137    

Slack (MET) :             194.287ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDSE                                         r  timestone/divider_count_1Hz_reg[13]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X50Y92         FDSE (Setup_fdse_C_S)       -0.524   198.225    timestone/divider_count_1Hz_reg[13]
  -------------------------------------------------------------------
                         required time                        198.225    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.287    

Slack (MET) :             194.287ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[14]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.225    timestone/divider_count_1Hz_reg[14]
  -------------------------------------------------------------------
                         required time                        198.225    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.287    

Slack (MET) :             194.287ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.225    timestone/divider_count_1Hz_reg[15]
  -------------------------------------------------------------------
                         required time                        198.225    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.287    

Slack (MET) :             194.287ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.120ns (23.105%)  route 3.727ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 198.490 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.803     3.938    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.510   198.490    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
                         clock pessimism              0.576   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X50Y92         FDRE (Setup_fdre_C_R)       -0.524   198.225    timestone/divider_count_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                        198.225    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                194.287    

Slack (MET) :             194.301ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.120ns (23.057%)  route 3.737ns (76.943%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.813     3.948    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[1]/C
                         clock pessimism              0.601   199.090    
                         clock uncertainty           -0.318   198.773    
    SLICE_X50Y89         FDRE (Setup_fdre_C_R)       -0.524   198.249    timestone/divider_count_1Hz_reg[1]
  -------------------------------------------------------------------
                         required time                        198.249    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                194.301    

Slack (MET) :             194.301ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.120ns (23.057%)  route 3.737ns (76.943%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 198.489 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.630    -0.910    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.392 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=3, routed)           1.367     0.975    timestone/divider_count_1Hz[2]
    SLICE_X51Y89         LUT4 (Prop_lut4_I0_O)        0.152     1.127 f  timestone/divider_count_1Hz[25]_i_6/O
                         net (fo=1, routed)           0.405     1.532    timestone/divider_count_1Hz[25]_i_6_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I4_O)        0.326     1.858 f  timestone/divider_count_1Hz[25]_i_3/O
                         net (fo=2, routed)           1.153     3.011    timestone/divider_count_1Hz[25]_i_3_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124     3.135 r  timestone/divider_count_1Hz[25]_i_1/O
                         net (fo=26, routed)          0.813     3.948    timestone/divider_count_1Hz[25]_i_1_n_0
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509   198.489    timestone/clk_5MHz
    SLICE_X50Y89         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.601   199.090    
                         clock uncertainty           -0.318   198.773    
    SLICE_X50Y89         FDRE (Setup_fdre_C_R)       -0.524   198.249    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                        198.249    
                         arrival time                          -3.948    
  -------------------------------------------------------------------
                         slack                                194.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.288ns (60.105%)  route 0.191ns (39.895%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.120 r  timestone/divider_count_500Hz0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.120    timestone/data0[1]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[1]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.308ns (61.704%)  route 0.191ns (38.296%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.100 r  timestone/divider_count_500Hz0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.100    timestone/data0[3]
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDSE                                         r  timestone/divider_count_500Hz_reg[3]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDSE (Hold_fdse_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.316ns (62.308%)  route 0.191ns (37.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.092 r  timestone/divider_count_500Hz0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.092    timestone/data0[2]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[2]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.330ns (63.320%)  route 0.191ns (36.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189    -0.078 r  timestone/divider_count_500Hz0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.078    timestone/data0[4]
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[4]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.164    timestone/divider_count_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.368ns (65.813%)  route 0.191ns (34.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.040 r  timestone/divider_count_500Hz0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.040    timestone/data0[5]
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDRE                                         r  timestone/divider_count_500Hz_reg[5]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.105    -0.161    timestone/divider_count_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 timestone/divider_count_500Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_500Hz_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.379ns (66.473%)  route 0.191ns (33.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X48Y91         FDRE                                         r  timestone/divider_count_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  timestone/divider_count_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.191    -0.267    timestone/divider_count_500Hz[0]
    SLICE_X49Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.094 r  timestone/divider_count_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.094    timestone/divider_count_500Hz0_carry_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.029 r  timestone/divider_count_500Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.029    timestone/data0[7]
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X49Y92         FDSE                                         r  timestone/divider_count_500Hz_reg[7]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X49Y92         FDSE (Hold_fdse_C_D)         0.105    -0.161    timestone/divider_count_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.274ns (46.711%)  route 0.313ns (53.289%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  timestone/divider_count_1Hz_reg[11]/Q
                         net (fo=3, routed)           0.313    -0.124    timestone/divider_count_1Hz[11]
    SLICE_X50Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.079 r  timestone/divider_count_1Hz0_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.079    timestone/divider_count_1Hz0_carry__1_i_2_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.014 r  timestone/divider_count_1Hz0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.014    timestone/divider_count_1Hz0_carry__1_n_5
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X50Y91         FDRE                                         r  timestone/divider_count_1Hz_reg[11]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X50Y91         FDRE (Hold_fdre_C_D)         0.134    -0.149    timestone/divider_count_1Hz_reg[11]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.274ns (46.711%)  route 0.313ns (53.289%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.564    -0.600    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.436 f  timestone/divider_count_1Hz_reg[15]/Q
                         net (fo=3, routed)           0.313    -0.124    timestone/divider_count_1Hz[15]
    SLICE_X50Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.079 r  timestone/divider_count_1Hz0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    -0.079    timestone/divider_count_1Hz0_carry__2_i_2_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.014 r  timestone/divider_count_1Hz0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.014    timestone/divider_count_1Hz0_carry__2_n_5
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.834    -0.839    timestone/clk_5MHz
    SLICE_X50Y92         FDRE                                         r  timestone/divider_count_1Hz_reg[15]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.134    -0.149    timestone/divider_count_1Hz_reg[15]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.274ns (45.988%)  route 0.322ns (54.012%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[19]/Q
                         net (fo=3, routed)           0.322    -0.113    timestone/divider_count_1Hz[19]
    SLICE_X50Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.068 r  timestone/divider_count_1Hz0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    -0.068    timestone/divider_count_1Hz0_carry__3_i_2_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.003 r  timestone/divider_count_1Hz0_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_1Hz0_carry__3_n_5
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.134    -0.148    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.274ns (45.988%)  route 0.322ns (54.012%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X50Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  timestone/divider_count_1Hz_reg[23]/Q
                         net (fo=4, routed)           0.322    -0.113    timestone/divider_count_1Hz[23]
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.068 r  timestone/divider_count_1Hz0_carry__4_i_2/O
                         net (fo=1, routed)           0.000    -0.068    timestone/divider_count_1Hz0_carry__4_i_2_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.003 r  timestone/divider_count_1Hz0_carry__4/O[2]
                         net (fo=1, routed)           0.000    -0.003    timestone/divider_count_1Hz0_carry__4_n_5
    SLICE_X50Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=54, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X50Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.134    -0.148    timestone/divider_count_1Hz_reg[23]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.144    





