{
  "3467546392":
  {
    "nodes":
    [
      {
        "name":"histogram.B0.runOnce"
        , "id":3467600528
        , "start":"0"
        , "end":"17"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"?"
            , "id":3470312080
            , "start":"0"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Start Cycle":"0"
                , "Latency":"17"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"histogram.B1.start"
        , "id":3467733616
        , "start":"17"
        , "end":"127"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 0"
            , "id":3470274912
            , "start":"17"
            , "end":"52"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"35"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":3479727488
                , "start":"21"
                , "end":"52"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"16"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"?"
            , "id":3477308048
            , "start":"52"
            , "end":"69"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Start Cycle":"35"
                , "Latency":"17"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                  , "line":9
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"RD"
            , "id":3471519760
            , "start":"69"
            , "end":"93"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Stream Read"
                , "Width":"128 bits"
                , "Depth":"0"
                , "Stream Name":"call.histogram"
                , "Stall-free":"No"
                , "Start Cycle":"52"
                , "Latency":"24"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                  , "line":9
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 1"
            , "id":3470527664
            , "start":"93"
            , "end":"127"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"76"
                , "Cluster Latency":"34"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Compare"
                , "id":3476758816
                , "start":"93"
                , "end":"94"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Start Cycle":"76"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":3476537392
                , "start":"94"
                , "end":"95"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Start Cycle":"77"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3476537744
                , "start":"95"
                , "end":"95"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Start Cycle":"78"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3479777424
                , "start":"96"
                , "end":"96"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":3480171904
                , "start":"96"
                , "end":"96"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Start Cycle":"79"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":3476758464
                , "start":"94"
                , "end":"94"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Start Cycle":"77"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":3477037920
                , "start":"94"
                , "end":"94"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Start Cycle":"77"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":3475104640
                , "start":"96"
                , "end":"127"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"79"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"histogram.B2"
        , "id":3467066800
        , "start":"127"
        , "end":"173"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 2"
            , "id":3470648160
            , "start":"127"
            , "end":"173"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"46"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"FFwd Dest"
                , "id":3470766336
                , "start":"131"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":3471360112
                , "start":"131"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":3473054720
                , "start":"132"
                , "end":"132"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":3480234176
                , "start":"131"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":3479172288
                , "start":"131"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":3472711744
                , "start":"131"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'i'"
                , "id":3471360464
                , "start":"131"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":18
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":3478295072
                , "start":"131"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":29
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":3475635456
                , "start":"131"
                , "end":"135"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"4"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":29
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":3470715424
                , "start":"135"
                , "end":"135"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":31
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":3473407824
                , "start":"132"
                , "end":"132"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":3470542256
                , "start":"131"
                , "end":"132"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":30
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":3472712096
                , "start":"132"
                , "end":"136"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"5"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":30
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":3470665536
                , "start":"131"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"hist"
                , "id":3470565008
                , "start":"135"
                , "end":"135"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"hist"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":32
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":3470665888
                , "start":"135"
                , "end":"136"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":31
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 +"
                , "id":3474888464
                , "start":"136"
                , "end":"141"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Add"
                    , "Start Cycle":"9"
                    , "Latency":"5"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":32
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":3470231840
                , "start":"131"
                , "end":"131"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":27
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":3472636816
                , "start":"141"
                , "end":"142"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"32 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                      , "line":32
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":3478946096
                , "start":"142"
                , "end":"173"
                , "details":
                [
                  {
                    "type":"table"
                    , "Start Cycle":"15"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"histogram.B3"
        , "id":3467066880
        , "start":"173"
        , "end":"214"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"WR"
            , "id":3471527200
            , "start":"173"
            , "end":"197"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Stream Write"
                , "Width":"1 bit"
                , "Depth":"0"
                , "Stream Name":"return.histogram"
                , "Stall-free":"No"
                , "Start Cycle":"0"
                , "Latency":"24"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/dirren/IntelHLS/histogram/histogram.cpp"
                  , "line":41
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":3476758464
        , "to":3477037920
      }
      , {
        "from":3467066880
        , "to":3467733616
      }
      , {
        "from":3479777424
        , "to":3480171904
      }
      , {
        "from":3476758816
        , "to":3476537392
      }
      , {
        "from":3476537392
        , "to":3476537744
      }
      , {
        "from":3475635456
        , "to":3470715424
      }
      , {
        "from":3467600528
        , "to":3467733616
      }
      , {
        "from":3471360464
        , "to":3470542256
      }
      , {
        "from":3471360464
        , "to":3473407824
      }
      , {
        "from":3471360464
        , "to":3478295072
      }
      , {
        "from":3471519760
        , "to":3470527664
      }
      , {
        "from":3467733616
        , "to":3467066800
      }
      , {
        "from":3470665888
        , "to":3474888464
      }
      , {
        "from":3476537744
        , "to":3479777424
      }
      , {
        "from":3470766336
        , "to":3471360112
      }
      , {
        "from":3471360112
        , "to":3470231840
      }
      , {
        "from":3471360112
        , "to":3470665536
      }
      , {
        "from":3471360112
        , "to":3472711744
      }
      , {
        "from":3471360112
        , "to":3479172288
      }
      , {
        "from":3477308048
        , "to":3471519760
      }
      , {
        "from":3473054720
        , "to":3478946096
      }
      , {
        "from":3480234176
        , "to":3478946096
      }
      , {
        "from":3472711744
        , "to":3472712096
      }
      , {
        "from":3479172288
        , "to":3475635456
      }
      , {
        "from":3478295072
        , "to":3475635456
      }
      , {
        "from":3470715424
        , "to":3470665888
      }
      , {
        "from":3470715424
        , "to":3472636816
      }
      , {
        "from":3470565008
        , "to":3470665888
      }
      , {
        "from":3470542256
        , "to":3472712096
      }
      , {
        "from":3472712096
        , "to":3474888464
      }
      , {
        "from":3467066800
        , "to":3467066880
      }
      , {
        "from":3470665536
        , "to":3470665888
      }
      , {
        "from":3474888464
        , "to":3472636816
      }
      , {
        "from":3470231840
        , "to":3472636816
      }
    ]
  }
}
