{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731506355048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731506355049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 08:59:14 2024 " "Processing started: Wed Nov 13 08:59:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731506355049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731506355049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731506355049 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731506355603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355965 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506355965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: uart_cpu_jtag_debug_module_translator-rtl" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355967 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_translator " "Found entity 1: uart_cpu_jtag_debug_module_translator" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506355967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_memoria_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_memoria_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_memoria_s1_translator-rtl " "Found design unit 1: uart_memoria_s1_translator-rtl" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355971 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria_s1_translator " "Found entity 1: uart_memoria_s1_translator" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506355971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_jtag_avalon_jtag_slave_translator-rtl " "Found design unit 1: uart_jtag_avalon_jtag_slave_translator-rtl" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355974 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_avalon_jtag_slave_translator " "Found entity 1: uart_jtag_avalon_jtag_slave_translator" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506355974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_leds_s1_translator-rtl " "Found design unit 1: uart_leds_s1_translator-rtl" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355976 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_leds_s1_translator " "Found entity 1: uart_leds_s1_translator" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506355976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_uart_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_uart_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_uart_s1_translator-rtl " "Found design unit 1: uart_uart_s1_translator-rtl" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355979 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_s1_translator " "Found entity 1: uart_uart_s1_translator" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506355979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_instruction_master_translator-rtl " "Found design unit 1: uart_cpu_instruction_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355981 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_instruction_master_translator " "Found entity 1: uart_cpu_instruction_master_translator" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506355981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_cpu_data_master_translator-rtl " "Found design unit 1: uart_cpu_data_master_translator-rtl" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355984 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_data_master_translator " "Found entity 1: uart_cpu_data_master_translator" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506355984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_irq_mapper " "Found entity 1: uart_irq_mapper" {  } { { "uart/synthesis/submodules/uart_irq_mapper.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506355986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355989 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506355989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux_001 " "Found entity 1: uart_rsp_xbar_mux_001" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506355991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_mux " "Found entity 1: uart_rsp_xbar_mux" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506355994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rsp_xbar_demux_002 " "Found entity 1: uart_rsp_xbar_demux_002" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506355996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_mux " "Found entity 1: uart_cmd_xbar_mux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506355998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506355998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux_001 " "Found entity 1: uart_cmd_xbar_demux_001" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cmd_xbar_demux " "Found entity 1: uart_cmd_xbar_demux" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_demux.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router_002.sv(48) " "Verilog HDL Declaration information at uart_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731506356009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router_002.sv(49) " "Verilog HDL Declaration information at uart_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731506356009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_002_default_decode " "Found entity 1: uart_id_router_002_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356010 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router_002 " "Found entity 2: uart_id_router_002" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_id_router.sv(48) " "Verilog HDL Declaration information at uart_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731506356011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_id_router.sv(49) " "Verilog HDL Declaration information at uart_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731506356011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_id_router_default_decode " "Found entity 1: uart_id_router_default_decode" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356012 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_id_router " "Found entity 2: uart_id_router" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router_001.sv(48) " "Verilog HDL Declaration information at uart_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731506356013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router_001.sv(49) " "Verilog HDL Declaration information at uart_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731506356014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_001_default_decode " "Found entity 1: uart_addr_router_001_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356014 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router_001 " "Found entity 2: uart_addr_router_001" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_addr_router.sv(48) " "Verilog HDL Declaration information at uart_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731506356018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_addr_router.sv(49) " "Verilog HDL Declaration information at uart_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731506356018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_addr_router_default_decode " "Found entity 1: uart_addr_router_default_decode" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356019 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_addr_router " "Found entity 2: uart_addr_router" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_uart_tx " "Found entity 1: uart_uart_tx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356041 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_uart_rx_stimulus_source " "Found entity 2: uart_uart_rx_stimulus_source" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356041 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_uart_rx " "Found entity 3: uart_uart_rx" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356041 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_uart_regs " "Found entity 4: uart_uart_regs" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356041 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_uart " "Found entity 5: uart_uart" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_botones.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_botones.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_botones " "Found entity 1: uart_botones" {  } { { "uart/synthesis/submodules/uart_botones.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_botones.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_leds " "Found entity 1: uart_leds" {  } { { "uart/synthesis/submodules/uart_leds.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_sim_scfifo_w " "Found entity 1: uart_jtag_sim_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356048 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_jtag_scfifo_w " "Found entity 2: uart_jtag_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356048 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_jtag_sim_scfifo_r " "Found entity 3: uart_jtag_sim_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356048 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_jtag_scfifo_r " "Found entity 4: uart_jtag_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356048 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_jtag " "Found entity 5: uart_jtag" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_memoria " "Found entity 1: uart_memoria" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file uart/synthesis/submodules/uart_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_register_bank_a_module " "Found entity 1: uart_cpu_register_bank_a_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_cpu_register_bank_b_module " "Found entity 2: uart_cpu_register_bank_b_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_cpu_nios2_oci_debug " "Found entity 3: uart_cpu_nios2_oci_debug" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_cpu_ociram_sp_ram_module " "Found entity 4: uart_cpu_ociram_sp_ram_module" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_cpu_nios2_ocimem " "Found entity 5: uart_cpu_nios2_ocimem" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_cpu_nios2_avalon_reg " "Found entity 6: uart_cpu_nios2_avalon_reg" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_cpu_nios2_oci_break " "Found entity 7: uart_cpu_nios2_oci_break" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_cpu_nios2_oci_xbrk " "Found entity 8: uart_cpu_nios2_oci_xbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_cpu_nios2_oci_dbrk " "Found entity 9: uart_cpu_nios2_oci_dbrk" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_cpu_nios2_oci_itrace " "Found entity 10: uart_cpu_nios2_oci_itrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_cpu_nios2_oci_td_mode " "Found entity 11: uart_cpu_nios2_oci_td_mode" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_cpu_nios2_oci_dtrace " "Found entity 12: uart_cpu_nios2_oci_dtrace" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_cpu_nios2_oci_compute_tm_count " "Found entity 13: uart_cpu_nios2_oci_compute_tm_count" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_cpu_nios2_oci_fifowp_inc " "Found entity 14: uart_cpu_nios2_oci_fifowp_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_cpu_nios2_oci_fifocount_inc " "Found entity 15: uart_cpu_nios2_oci_fifocount_inc" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_cpu_nios2_oci_fifo " "Found entity 16: uart_cpu_nios2_oci_fifo" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_cpu_nios2_oci_pib " "Found entity 17: uart_cpu_nios2_oci_pib" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_cpu_nios2_oci_im " "Found entity 18: uart_cpu_nios2_oci_im" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_cpu_nios2_performance_monitors " "Found entity 19: uart_cpu_nios2_performance_monitors" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_cpu_nios2_oci " "Found entity 20: uart_cpu_nios2_oci" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_cpu " "Found entity 21: uart_cpu" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_sysclk " "Found entity 1: uart_cpu_jtag_debug_module_sysclk" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_tck " "Found entity 1: uart_cpu_jtag_debug_module_tck" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_jtag_debug_module_wrapper " "Found entity 1: uart_cpu_jtag_debug_module_wrapper" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_oci_test_bench " "Found entity 1: uart_cpu_oci_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_oci_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_cpu_test_bench " "Found entity 1: uart_cpu_test_bench" {  } { { "uart/synthesis/submodules/uart_cpu_test_bench.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356075 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1567) " "Verilog HDL or VHDL warning at uart_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731506356093 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1569) " "Verilog HDL or VHDL warning at uart_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731506356093 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(1725) " "Verilog HDL or VHDL warning at uart_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731506356094 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_cpu.v(2553) " "Verilog HDL or VHDL warning at uart_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1731506356095 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731506356185 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731506356186 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731506356186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731506356189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu uart_cpu:cpu " "Elaborating entity \"uart_cpu\" for hierarchy \"uart_cpu:cpu\"" {  } { { "uart/synthesis/uart.vhd" "cpu" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_test_bench uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench " "Elaborating entity \"uart_cpu_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_test_bench:the_uart_cpu_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_a_module uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a " "Elaborating entity \"uart_cpu_register_bank_a_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_a" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731506356256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356256 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731506356256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bnf1 " "Found entity 1: altsyncram_bnf1" {  } { { "db/altsyncram_bnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_bnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bnf1 uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated " "Elaborating entity \"altsyncram_bnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_a_module:uart_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_bnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_register_bank_b_module uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b " "Elaborating entity \"uart_cpu_register_bank_b_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_register_bank_b" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731506356361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"uart_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356361 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731506356361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cnf1 " "Found entity 1: altsyncram_cnf1" {  } { { "db/altsyncram_cnf1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_cnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cnf1 uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated " "Elaborating entity \"altsyncram_cnf1\" for hierarchy \"uart_cpu:cpu\|uart_cpu_register_bank_b_module:uart_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_cnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci " "Elaborating entity \"uart_cpu_nios2_oci\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_debug uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug " "Elaborating entity \"uart_cpu_nios2_oci_debug\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_debug" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altera_std_synchronizer" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731506356475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_debug:the_uart_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356475 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731506356475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_ocimem uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem " "Elaborating entity \"uart_cpu_nios2_ocimem\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_ocimem" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_ociram_sp_ram_module uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram " "Elaborating entity \"uart_cpu_ociram_sp_ram_module\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_ociram_sp_ram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731506356491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"uart_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356491 ""}  } { { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731506356491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f471 " "Found entity 1: altsyncram_f471" {  } { { "db/altsyncram_f471.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_f471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f471 uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated " "Elaborating entity \"altsyncram_f471\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_ocimem:the_uart_cpu_nios2_ocimem\|uart_cpu_ociram_sp_ram_module:uart_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f471:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_avalon_reg uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg " "Elaborating entity \"uart_cpu_nios2_avalon_reg\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_avalon_reg:the_uart_cpu_nios2_avalon_reg\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_avalon_reg" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_break uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break " "Elaborating entity \"uart_cpu_nios2_oci_break\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_break:the_uart_cpu_nios2_oci_break\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_break" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_xbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk " "Elaborating entity \"uart_cpu_nios2_oci_xbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_xbrk:the_uart_cpu_nios2_oci_xbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_xbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dbrk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk " "Elaborating entity \"uart_cpu_nios2_oci_dbrk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dbrk:the_uart_cpu_nios2_oci_dbrk\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dbrk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_itrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace " "Elaborating entity \"uart_cpu_nios2_oci_itrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_itrace:the_uart_cpu_nios2_oci_itrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_itrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_dtrace uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace " "Elaborating entity \"uart_cpu_nios2_oci_dtrace\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_dtrace" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_td_mode uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"uart_cpu_nios2_oci_td_mode\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_dtrace:the_uart_cpu_nios2_oci_dtrace\|uart_cpu_nios2_oci_td_mode:uart_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifo uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo " "Elaborating entity \"uart_cpu_nios2_oci_fifo\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_compute_tm_count uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"uart_cpu_nios2_oci_compute_tm_count\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_compute_tm_count:uart_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifowp_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"uart_cpu_nios2_oci_fifowp_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifowp_inc:uart_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_fifocount_inc uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"uart_cpu_nios2_oci_fifocount_inc\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_nios2_oci_fifocount_inc:uart_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "uart_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_oci_test_bench uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench " "Elaborating entity \"uart_cpu_oci_test_bench\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_fifo:the_uart_cpu_nios2_oci_fifo\|uart_cpu_oci_test_bench:the_uart_cpu_oci_test_bench\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_oci_test_bench" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_pib uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib " "Elaborating entity \"uart_cpu_nios2_oci_pib\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_pib:the_uart_cpu_nios2_oci_pib\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_pib" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_nios2_oci_im uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im " "Elaborating entity \"uart_cpu_nios2_oci_im\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_nios2_oci_im:the_uart_cpu_nios2_oci_im\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_nios2_oci_im" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_wrapper uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper " "Elaborating entity \"uart_cpu_jtag_debug_module_wrapper\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\"" {  } { { "uart/synthesis/submodules/uart_cpu.v" "the_uart_cpu_jtag_debug_module_wrapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_tck uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck " "Elaborating entity \"uart_cpu_jtag_debug_module_tck\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_tck:the_uart_cpu_jtag_debug_module_tck\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_tck" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_sysclk uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk " "Elaborating entity \"uart_cpu_jtag_debug_module_sysclk\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|uart_cpu_jtag_debug_module_sysclk:the_uart_cpu_jtag_debug_module_sysclk\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "the_uart_cpu_jtag_debug_module_sysclk" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "uart_cpu_jtag_debug_module_phy" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731506356669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Instantiated megafunction \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356669 ""}  } { { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731506356669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356671 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"uart_cpu:cpu\|uart_cpu_nios2_oci:the_uart_cpu_nios2_oci\|uart_cpu_jtag_debug_module_wrapper:the_uart_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:uart_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria uart_memoria:memoria " "Elaborating entity \"uart_memoria\" for hierarchy \"uart_memoria:memoria\"" {  } { { "uart/synthesis/uart.vhd" "memoria" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "the_altsyncram" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"uart_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731506356682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"uart_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uart_memoria.hex " "Parameter \"init_file\" = \"uart_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356682 ""}  } { { "uart/synthesis/submodules/uart_memoria.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_memoria.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731506356682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpb1 " "Found entity 1: altsyncram_qpb1" {  } { { "db/altsyncram_qpb1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_qpb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qpb1 uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated " "Elaborating entity \"altsyncram_qpb1\" for hierarchy \"uart_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_qpb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag uart_jtag:jtag " "Elaborating entity \"uart_jtag\" for hierarchy \"uart_jtag:jtag\"" {  } { { "uart/synthesis/uart.vhd" "jtag" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_w uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w " "Elaborating entity \"uart_jtag_scfifo_w\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_w" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "wfifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731506356826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356826 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731506356826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/UPC/DDIGITAL/uart/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/UPC/DDIGITAL/uart/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506356950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506356998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506356998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506357051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506357051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/UPC/DDIGITAL/uart/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/UPC/DDIGITAL/uart/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731506357102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731506357102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_w:the_uart_jtag_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/UPC/DDIGITAL/uart/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_scfifo_r uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r " "Elaborating entity \"uart_jtag_scfifo_r\" for hierarchy \"uart_jtag:jtag\|uart_jtag_scfifo_r:the_uart_jtag_scfifo_r\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "the_uart_jtag_scfifo_r" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "uart_jtag_alt_jtag_atlantic" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\"" {  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731506357193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic " "Instantiated megafunction \"uart_jtag:jtag\|alt_jtag_atlantic:uart_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357193 ""}  } { { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731506357193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds uart_leds:leds " "Elaborating entity \"uart_leds\" for hierarchy \"uart_leds:leds\"" {  } { { "uart/synthesis/uart.vhd" "leds" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_botones uart_botones:botones " "Elaborating entity \"uart_botones\" for hierarchy \"uart_botones:botones\"" {  } { { "uart/synthesis/uart.vhd" "botones" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart uart_uart:uart " "Elaborating entity \"uart_uart\" for hierarchy \"uart_uart:uart\"" {  } { { "uart/synthesis/uart.vhd" "uart" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_tx uart_uart:uart\|uart_uart_tx:the_uart_uart_tx " "Elaborating entity \"uart_uart_tx\" for hierarchy \"uart_uart:uart\|uart_uart_tx:the_uart_uart_tx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_tx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx uart_uart:uart\|uart_uart_rx:the_uart_uart_rx " "Elaborating entity \"uart_uart_rx\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_rx_stimulus_source uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source " "Elaborating entity \"uart_uart_rx_stimulus_source\" for hierarchy \"uart_uart:uart\|uart_uart_rx:the_uart_uart_rx\|uart_uart_rx_stimulus_source:the_uart_uart_rx_stimulus_source\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_rx_stimulus_source" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_regs uart_uart:uart\|uart_uart_regs:the_uart_uart_regs " "Elaborating entity \"uart_uart_regs\" for hierarchy \"uart_uart:uart\|uart_uart_regs:the_uart_uart_regs\"" {  } { { "uart/synthesis/submodules/uart_uart.v" "the_uart_uart_regs" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_instruction_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"uart_cpu_instruction_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357224 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357226 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357226 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357226 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357226 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357227 "|uart|uart_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "uart/synthesis/uart_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_data_master_translator uart_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"uart_cpu_data_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357234 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid uart_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357234 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response uart_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357234 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid uart_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357234 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken uart_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357235 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest uart_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357235 "|uart|uart_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"uart_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "uart/synthesis/uart_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cpu_jtag_debug_module_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"uart_cpu_jtag_debug_module_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357241 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357242 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357242 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357242 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect uart_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357242 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357243 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357243 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357243 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357243 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357243 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357243 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at uart_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357243 "|uart|uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_memoria_s1_translator uart_memoria_s1_translator:memoria_s1_translator " "Elaborating entity \"uart_memoria_s1_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357249 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_memoria_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357250 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_memoria_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357250 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_memoria_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357250 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_memoria_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357250 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_memoria_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357250 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_memoria_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357250 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_memoria_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357250 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_memoria_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357250 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_memoria_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357251 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_memoria_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357251 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_memoria_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_memoria_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357251 "|uart|uart_memoria_s1_translator:memoria_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_memoria_s1_translator:memoria_s1_translator\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "uart/synthesis/uart_memoria_s1_translator.vhd" "memoria_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_memoria_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_jtag_avalon_jtag_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"uart_jtag_avalon_jtag_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357257 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_jtag_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357259 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_jtag_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357259 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_jtag_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357259 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_jtag_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357259 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_jtag_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357259 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_jtag_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357259 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_jtag_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357259 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_jtag_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357259 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_jtag_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357259 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_jtag_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357259 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_jtag_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357259 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_jtag_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at uart_jtag_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357259 "|uart|uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_jtag_avalon_jtag_slave_translator:jtag_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" "jtag_avalon_jtag_slave_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_jtag_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_leds_s1_translator uart_leds_s1_translator:leds_s1_translator " "Elaborating entity \"uart_leds_s1_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357265 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357266 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer uart_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357266 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357267 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357267 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357267 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357267 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357267 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357267 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read uart_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357267 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357267 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357267 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357267 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357267 "|uart|uart_leds_s1_translator:leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "uart/synthesis/uart_leds_s1_translator.vhd" "leds_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_leds_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_uart_s1_translator uart_uart_s1_translator:uart_s1_translator " "Elaborating entity \"uart_uart_s1_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357278 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer uart_uart_s1_translator.vhd(58) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357280 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount uart_uart_s1_translator.vhd(59) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357280 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable uart_uart_s1_translator.vhd(60) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357280 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken uart_uart_s1_translator.vhd(61) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357280 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess uart_uart_s1_translator.vhd(62) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357280 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock uart_uart_s1_translator.vhd(63) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357280 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable uart_uart_s1_translator.vhd(64) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357280 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable uart_uart_s1_translator.vhd(68) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357280 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest uart_uart_s1_translator.vhd(69) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357280 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response uart_uart_s1_translator.vhd(72) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357280 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid uart_uart_s1_translator.vhd(74) " "VHDL Signal Declaration warning at uart_uart_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1731506357280 "|uart|uart_uart_s1_translator:uart_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"uart_uart_s1_translator:uart_s1_translator\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "uart/synthesis/uart_uart_s1_translator.vhd" "uart_s1_translator" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart_uart_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "uart/synthesis/uart.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router uart_addr_router:addr_router " "Elaborating entity \"uart_addr_router\" for hierarchy \"uart_addr_router:addr_router\"" {  } { { "uart/synthesis/uart.vhd" "addr_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_default_decode uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_default_decode\" for hierarchy \"uart_addr_router:addr_router\|uart_addr_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001 uart_addr_router_001:addr_router_001 " "Elaborating entity \"uart_addr_router_001\" for hierarchy \"uart_addr_router_001:addr_router_001\"" {  } { { "uart/synthesis/uart.vhd" "addr_router_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_addr_router_001_default_decode uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"uart_addr_router_001_default_decode\" for hierarchy \"uart_addr_router_001:addr_router_001\|uart_addr_router_001_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_addr_router_001.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_addr_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router uart_id_router:id_router " "Elaborating entity \"uart_id_router\" for hierarchy \"uart_id_router:id_router\"" {  } { { "uart/synthesis/uart.vhd" "id_router" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_default_decode uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_default_decode\" for hierarchy \"uart_id_router:id_router\|uart_id_router_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002 uart_id_router_002:id_router_002 " "Elaborating entity \"uart_id_router_002\" for hierarchy \"uart_id_router_002:id_router_002\"" {  } { { "uart/synthesis/uart.vhd" "id_router_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_id_router_002_default_decode uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode " "Elaborating entity \"uart_id_router_002_default_decode\" for hierarchy \"uart_id_router_002:id_router_002\|uart_id_router_002_default_decode:the_default_decode\"" {  } { { "uart/synthesis/submodules/uart_id_router_002.sv" "the_default_decode" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "uart/synthesis/uart.vhd" "rst_controller" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux uart_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"uart_cmd_xbar_demux\" for hierarchy \"uart_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_demux_001 uart_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"uart_cmd_xbar_demux_001\" for hierarchy \"uart_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_demux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_cmd_xbar_mux uart_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"uart_cmd_xbar_mux\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "cmd_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_cmd_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_demux_002 uart_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"uart_rsp_xbar_demux_002\" for hierarchy \"uart_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_demux_002" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux uart_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"uart_rsp_xbar_mux\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rsp_xbar_mux_001 uart_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"uart_rsp_xbar_mux_001\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "uart/synthesis/uart.vhd" "rsp_xbar_mux_001" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" "arb" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"uart_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_irq_mapper uart_irq_mapper:irq_mapper " "Elaborating entity \"uart_irq_mapper\" for hierarchy \"uart_irq_mapper:irq_mapper\"" {  } { { "uart/synthesis/uart.vhd" "irq_mapper" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/uart.vhd" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731506357414 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731506360227 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731506360227 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731506360227 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1731506360230 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1731506360230 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1731506360230 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1731506360304 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 44 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 60 -1 0 } } { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3167 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 4133 -1 0 } } { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 3740 -1 0 } } { "uart/synthesis/submodules/uart_jtag.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_jtag.v" 393 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "uart/synthesis/submodules/uart_cpu.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_cpu.v" 599 -1 0 } } { "uart/synthesis/submodules/uart_uart.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/uart_uart.v" 43 -1 0 } } { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/UPC/DDIGITAL/uart/uart/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731506360428 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731506360428 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731506361754 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1731506361820 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1731506361820 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731506361875 "|uart|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731506361875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg " "Generated suppressed messages file C:/UPC/DDIGITAL/uart/output_files/uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1731506362241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731506362709 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731506362709 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2121 " "Implemented 2121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731506362924 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731506362924 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1963 " "Implemented 1963 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731506362924 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1731506362924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731506362924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731506362971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 08:59:22 2024 " "Processing ended: Wed Nov 13 08:59:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731506362971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731506362971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731506362971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731506362971 ""}
