<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2-Enhanced/impl/gwsynthesis/a2n20v2_enhanced.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2-Enhanced/hdl/a2n20v2_enhanced.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2-Enhanced/hdl/a2n20v2_enhanced.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jul 14 22:39:56 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>36350</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>17520</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_w </td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>clk_logic_w </td>
<td>clk_logic</td>
<td>clk_pixel_w </td>
</tr>
<tr>
<td>4</td>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_pixel_w </td>
<td>clk_pixel</td>
<td>clk_hdmi_w </td>
</tr>
<tr>
<td>5</td>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>9.259</td>
<td>0.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_logic_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>55.555</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>67.754(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>42.729(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h4>No timing paths to get frequency of clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.759</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/cpuregs_11307_REDUCAREG_G_s/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.724</td>
</tr>
<tr>
<td>2</td>
<td>4.338</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[8]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.146</td>
</tr>
<tr>
<td>3</td>
<td>4.574</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[6]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.910</td>
</tr>
<tr>
<td>4</td>
<td>4.654</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[9]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.830</td>
</tr>
<tr>
<td>5</td>
<td>4.658</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_22_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.826</td>
</tr>
<tr>
<td>6</td>
<td>4.658</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_23_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.826</td>
</tr>
<tr>
<td>7</td>
<td>4.659</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_24_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.824</td>
</tr>
<tr>
<td>8</td>
<td>4.788</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_19_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.695</td>
</tr>
<tr>
<td>9</td>
<td>4.839</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_18_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.644</td>
</tr>
<tr>
<td>10</td>
<td>4.874</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[5]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.610</td>
</tr>
<tr>
<td>11</td>
<td>4.886</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.598</td>
</tr>
<tr>
<td>12</td>
<td>4.886</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.598</td>
</tr>
<tr>
<td>13</td>
<td>4.912</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_28_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.572</td>
</tr>
<tr>
<td>14</td>
<td>4.935</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[7]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.549</td>
</tr>
<tr>
<td>15</td>
<td>4.958</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_2_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.526</td>
</tr>
<tr>
<td>16</td>
<td>5.007</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_27_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.477</td>
</tr>
<tr>
<td>17</td>
<td>5.008</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_31_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.476</td>
</tr>
<tr>
<td>18</td>
<td>5.041</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_25_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.443</td>
</tr>
<tr>
<td>19</td>
<td>5.062</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_29_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.422</td>
</tr>
<tr>
<td>20</td>
<td>5.067</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_16_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.416</td>
</tr>
<tr>
<td>21</td>
<td>5.079</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_14_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.404</td>
</tr>
<tr>
<td>22</td>
<td>5.099</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.385</td>
</tr>
<tr>
<td>23</td>
<td>5.152</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_8_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.332</td>
</tr>
<tr>
<td>24</td>
<td>5.154</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_30_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.329</td>
</tr>
<tr>
<td>25</td>
<td>5.163</td>
<td>picosoc/cpu/mem_addr_11_s0/Q</td>
<td>picosoc/cpu/reg_op1_20_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.320</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.231</td>
<td>picosoc/cpu/mem_wdata_9_s0/Q</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.480</td>
</tr>
<tr>
<td>2</td>
<td>0.291</td>
<td>supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.337</td>
</tr>
<tr>
<td>3</td>
<td>0.316</td>
<td>sg/doc5503/ram_rts_din_r_5_s1/Q</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_1_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>4</td>
<td>0.316</td>
<td>sg/doc5503/ram_rts_din_r_4_s1/Q</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_1_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>5</td>
<td>0.316</td>
<td>sg/doc5503/ram_control_din_r_7_s1/Q</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_1_s/DI[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>6</td>
<td>0.316</td>
<td>sg/doc5503/ram_control_din_r_5_s1/Q</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_1_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>7</td>
<td>0.316</td>
<td>sg/doc5503/ram_control_din_r_4_s1/Q</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_1_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>8</td>
<td>0.316</td>
<td>sg/doc5503/ram_control_din_r_3_s1/Q</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s/DI[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>9</td>
<td>0.316</td>
<td>sg/doc5503/ram_wds_din_r_4_s1/Q</td>
<td>sg/doc5503/wds_ram/osc_reg_r_osc_reg_r_0_1_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>10</td>
<td>0.316</td>
<td>sg/doc5503/ram_vol_din_r_7_s1/Q</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_1_1_s/DI[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>11</td>
<td>0.316</td>
<td>sg/doc5503/ram_vol_din_r_6_s1/Q</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_1_1_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>12</td>
<td>0.316</td>
<td>sg/doc5503/ram_vol_din_r_5_s1/Q</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_1_1_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>13</td>
<td>0.316</td>
<td>sg/doc5503/ram_vol_din_r_7_s1/Q</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_1_s/DI[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>14</td>
<td>0.316</td>
<td>sg/doc5503/ram_vol_din_r_6_s1/Q</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_1_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>15</td>
<td>0.316</td>
<td>sg/doc5503/ram_vol_din_r_5_s1/Q</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_1_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>16</td>
<td>0.316</td>
<td>sg/doc5503/ram_rts_din_r_0_s1/Q</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_0_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>17</td>
<td>0.316</td>
<td>sg/doc5503/ram_control_din_r_2_s1/Q</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>18</td>
<td>0.316</td>
<td>sg/doc5503/ram_vol_din_r_3_s1/Q</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_0_s/DI[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>19</td>
<td>0.318</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_en_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_ff_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>20</td>
<td>0.319</td>
<td>audio_out/sample_ce_s0/Q</td>
<td>audio_out/IIR_filter/out_11_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>21</td>
<td>0.319</td>
<td>audio_out/sample_ce_s0/Q</td>
<td>audio_out/IIR_filter/out_12_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>22</td>
<td>0.322</td>
<td>mockingboard/m6522_right/acr_0_s0/Q</td>
<td>mockingboard/m6522_right/ira_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>23</td>
<td>0.322</td>
<td>mockingboard/m6522_right/acr_0_s0/Q</td>
<td>mockingboard/m6522_right/ira_7_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>24</td>
<td>0.322</td>
<td>sg/wave_data_ready_r_s0/Q</td>
<td>sg/doc5503/loaded_wds_r_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>25</td>
<td>0.323</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_1_s/WAD[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>2</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>3</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>4</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>5</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>6</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>7</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>8</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>9</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>10</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>11</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>12</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>13</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>14</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>15</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>16</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>17</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>18</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>19</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>20</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>21</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>22</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>23</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>24</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
<tr>
<td>25</td>
<td>14.081</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.403</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_speaker/speaker_bit_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>2</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/RESET_NX_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>3</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>supersprite/apple_video_sw_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>4</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>supersprite/vdp_overlay_sw_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>5</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/keycode_r_7_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>6</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/INTC8ROM_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>7</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_IIE_3_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>8</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_IIE_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>9</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_II_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>10</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_II_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>11</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/keypress_strobe_r_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>12</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/keycode_r_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>13</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/keycode_r_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>14</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/keycode_r_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>15</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/keycode_r_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>16</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/keycode_r_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>17</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/keycode_r_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>18</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/keycode_r_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>19</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/a2mem_if_LINEARIZE_MODE_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>20</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/a2mem_if_SHRG_MODE_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>21</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/a2mem_if_MONOCHROME_DHIRES_MODE_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>22</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/a2mem_if_MONOCHROME_MODE_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>23</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_IIE_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>24</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_IIE_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
<tr>
<td>25</td>
<td>1.573</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_IIE_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.584</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_4_s2</td>
</tr>
<tr>
<td>2</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_3_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_1_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>cdc_a2reset/fifo[1]_0_s1</td>
</tr>
<tr>
<td>5</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>cdc_phi1/fifo_1_s1</td>
</tr>
<tr>
<td>6</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_wr_prev_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_q[4]_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_q[0]_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_addr_queue_port_addr_queue_RAMREG_0_G[7]_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/SWITCHES_IIE_2_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_11307_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.323</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>picosoc/cpu/n3470_s0/I1</td>
</tr>
<tr>
<td>12.776</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s0/F</td>
</tr>
<tr>
<td>13.851</td>
<td>1.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44[3][B]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s1/I3</td>
</tr>
<tr>
<td>14.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s1/F</td>
</tr>
<tr>
<td>14.900</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C45[3][B]</td>
<td>picosoc/cpu/decoded_rs1_c_3_s0/I1</td>
</tr>
<tr>
<td>15.353</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C45[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_3_s0/F</td>
</tr>
<tr>
<td>15.875</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C44[0][B]</td>
<td>picosoc/cpu/cpuregs_n5241_DOAL_G_0_s8/I1</td>
</tr>
<tr>
<td>16.424</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C44[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/cpuregs_n5241_DOAL_G_0_s8/F</td>
</tr>
<tr>
<td>16.425</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[0][A]</td>
<td>picosoc/cpu/cpuregs_n5241_DOAL_G_0_s6/I2</td>
</tr>
<tr>
<td>16.995</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C44[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/cpuregs_n5241_DOAL_G_0_s6/F</td>
</tr>
<tr>
<td>16.995</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_11307_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[0][A]</td>
<td>picosoc/cpu/cpuregs_11307_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C44[0][A]</td>
<td>picosoc/cpu/cpuregs_11307_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.366, 43.235%; route: 8.126, 55.189%; tC2Q: 0.232, 1.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.323</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>picosoc/cpu/n3470_s0/I1</td>
</tr>
<tr>
<td>12.776</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s0/F</td>
</tr>
<tr>
<td>13.851</td>
<td>1.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44[3][B]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s1/I3</td>
</tr>
<tr>
<td>14.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s1/F</td>
</tr>
<tr>
<td>14.900</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C45[3][B]</td>
<td>picosoc/cpu/decoded_rs1_c_3_s0/I1</td>
</tr>
<tr>
<td>15.353</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C45[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_3_s0/F</td>
</tr>
<tr>
<td>16.417</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.247, 37.093%; route: 8.667, 61.267%; tC2Q: 0.232, 1.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.323</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>picosoc/cpu/n3470_s0/I1</td>
</tr>
<tr>
<td>12.776</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s0/F</td>
</tr>
<tr>
<td>13.851</td>
<td>1.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44[3][B]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s1/I3</td>
</tr>
<tr>
<td>14.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s1/F</td>
</tr>
<tr>
<td>14.657</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[3][B]</td>
<td>picosoc/cpu/decoded_rs1_c_1_s0/I1</td>
</tr>
<tr>
<td>15.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C45[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_1_s0/F</td>
</tr>
<tr>
<td>16.182</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.165, 37.131%; route: 8.513, 61.201%; tC2Q: 0.232, 1.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.323</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>picosoc/cpu/n3470_s0/I1</td>
</tr>
<tr>
<td>12.776</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s0/F</td>
</tr>
<tr>
<td>13.851</td>
<td>1.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44[3][B]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s1/I3</td>
</tr>
<tr>
<td>14.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s1/F</td>
</tr>
<tr>
<td>14.482</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C44[3][A]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s0/I1</td>
</tr>
<tr>
<td>15.037</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s0/F</td>
</tr>
<tr>
<td>16.101</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.349, 38.678%; route: 8.249, 59.645%; tC2Q: 0.232, 1.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.548</td>
<td>1.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C51[1][A]</td>
<td>picosoc/cpu/n8113_s12/I1</td>
</tr>
<tr>
<td>16.097</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C51[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8113_s12/F</td>
</tr>
<tr>
<td>16.097</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[1][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[1][A]</td>
<td>picosoc/cpu/reg_op1_22_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C51[1][A]</td>
<td>picosoc/cpu/reg_op1_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.553, 40.164%; route: 8.041, 58.158%; tC2Q: 0.232, 1.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.548</td>
<td>1.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C51[0][B]</td>
<td>picosoc/cpu/n8111_s12/I1</td>
</tr>
<tr>
<td>16.097</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C51[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8111_s12/F</td>
</tr>
<tr>
<td>16.097</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[0][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[0][B]</td>
<td>picosoc/cpu/reg_op1_23_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C51[0][B]</td>
<td>picosoc/cpu/reg_op1_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.553, 40.164%; route: 8.041, 58.158%; tC2Q: 0.232, 1.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.546</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>picosoc/cpu/n8109_s12/I0</td>
</tr>
<tr>
<td>16.095</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8109_s12/F</td>
</tr>
<tr>
<td>16.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>picosoc/cpu/reg_op1_24_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C51[0][B]</td>
<td>picosoc/cpu/reg_op1_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.553, 40.169%; route: 8.039, 58.153%; tC2Q: 0.232, 1.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.504</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C51[1][B]</td>
<td>picosoc/cpu/n8119_s12/I1</td>
</tr>
<tr>
<td>15.966</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C51[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8119_s12/F</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[1][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C51[1][B]</td>
<td>picosoc/cpu/reg_op1_19_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C51[1][B]</td>
<td>picosoc/cpu/reg_op1_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.466, 39.912%; route: 7.997, 58.394%; tC2Q: 0.232, 1.694%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.367</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C53[1][A]</td>
<td>picosoc/cpu/n8121_s12/I0</td>
</tr>
<tr>
<td>15.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C53[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8121_s12/F</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[1][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[1][A]</td>
<td>picosoc/cpu/reg_op1_18_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C53[1][A]</td>
<td>picosoc/cpu/reg_op1_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.553, 40.699%; route: 7.859, 57.601%; tC2Q: 0.232, 1.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.323</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>picosoc/cpu/n3470_s0/I1</td>
</tr>
<tr>
<td>12.776</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s0/F</td>
</tr>
<tr>
<td>13.851</td>
<td>1.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44[3][B]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s1/I3</td>
</tr>
<tr>
<td>14.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s1/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44[2][B]</td>
<td>picosoc/cpu/decoded_rs1_c_0_s0/I1</td>
</tr>
<tr>
<td>14.756</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C44[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_0_s0/F</td>
</tr>
<tr>
<td>15.882</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.311, 39.022%; route: 8.067, 59.273%; tC2Q: 0.232, 1.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.299</td>
<td>1.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td>picosoc/cpu/n8157_s12/I1</td>
</tr>
<tr>
<td>15.869</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8157_s12/F</td>
</tr>
<tr>
<td>15.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[1][A]</td>
<td>picosoc/cpu/reg_op1_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C52[1][A]</td>
<td>picosoc/cpu/reg_op1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.574, 40.993%; route: 7.792, 57.301%; tC2Q: 0.232, 1.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.299</td>
<td>1.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>picosoc/cpu/n8155_s12/I0</td>
</tr>
<tr>
<td>15.869</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8155_s12/F</td>
</tr>
<tr>
<td>15.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>picosoc/cpu/reg_op1_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C52[0][A]</td>
<td>picosoc/cpu/reg_op1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.574, 40.993%; route: 7.792, 57.301%; tC2Q: 0.232, 1.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.381</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C53[0][A]</td>
<td>picosoc/cpu/n8101_s12/I1</td>
</tr>
<tr>
<td>15.843</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C53[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8101_s12/F</td>
</tr>
<tr>
<td>15.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[0][A]</td>
<td>picosoc/cpu/reg_op1_28_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C53[0][A]</td>
<td>picosoc/cpu/reg_op1_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.466, 40.275%; route: 7.874, 58.016%; tC2Q: 0.232, 1.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.323</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>picosoc/cpu/n3470_s0/I1</td>
</tr>
<tr>
<td>12.776</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s0/F</td>
</tr>
<tr>
<td>13.851</td>
<td>1.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44[3][B]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s1/I3</td>
</tr>
<tr>
<td>14.222</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s1/F</td>
</tr>
<tr>
<td>14.239</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44[3][A]</td>
<td>picosoc/cpu/decoded_rs1_c_2_s0/I1</td>
</tr>
<tr>
<td>14.756</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_2_s0/F</td>
</tr>
<tr>
<td>15.820</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.311, 39.198%; route: 8.006, 59.089%; tC2Q: 0.232, 1.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.227</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td>picosoc/cpu/n8153_s12/I0</td>
</tr>
<tr>
<td>15.797</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8153_s12/F</td>
</tr>
<tr>
<td>15.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td>picosoc/cpu/reg_op1_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C52[0][A]</td>
<td>picosoc/cpu/reg_op1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.574, 41.210%; route: 7.720, 57.074%; tC2Q: 0.232, 1.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.199</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td>picosoc/cpu/n8103_s12/I1</td>
</tr>
<tr>
<td>15.748</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8103_s12/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td>picosoc/cpu/reg_op1_27_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C50[0][A]</td>
<td>picosoc/cpu/reg_op1_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.553, 41.205%; route: 7.692, 57.074%; tC2Q: 0.232, 1.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.285</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C54[0][A]</td>
<td>picosoc/cpu/n8095_s12/I1</td>
</tr>
<tr>
<td>15.747</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C54[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s12/F</td>
</tr>
<tr>
<td>15.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C54[0][A]</td>
<td>picosoc/cpu/reg_op1_31_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C54[0][A]</td>
<td>picosoc/cpu/reg_op1_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.466, 40.562%; route: 7.778, 57.716%; tC2Q: 0.232, 1.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.144</td>
<td>1.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C55[2][A]</td>
<td>picosoc/cpu/n8107_s12/I1</td>
</tr>
<tr>
<td>15.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C55[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8107_s12/F</td>
</tr>
<tr>
<td>15.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[2][A]</td>
<td>picosoc/cpu/reg_op1_25_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C55[2][A]</td>
<td>picosoc/cpu/reg_op1_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.574, 41.464%; route: 7.637, 56.810%; tC2Q: 0.232, 1.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.144</td>
<td>1.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C55[0][B]</td>
<td>picosoc/cpu/n8099_s12/I1</td>
</tr>
<tr>
<td>15.693</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C55[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8099_s12/F</td>
</tr>
<tr>
<td>15.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[0][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[0][B]</td>
<td>picosoc/cpu/reg_op1_29_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C55[0][B]</td>
<td>picosoc/cpu/reg_op1_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.553, 41.373%; route: 7.637, 56.899%; tC2Q: 0.232, 1.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.138</td>
<td>1.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C52[0][A]</td>
<td>picosoc/cpu/n8125_s12/I1</td>
</tr>
<tr>
<td>15.687</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C52[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8125_s12/F</td>
</tr>
<tr>
<td>15.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C52[0][A]</td>
<td>picosoc/cpu/reg_op1_16_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C52[0][A]</td>
<td>picosoc/cpu/reg_op1_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.553, 41.391%; route: 7.631, 56.880%; tC2Q: 0.232, 1.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.105</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C49[2][A]</td>
<td>picosoc/cpu/n8129_s12/I1</td>
</tr>
<tr>
<td>15.675</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C49[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8129_s12/F</td>
</tr>
<tr>
<td>15.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C49[2][A]</td>
<td>picosoc/cpu/reg_op1_14_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C49[2][A]</td>
<td>picosoc/cpu/reg_op1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.574, 41.584%; route: 7.598, 56.685%; tC2Q: 0.232, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.285</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[0][B]</td>
<td>picosoc/cpu/n8151_s12/I1</td>
</tr>
<tr>
<td>15.656</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C52[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8151_s12/F</td>
</tr>
<tr>
<td>15.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C52[0][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C52[0][B]</td>
<td>picosoc/cpu/reg_op1_3_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C52[0][B]</td>
<td>picosoc/cpu/reg_op1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.375, 40.158%; route: 7.778, 58.109%; tC2Q: 0.232, 1.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.033</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td>picosoc/cpu/n8141_s12/I1</td>
</tr>
<tr>
<td>15.603</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8141_s12/F</td>
</tr>
<tr>
<td>15.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td>picosoc/cpu/reg_op1_8_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C48[2][A]</td>
<td>picosoc/cpu/reg_op1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.574, 41.811%; route: 7.526, 56.449%; tC2Q: 0.232, 1.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.138</td>
<td>1.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C55[0][A]</td>
<td>picosoc/cpu/n8097_s12/I0</td>
</tr>
<tr>
<td>15.600</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C55[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8097_s12/F</td>
</tr>
<tr>
<td>15.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C55[0][A]</td>
<td>picosoc/cpu/reg_op1_30_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C55[0][A]</td>
<td>picosoc/cpu/reg_op1_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.466, 41.008%; route: 7.631, 57.251%; tC2Q: 0.232, 1.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>picosoc/cpu/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>3.002</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>picosoc/sram/n6_s92/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s92/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>picosoc/sram/n6_s91/I2</td>
</tr>
<tr>
<td>4.771</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s91/F</td>
</tr>
<tr>
<td>5.410</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>picosoc/sram/n6_s90/I3</td>
</tr>
<tr>
<td>5.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C43[1][B]</td>
<td style=" background: #97FFFF;">picosoc/sram/n6_s90/F</td>
</tr>
<tr>
<td>6.416</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[3][A]</td>
<td>picosoc/iomem_rdata_5_s5/I1</td>
</tr>
<tr>
<td>6.965</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R20C44[3][A]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_5_s5/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[3][B]</td>
<td>picosoc/iomem_rdata_7_s5/I1</td>
</tr>
<tr>
<td>7.422</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R20C44[3][B]</td>
<td style=" background: #97FFFF;">picosoc/iomem_rdata_7_s5/F</td>
</tr>
<tr>
<td>7.682</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>picosoc/cpu/mem_xfer_s1/I1</td>
</tr>
<tr>
<td>8.199</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s1/F</td>
</tr>
<tr>
<td>8.883</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I0</td>
</tr>
<tr>
<td>9.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>picosoc/cpu/n3470_s1/I0</td>
</tr>
<tr>
<td>11.635</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3470_s1/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][B]</td>
<td>picosoc/cpu/n8885_s3/I0</td>
</tr>
<tr>
<td>12.830</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R4C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8885_s3/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][B]</td>
<td>picosoc/cpu/n8095_s14/I2</td>
</tr>
<tr>
<td>14.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R8C39[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8095_s14/F</td>
</tr>
<tr>
<td>15.130</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C51[0][A]</td>
<td>picosoc/cpu/n8117_s12/I1</td>
</tr>
<tr>
<td>15.592</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C51[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8117_s12/F</td>
</tr>
<tr>
<td>15.592</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C51[0][A]</td>
<td>picosoc/cpu/reg_op1_20_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C51[0][A]</td>
<td>picosoc/cpu/reg_op1_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.466, 41.035%; route: 7.622, 57.223%; tC2Q: 0.232, 1.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_wdata_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>picosoc/cpu/mem_wdata_9_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C39[1][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_wdata_9_s0/Q</td>
</tr>
<tr>
<td>1.991</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">picosoc/sram/mem_1_mem_1_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s/CLK</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 57.935%; tC2Q: 0.202, 42.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1600</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C15[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.848</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0</td>
</tr>
<tr>
<td>1.557</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C15[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 39.989%; tC2Q: 0.202, 60.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_rts_din_r_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>sg/doc5503/ram_rts_din_r_5_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C20[1][B]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_rts_din_r_5_s1/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td style=" font-weight:bold;">sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_rts_din_r_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>sg/doc5503/ram_rts_din_r_4_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_rts_din_r_4_s1/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td style=" font-weight:bold;">sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_control_din_r_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td>sg/doc5503/ram_control_din_r_7_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_control_din_r_7_s1/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30</td>
<td style=" font-weight:bold;">sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_control_din_r_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td>sg/doc5503/ram_control_din_r_5_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_control_din_r_5_s1/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30</td>
<td style=" font-weight:bold;">sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_control_din_r_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>sg/doc5503/ram_control_din_r_4_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_control_din_r_4_s1/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30</td>
<td style=" font-weight:bold;">sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_control_din_r_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>sg/doc5503/ram_control_din_r_3_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_control_din_r_3_s1/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29</td>
<td style=" font-weight:bold;">sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C29</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_wds_din_r_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/wds_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>sg/doc5503/ram_wds_din_r_4_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C22[0][B]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_wds_din_r_4_s1/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22</td>
<td style=" font-weight:bold;">sg/doc5503/wds_ram/osc_reg_r_osc_reg_r_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22</td>
<td>sg/doc5503/wds_ram/osc_reg_r_osc_reg_r_0_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22</td>
<td>sg/doc5503/wds_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_vol_din_r_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>sg/doc5503/ram_vol_din_r_7_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_vol_din_r_7_s1/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25</td>
<td style=" font-weight:bold;">sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_1_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_1_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_vol_din_r_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>sg/doc5503/ram_vol_din_r_6_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_vol_din_r_6_s1/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25</td>
<td style=" font-weight:bold;">sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_1_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_1_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_vol_din_r_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>sg/doc5503/ram_vol_din_r_5_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_vol_din_r_5_s1/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25</td>
<td style=" font-weight:bold;">sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_1_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_1_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_vol_din_r_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>sg/doc5503/ram_vol_din_r_7_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_vol_din_r_7_s1/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24</td>
<td style=" font-weight:bold;">sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_vol_din_r_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>sg/doc5503/ram_vol_din_r_6_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_vol_din_r_6_s1/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24</td>
<td style=" font-weight:bold;">sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_vol_din_r_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>sg/doc5503/ram_vol_din_r_5_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_vol_din_r_5_s1/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24</td>
<td style=" font-weight:bold;">sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_rts_din_r_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>sg/doc5503/ram_rts_din_r_0_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C20[0][B]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_rts_din_r_0_s1/Q</td>
</tr>
<tr>
<td>1.838</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td style=" font-weight:bold;">sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_0_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20</td>
<td>sg/doc5503/rts_ram/osc_reg_r_osc_reg_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_control_din_r_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>sg/doc5503/ram_control_din_r_2_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_control_din_r_2_s1/Q</td>
</tr>
<tr>
<td>1.838</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29</td>
<td style=" font-weight:bold;">sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C29</td>
<td>sg/doc5503/control_ram/osc_reg_r_osc_reg_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_vol_din_r_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>sg/doc5503/ram_vol_din_r_3_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_vol_din_r_3_s1/Q</td>
</tr>
<tr>
<td>1.838</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23</td>
<td style=" font-weight:bold;">sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_0_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23</td>
<td>sg/doc5503/vol_ram/osc_reg_r_osc_reg_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_en_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/horz_en_s0/Q</td>
</tr>
<tr>
<td>1.840</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/horz_ff_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_ff_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C36[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/horz_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.638%; tC2Q: 0.202, 61.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/sample_ce_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/out_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1600</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[2][A]</td>
<td>audio_out/sample_ce_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>206</td>
<td>R39C2[2][A]</td>
<td style=" font-weight:bold;">audio_out/sample_ce_s0/Q</td>
</tr>
<tr>
<td>1.842</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[0][A]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/out_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1600</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[0][A]</td>
<td>audio_out/IIR_filter/out_11_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C2[0][A]</td>
<td>audio_out/IIR_filter/out_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/sample_ce_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/IIR_filter/out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1600</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[2][A]</td>
<td>audio_out/sample_ce_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>206</td>
<td>R39C2[2][A]</td>
<td style=" font-weight:bold;">audio_out/sample_ce_s0/Q</td>
</tr>
<tr>
<td>1.842</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[0][B]</td>
<td style=" font-weight:bold;">audio_out/IIR_filter/out_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1600</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C2[0][B]</td>
<td>audio_out/IIR_filter/out_12_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C2[0][B]</td>
<td>audio_out/IIR_filter/out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_right/acr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/ira_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>mockingboard/m6522_right/acr_0_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/acr_0_s0/Q</td>
</tr>
<tr>
<td>1.844</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/ira_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[0][B]</td>
<td>mockingboard/m6522_right/ira_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C44[0][B]</td>
<td>mockingboard/m6522_right/ira_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.314%; tC2Q: 0.202, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_right/acr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/ira_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>mockingboard/m6522_right/acr_0_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/acr_0_s0/Q</td>
</tr>
<tr>
<td>1.844</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/ira_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[0][A]</td>
<td>mockingboard/m6522_right/ira_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C44[0][A]</td>
<td>mockingboard/m6522_right/ira_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.314%; tC2Q: 0.202, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/wave_data_ready_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/loaded_wds_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>sg/wave_data_ready_r_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">sg/wave_data_ready_r_s0/Q</td>
</tr>
<tr>
<td>1.844</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">sg/doc5503/loaded_wds_r_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>sg/doc5503/loaded_wds_r_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>sg/doc5503/loaded_wds_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.314%; tC2Q: 0.202, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R51C19[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/Q</td>
</tr>
<tr>
<td>1.844</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C19</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C19</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C19</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.591%; tC2Q: 0.201, 60.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C48[1][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C48[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C51[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C51[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C49[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[0][B]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C49[0][B]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C49[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C49[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C49[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C49[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C49[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C49[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C50[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C50[2][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C50[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C50[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C50[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C50[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C47[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C47[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C47[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C48[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C48[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C48[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C51[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C51[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C49[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C49[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C49[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C49[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C50[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C48[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C48[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C48[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C51[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C51[1][A]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C52[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[3][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R36C38[3][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.259</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C52[3][A]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>4.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R36C52[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.674</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 24.348%; route: 3.099, 70.383%; tC2Q: 0.232, 5.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C45[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C45[0][A]</td>
<td>apple_speaker/speaker_bit_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C45[0][A]</td>
<td>apple_speaker/speaker_bit_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C52[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C52[0][A]</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/apple_video_sw_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C37[2][A]</td>
<td style=" font-weight:bold;">supersprite/apple_video_sw_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C37[2][A]</td>
<td>supersprite/apple_video_sw_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C37[2][A]</td>
<td>supersprite/apple_video_sw_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp_overlay_sw_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C37[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp_overlay_sw_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C37[0][A]</td>
<td>supersprite/vdp_overlay_sw_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C37[0][A]</td>
<td>supersprite/vdp_overlay_sw_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/keycode_r_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">apple_memory/keycode_r_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>apple_memory/keycode_r_7_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>apple_memory/keycode_r_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/INTC8ROM_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C42[0][B]</td>
<td style=" font-weight:bold;">apple_memory/INTC8ROM_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C42[0][B]</td>
<td>apple_memory/INTC8ROM_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C42[0][B]</td>
<td>apple_memory/INTC8ROM_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td>apple_memory/SWITCHES_IIE_3_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C43[0][A]</td>
<td>apple_memory/SWITCHES_IIE_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C44[0][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C44[0][A]</td>
<td>apple_memory/SWITCHES_IIE_2_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C44[0][A]</td>
<td>apple_memory/SWITCHES_IIE_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_II_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[0][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_II_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[0][A]</td>
<td>apple_memory/SWITCHES_II_2_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C43[0][A]</td>
<td>apple_memory/SWITCHES_II_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_II_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[1][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_II_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C43[1][A]</td>
<td>apple_memory/SWITCHES_II_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C43[1][A]</td>
<td>apple_memory/SWITCHES_II_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/keypress_strobe_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[1][A]</td>
<td style=" font-weight:bold;">apple_memory/keypress_strobe_r_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[1][A]</td>
<td>apple_memory/keypress_strobe_r_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C37[1][A]</td>
<td>apple_memory/keypress_strobe_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/keycode_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td style=" font-weight:bold;">apple_memory/keycode_r_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>apple_memory/keycode_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C38[0][B]</td>
<td>apple_memory/keycode_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/keycode_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td style=" font-weight:bold;">apple_memory/keycode_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>apple_memory/keycode_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C39[2][A]</td>
<td>apple_memory/keycode_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/keycode_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[2][B]</td>
<td style=" font-weight:bold;">apple_memory/keycode_r_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[2][B]</td>
<td>apple_memory/keycode_r_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C39[2][B]</td>
<td>apple_memory/keycode_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/keycode_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td style=" font-weight:bold;">apple_memory/keycode_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>apple_memory/keycode_r_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>apple_memory/keycode_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/keycode_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">apple_memory/keycode_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>apple_memory/keycode_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>apple_memory/keycode_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/keycode_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][B]</td>
<td style=" font-weight:bold;">apple_memory/keycode_r_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][B]</td>
<td>apple_memory/keycode_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][B]</td>
<td>apple_memory/keycode_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/keycode_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" font-weight:bold;">apple_memory/keycode_r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>apple_memory/keycode_r_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>apple_memory/keycode_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_LINEARIZE_MODE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_LINEARIZE_MODE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td>apple_memory/a2mem_if_LINEARIZE_MODE_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C38[0][A]</td>
<td>apple_memory/a2mem_if_LINEARIZE_MODE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_SHRG_MODE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_SHRG_MODE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>apple_memory/a2mem_if_SHRG_MODE_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C38[2][A]</td>
<td>apple_memory/a2mem_if_SHRG_MODE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_MONOCHROME_DHIRES_MODE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][B]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_MONOCHROME_DHIRES_MODE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][B]</td>
<td>apple_memory/a2mem_if_MONOCHROME_DHIRES_MODE_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C38[0][B]</td>
<td>apple_memory/a2mem_if_MONOCHROME_DHIRES_MODE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_MONOCHROME_MODE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_MONOCHROME_MODE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[2][A]</td>
<td>apple_memory/a2mem_if_MONOCHROME_MODE_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C39[2][A]</td>
<td>apple_memory/a2mem_if_MONOCHROME_MODE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[1][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[1][A]</td>
<td>apple_memory/SWITCHES_IIE_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C42[1][A]</td>
<td>apple_memory/SWITCHES_IIE_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[0][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C44[0][A]</td>
<td>apple_memory/SWITCHES_IIE_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C44[0][A]</td>
<td>apple_memory/SWITCHES_IIE_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.833</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[2][B]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.224</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>577</td>
<td>R36C38[2][B]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.095</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C43[2][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4645</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C43[2][A]</td>
<td>apple_memory/SWITCHES_IIE_5_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C43[2][A]</td>
<td>apple_memory/SWITCHES_IIE_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.683%; route: 0.992, 62.628%; tC2Q: 0.201, 12.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>led_4_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>led_4_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>led_4_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>led_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>led_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cdc_a2reset/fifo[1]_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cdc_a2reset/fifo[1]_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cdc_a2reset/fifo[1]_0_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cdc_phi1/fifo_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cdc_phi1/fifo_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cdc_phi1/fifo_1_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sdram_ports/sdram_inst/port_wr_prev_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_wr_prev_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_wr_prev_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sdram_ports/sdram_inst/port_q[4]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_q[4]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_q[4]_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sdram_ports/sdram_inst/port_q[0]_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_q[0]_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_q[0]_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sdram_ports/sdram_inst/port_addr_queue_port_addr_queue_RAMREG_0_G[7]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_addr_queue_port_addr_queue_RAMREG_0_G[7]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_addr_queue_port_addr_queue_RAMREG_0_G[7]_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/SWITCHES_IIE_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/SWITCHES_IIE_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/SWITCHES_IIE_2_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4645</td>
<td>clk_logic_w</td>
<td>3.759</td>
<td>2.274</td>
</tr>
<tr>
<td>1600</td>
<td>clk_pixel_w</td>
<td>8.745</td>
<td>2.442</td>
</tr>
<tr>
<td>577</td>
<td>n29_11</td>
<td>15.586</td>
<td>1.954</td>
</tr>
<tr>
<td>265</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current</td>
<td>32.512</td>
<td>1.954</td>
</tr>
<tr>
<td>213</td>
<td>a2bus_if.addr[0]</td>
<td>11.751</td>
<td>3.468</td>
</tr>
<tr>
<td>206</td>
<td>clk_audio_w</td>
<td>33.946</td>
<td>3.538</td>
</tr>
<tr>
<td>168</td>
<td>audio_out/IIR_filter/out_l_15_7</td>
<td>32.612</td>
<td>1.998</td>
</tr>
<tr>
<td>164</td>
<td>supersprite/vdp/f18a_core/inst_cpu/n931_6</td>
<td>14.603</td>
<td>1.462</td>
</tr>
<tr>
<td>159</td>
<td>supersprite/vdp/f18a_core/reset_n_r</td>
<td>13.041</td>
<td>2.368</td>
</tr>
<tr>
<td>152</td>
<td>mem_ports[1].addr[0]</td>
<td>11.409</td>
<td>4.066</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C22</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C46</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C17</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 2 -add [get_nets {clk_logic_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_logic_w}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_nets {clk_pixel_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_nets {clk_pixel_w}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_nets {clk_hdmi_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
