#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x158760590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x158751910 .scope module, "tb_adc_frontend_top" "tb_adc_frontend_top" 3 3;
 .timescale -9 -12;
P_0x15875a750 .param/l "EXPECT_PERIOD" 1 3 11, +C4<00000000000000000000000000010000>;
P_0x15875a790 .param/l "FIFO_DEPTH" 1 3 10, +C4<00000000000000000010000000000000>;
P_0x15875a7d0 .param/l "LANES" 1 3 8, +C4<00000000000000000000000000001000>;
P_0x15875a810 .param/l "MAX_CHECKS" 1 3 12, +C4<00000000000000000011111110101111>;
P_0x15875a850 .param/l "W" 1 3 9, +C4<00000000000000000000000000010000>;
L_0x15877a7d0 .functor BUFZ 1, L_0x15877b5b0, C4<0>, C4<0>, C4<0>;
v0x158779950_0 .net "aligned", 0 0, v0x158773870_0;  1 drivers
v0x1587799e0_0 .var "aligned_d", 0 0;
v0x158779a70_0 .var "cur_word", 15 0;
v0x158779b00_0 .var "cur_word_dly", 15 0;
v0x158779bb0_0 .var "dco_clk", 0 0;
v0x158779c80_0 .var "exp", 15 0;
v0x158779d30_0 .var/queue "exp_q", 16;
v0x158779dc0_0 .var/2u "fco_cnt", 31 0;
v0x158779e70_0 .var/2u "gen_word", 31 0;
v0x158779f80_0 .var "lvds_data", 7 0;
v0x15877a020_0 .var "lvds_fco", 0 0;
v0x15877a0f0_0 .var "out_ready", 0 0;
v0x15877a180_0 .net "out_valid", 0 0, L_0x15877b240;  1 drivers
v0x15877a210_0 .net "out_word", 15 0, L_0x15877b410;  1 drivers
v0x15877a2c0_0 .var/2u "rd_cnt", 31 0;
v0x15877a350_0 .var "rst_n", 0 0;
v0x15877a3e0_0 .net "stall_dco_dbg", 0 0, L_0x15877b4c0;  1 drivers
v0x15877a590_0 .var "sys_clk", 0 0;
v0x15877a620_0 .var "sys_rst_n", 0 0;
v0x15877a6b0_0 .net "word_valid_dco", 0 0, L_0x15877a7d0;  1 drivers
v0x15877a740_0 .net "word_valid_dco_dbg", 0 0, L_0x15877b5b0;  1 drivers
E_0x15873c950 .event posedge, v0x158775570_0;
E_0x15871ab00 .event negedge, v0x158773910_0;
E_0x158719e50 .event posedge, v0x158773910_0;
S_0x158758fb0 .scope autotask, "drive_fall" "drive_fall" 3 110, 3 110 0, S_0x158751910;
 .timescale -9 -12;
v0x158762710_0 .var/2s "i", 31 0;
v0x158772320_0 .var "w", 15 0;
TD_tb_adc_frontend_top.drive_fall ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x158762710_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x158762710_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x158772320_0;
    %load/vec4 v0x158762710_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0x158762710_0;
    %store/vec4 v0x158779f80_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x158762710_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x158762710_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x1587723d0 .scope autotask, "drive_rise" "drive_rise" 3 102, 3 102 0, S_0x158751910;
 .timescale -9 -12;
v0x1587725a0_0 .var/2s "i", 31 0;
v0x158772650_0 .var "w", 15 0;
TD_tb_adc_frontend_top.drive_rise ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1587725a0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x1587725a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x158772650_0;
    %load/vec4 v0x1587725a0_0;
    %muli 2, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0x1587725a0_0;
    %store/vec4 v0x158779f80_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1587725a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1587725a0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x158772700 .scope module, "dut" "adc_lvds_frontend_top" 3 46, 4 3 0, S_0x158751910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "dco_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "lvds_data";
    .port_info 3 /INPUT 1 "lvds_fco";
    .port_info 4 /INPUT 1 "sys_clk";
    .port_info 5 /INPUT 1 "sys_rst_n";
    .port_info 6 /INPUT 1 "out_ready";
    .port_info 7 /OUTPUT 16 "out_word";
    .port_info 8 /OUTPUT 1 "out_valid";
    .port_info 9 /OUTPUT 1 "aligned";
    .port_info 10 /OUTPUT 1 "word_valid_dco_dbg";
    .port_info 11 /OUTPUT 1 "stall_dco_dbg";
P_0x1587728e0 .param/l "FIFO_DEPTH" 0 4 5, +C4<00000000000000000010000000000000>;
P_0x158772920 .param/l "LANES" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x15877a840 .functor BUFZ 1, v0x158777c90_0, C4<0>, C4<0>, C4<0>;
L_0x15877ade0 .functor AND 1, v0x1587748a0_0, v0x158773870_0, C4<1>, C4<1>;
L_0x15877b030 .functor AND 1, L_0x15877ade0, L_0x15877aef0, C4<1>, C4<1>;
L_0x15877b240 .functor BUFZ 1, v0x158775280_0, C4<0>, C4<0>, C4<0>;
L_0x15877b2f0 .functor BUFZ 1, v0x15877a0f0_0, C4<0>, C4<0>, C4<0>;
L_0x15877b410 .functor BUFZ 16, v0x1587751d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15877b4c0 .functor BUFZ 1, L_0x15877a840, C4<0>, C4<0>, C4<0>;
L_0x15877b5b0 .functor BUFZ 1, v0x1587748a0_0, C4<0>, C4<0>, C4<0>;
v0x158778210_0 .net *"_ivl_3", 0 0, L_0x15877ade0;  1 drivers
v0x1587782c0_0 .net *"_ivl_5", 0 0, L_0x15877aef0;  1 drivers
v0x158778360_0 .net "aligned", 0 0, v0x158773870_0;  alias, 1 drivers
v0x1587783f0_0 .net "axis_data", 15 0, v0x1587751d0_0;  1 drivers
v0x158778480_0 .net "axis_ready", 0 0, L_0x15877b2f0;  1 drivers
v0x158778550_0 .net "axis_valid", 0 0, v0x158775280_0;  1 drivers
v0x158778600_0 .net "dco_clk", 0 0, v0x158779bb0_0;  1 drivers
v0x158778710_0 .net "fall", 7 0, v0x158775b70_0;  1 drivers
v0x1587787a0_0 .net "fifo_empty", 0 0, v0x158777160_0;  1 drivers
v0x1587788b0_0 .net "fifo_full", 0 0, v0x158777c90_0;  1 drivers
v0x158778940_0 .net "fifo_rd_data", 15 0, v0x1587770b0_0;  1 drivers
v0x158778a10_0 .net "fifo_rd_en", 0 0, v0x158775050_0;  1 drivers
v0x158778ae0_0 .net "fifo_rd_valid", 0 0, v0x158777780_0;  1 drivers
v0x158778bb0_0 .net "lvds_data", 7 0, v0x158779f80_0;  1 drivers
v0x158778c40_0 .net "lvds_fco", 0 0, v0x15877a020_0;  1 drivers
v0x158778cd0_0 .net "out_ready", 0 0, v0x15877a0f0_0;  1 drivers
v0x158778d60_0 .net "out_valid", 0 0, L_0x15877b240;  alias, 1 drivers
v0x158778ef0_0 .net "out_word", 15 0, L_0x15877b410;  alias, 1 drivers
v0x158778f80_0 .net "rise", 7 0, v0x158775cc0_0;  1 drivers
v0x158779050_0 .net "rst_n", 0 0, v0x15877a350_0;  1 drivers
v0x1587790e0_0 .net "stall_dco", 0 0, L_0x15877a840;  1 drivers
v0x158779170_0 .net "stall_dco_dbg", 0 0, L_0x15877b4c0;  alias, 1 drivers
v0x158779200_0 .net "sys_clk", 0 0, v0x15877a590_0;  1 drivers
v0x158779290_0 .net "sys_rst_n", 0 0, v0x15877a620_0;  1 drivers
v0x158779360_0 .net "word_dco", 15 0, v0x158774780_0;  1 drivers
v0x158779430_0 .net "word_valid_dco", 0 0, v0x1587748a0_0;  1 drivers
v0x158779500_0 .net "word_valid_dco_dbg", 0 0, L_0x15877b5b0;  alias, 1 drivers
L_0x15877aef0 .reduce/nor v0x158777c90_0;
S_0x158772c20 .scope module, "u_align" "align_monitor_fco" 4 83, 5 3 0, S_0x158772700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "dco_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fco_in";
    .port_info 3 /INPUT 1 "word_valid";
    .port_info 4 /OUTPUT 1 "aligned";
    .port_info 5 /OUTPUT 1 "align_pulse";
    .port_info 6 /OUTPUT 1 "align_err_pulse";
    .port_info 7 /OUTPUT 16 "err_count";
P_0x158772de0 .param/l "ERR_W" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x158772e20 .param/l "EXPECT_PERIOD" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x158772e60 .param/l "LOCK_COUNT" 0 5 5, +C4<00000000000000000000000000000100>;
L_0x15877a940 .functor NOT 1, v0x158773aa0_0, C4<0>, C4<0>, C4<0>;
L_0x15877a9b0 .functor AND 1, v0x15877a020_0, L_0x15877a940, C4<1>, C4<1>;
v0x1587736a0_0 .net *"_ivl_0", 0 0, L_0x15877a940;  1 drivers
v0x158773730_0 .var "align_err_pulse", 0 0;
v0x1587737c0_0 .var "align_pulse", 0 0;
v0x158773870_0 .var "aligned", 0 0;
v0x158773910_0 .net "dco_clk", 0 0, v0x158779bb0_0;  alias, 1 drivers
v0x1587739f0_0 .var "err_count", 15 0;
v0x158773aa0_0 .var "fco_d", 0 0;
v0x158773b40_0 .net "fco_in", 0 0, v0x15877a020_0;  alias, 1 drivers
v0x158773be0_0 .net "fco_rise", 0 0, L_0x15877a9b0;  1 drivers
v0x158773cf0_0 .var "first_seen", 0 0;
v0x158773d80_0 .var/2u "good_streak", 31 0;
v0x158773e30_0 .net "rst_n", 0 0, v0x15877a350_0;  alias, 1 drivers
v0x158773ed0_0 .net "word_valid", 0 0, v0x1587748a0_0;  alias, 1 drivers
v0x158773f70_0 .var/2u "words_since", 31 0;
E_0x1587730c0/0 .event negedge, v0x158773e30_0;
E_0x1587730c0/1 .event posedge, v0x158773910_0;
E_0x1587730c0 .event/or E_0x1587730c0/0, E_0x1587730c0/1;
S_0x158773120 .scope begin, "$unm_blk_45" "$unm_blk_45" 5 55, 5 55 0, S_0x158772c20;
 .timescale -9 -12;
v0x1587732f0_0 .var/2u "next_words", 31 0;
S_0x1587733b0 .scope autofunction.vec4.s16, "sat_inc" "sat_inc" 5 26, 5 26 0, S_0x158772c20;
 .timescale -9 -12;
; Variable sat_inc is vec4 return value of scope S_0x1587733b0
v0x158773610_0 .var "x", 15 0;
TD_tb_adc_frontend_top.dut.u_align.sat_inc ;
    %load/vec4 v0x158773610_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x158773610_0;
    %ret/vec4 0, 0, 16;  Assign to sat_inc (store_vec4_to_lval)
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x158773610_0;
    %addi 1, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sat_inc (store_vec4_to_lval)
T_2.5 ;
    %end;
S_0x1587740a0 .scope module, "u_asm" "word_assembler" 4 67, 6 3 0, S_0x158772700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "dco_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 8 "bit_rise";
    .port_info 4 /INPUT 8 "bit_fall";
    .port_info 5 /OUTPUT 16 "sample_word";
    .port_info 6 /OUTPUT 1 "word_valid";
P_0x158772fc0 .param/l "LANES" 0 6 4, +C4<00000000000000000000000000001000>;
v0x158774440_0 .net "bit_fall", 7 0, v0x158775b70_0;  alias, 1 drivers
v0x1587744f0_0 .net "bit_rise", 7 0, v0x158775cc0_0;  alias, 1 drivers
v0x158774590_0 .net "dco_clk", 0 0, v0x158779bb0_0;  alias, 1 drivers
v0x158774620_0 .var/i "i", 31 0;
v0x1587746b0_0 .net "rst_n", 0 0, v0x15877a350_0;  alias, 1 drivers
v0x158774780_0 .var "sample_word", 15 0;
v0x158774810_0 .net "stall", 0 0, L_0x15877a840;  alias, 1 drivers
v0x1587748a0_0 .var "word_valid", 0 0;
S_0x1587749e0 .scope module, "u_axis" "axis_stream_out" 4 118, 7 3 0, S_0x158772700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "sys_rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "aligned";
    .port_info 4 /INPUT 16 "fifo_rd_data";
    .port_info 5 /INPUT 1 "fifo_rd_valid";
    .port_info 6 /INPUT 1 "fifo_rd_empty";
    .port_info 7 /OUTPUT 1 "fifo_rd_en";
    .port_info 8 /OUTPUT 1 "m_valid";
    .port_info 9 /INPUT 1 "m_ready";
    .port_info 10 /OUTPUT 16 "m_data";
v0x158774da0_0 .net "aligned", 0 0, v0x158773870_0;  alias, 1 drivers
L_0x150050010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x158774e60_0 .net "enable", 0 0, L_0x150050010;  1 drivers
v0x158774ef0_0 .net "fifo_rd_data", 15 0, v0x1587770b0_0;  alias, 1 drivers
v0x158774fb0_0 .net "fifo_rd_empty", 0 0, v0x158777160_0;  alias, 1 drivers
v0x158775050_0 .var "fifo_rd_en", 0 0;
v0x158775130_0 .net "fifo_rd_valid", 0 0, v0x158777780_0;  alias, 1 drivers
v0x1587751d0_0 .var "hold_data", 15 0;
v0x158775280_0 .var "hold_valid", 0 0;
v0x158775320_0 .net "m_data", 15 0, v0x1587751d0_0;  alias, 1 drivers
v0x158775430_0 .net "m_ready", 0 0, L_0x15877b2f0;  alias, 1 drivers
v0x1587754d0_0 .net "m_valid", 0 0, v0x158775280_0;  alias, 1 drivers
v0x158775570_0 .net "sys_clk", 0 0, v0x15877a590_0;  alias, 1 drivers
v0x158775610_0 .net "sys_rst_n", 0 0, v0x15877a620_0;  alias, 1 drivers
E_0x158774350/0 .event negedge, v0x158775610_0;
E_0x158774350/1 .event posedge, v0x158775570_0;
E_0x158774350 .event/or E_0x158774350/0, E_0x158774350/1;
E_0x158774d40 .event anyedge, v0x158774e60_0, v0x158773870_0, v0x158775280_0;
S_0x1587757c0 .scope module, "u_cap" "ddr_lane_capture" 4 56, 8 3 0, S_0x158772700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "dco_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "lvds";
    .port_info 3 /OUTPUT 8 "rise";
    .port_info 4 /OUTPUT 8 "fall";
P_0x1587750e0 .param/l "LANES" 0 8 4, +C4<00000000000000000000000000001000>;
v0x158775aa0_0 .net "dco_clk", 0 0, v0x158779bb0_0;  alias, 1 drivers
v0x158775b70_0 .var "fall", 7 0;
v0x158775c10_0 .net "lvds", 7 0, v0x158779f80_0;  alias, 1 drivers
v0x158775cc0_0 .var "rise", 7 0;
v0x158775d80_0 .net "rst_n", 0 0, v0x15877a350_0;  alias, 1 drivers
E_0x158775a60 .event negedge, v0x158773e30_0, v0x158773910_0;
S_0x158775ee0 .scope module, "u_fifo" "cdc_async_fifo" 4 100, 9 3 0, S_0x158772700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wr_clk";
    .port_info 1 /INPUT 1 "wr_rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 16 "wr_data";
    .port_info 4 /OUTPUT 1 "wr_full";
    .port_info 5 /INPUT 1 "rd_clk";
    .port_info 6 /INPUT 1 "rd_rst_n";
    .port_info 7 /INPUT 1 "rd_en";
    .port_info 8 /OUTPUT 16 "rd_data";
    .port_info 9 /OUTPUT 1 "rd_valid";
    .port_info 10 /OUTPUT 1 "rd_empty";
P_0x1587760e0 .param/l "ADDR_W" 1 9 23, +C4<00000000000000000000000000001101>;
P_0x158776120 .param/l "DEPTH" 0 9 5, +C4<00000000000000000010000000000000>;
P_0x158776160 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
L_0x15877ab40 .functor AND 1, L_0x15877b030, L_0x15877aaa0, C4<1>, C4<1>;
L_0x15877acf0 .functor AND 1, v0x158775050_0, L_0x15877ac50, C4<1>, C4<1>;
v0x158776c80_0 .net *"_ivl_1", 0 0, L_0x15877aaa0;  1 drivers
v0x158776d30_0 .net *"_ivl_5", 0 0, L_0x15877ac50;  1 drivers
v0x158776dd0 .array "mem", 8191 0, 15 0;
v0x158776e80_0 .var "rd_bin", 13 0;
v0x158776f30_0 .var "rd_bin_next", 13 0;
v0x158777020_0 .net "rd_clk", 0 0, v0x15877a590_0;  alias, 1 drivers
v0x1587770b0_0 .var "rd_data", 15 0;
v0x158777160_0 .var "rd_empty", 0 0;
v0x158777210_0 .var "rd_empty_next", 0 0;
v0x158777320_0 .net "rd_en", 0 0, v0x158775050_0;  alias, 1 drivers
v0x1587773d0_0 .net "rd_fire", 0 0, L_0x15877acf0;  1 drivers
v0x158777460_0 .var "rd_gray", 13 0;
v0x1587774f0_0 .var "rd_gray_next", 13 0;
v0x158777580_0 .var "rd_gray_sync1", 13 0;
v0x158777620_0 .var "rd_gray_sync2", 13 0;
v0x1587776d0_0 .net "rd_rst_n", 0 0, v0x15877a620_0;  alias, 1 drivers
v0x158777780_0 .var "rd_valid", 0 0;
v0x158777930_0 .var "wr_bin", 13 0;
v0x1587779c0_0 .var "wr_bin_next", 13 0;
v0x158777a50_0 .net "wr_clk", 0 0, v0x158779bb0_0;  alias, 1 drivers
v0x158777ae0_0 .net "wr_data", 15 0, v0x158774780_0;  alias, 1 drivers
v0x158777b70_0 .net "wr_en", 0 0, L_0x15877b030;  1 drivers
v0x158777c00_0 .net "wr_fire", 0 0, L_0x15877ab40;  1 drivers
v0x158777c90_0 .var "wr_full", 0 0;
v0x158777d20_0 .var "wr_full_next", 0 0;
v0x158777db0_0 .var "wr_gray", 13 0;
v0x158777e60_0 .var "wr_gray_next", 13 0;
v0x158777f10_0 .var "wr_gray_sync1", 13 0;
v0x158777fc0_0 .var "wr_gray_sync2", 13 0;
v0x158778070_0 .net "wr_rst_n", 0 0, v0x15877a350_0;  alias, 1 drivers
E_0x158776450/0 .event anyedge, v0x158776e80_0, v0x1587773d0_0, v0x158776f30_0, v0x1587774f0_0;
E_0x158776450/1 .event anyedge, v0x158777fc0_0;
E_0x158776450 .event/or E_0x158776450/0, E_0x158776450/1;
E_0x1587764c0/0 .event anyedge, v0x158777930_0, v0x158777c00_0, v0x1587779c0_0, v0x158777e60_0;
E_0x1587764c0/1 .event anyedge, v0x158777620_0;
E_0x1587764c0 .event/or E_0x1587764c0/0, E_0x1587764c0/1;
L_0x15877aaa0 .reduce/nor v0x158777c90_0;
L_0x15877ac50 .reduce/nor v0x158777160_0;
S_0x158776530 .scope autofunction.vec4.s14, "bin2gray" "bin2gray" 9 43, 9 43 0, S_0x158775ee0;
 .timescale -9 -12;
v0x158776700_0 .var "b", 13 0;
; Variable bin2gray is vec4 return value of scope S_0x158776530
TD_tb_adc_frontend_top.dut.u_fifo.bin2gray ;
    %load/vec4 v0x158776700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x158776700_0;
    %xor;
    %ret/vec4 0, 0, 14;  Assign to bin2gray (store_vec4_to_lval)
    %end;
S_0x158776860 .scope autofunction.vec4.s1, "full_cond" "full_cond" 9 47, 9 47 0, S_0x158775ee0;
 .timescale -9 -12;
; Variable full_cond is vec4 return value of scope S_0x158776860
v0x158776a60_0 .var "r_inv", 13 0;
v0x158776b10_0 .var "rgray_sync", 13 0;
v0x158776bd0_0 .var "wgray_next", 13 0;
TD_tb_adc_frontend_top.dut.u_fifo.full_cond ;
    %load/vec4 v0x158776b10_0;
    %store/vec4 v0x158776a60_0, 0, 14;
    %load/vec4 v0x158776b10_0;
    %parti/s 1, 13, 5;
    %inv;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x158776a60_0, 4, 1;
    %load/vec4 v0x158776b10_0;
    %parti/s 1, 12, 5;
    %inv;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x158776a60_0, 4, 1;
    %load/vec4 v0x158776bd0_0;
    %load/vec4 v0x158776a60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %ret/vec4 0, 0, 1;  Assign to full_cond (store_vec4_to_lval)
    %end;
S_0x158779650 .scope autofunction.vec4.s16, "make_word" "make_word" 3 98, 3 98 0, S_0x158751910;
 .timescale -9 -12;
v0x158779810_0 .var/2u "k", 31 0;
; Variable make_word is vec4 return value of scope S_0x158779650
TD_tb_adc_frontend_top.make_word ;
    %load/vec4 v0x158779810_0;
    %parti/s 16, 0, 2;
    %ret/vec4 0, 0, 16;  Assign to make_word (store_vec4_to_lval)
    %disable/flow S_0x158779650;
    %end;
    .scope S_0x1587757c0;
T_6 ;
    %wait E_0x1587730c0;
    %load/vec4 v0x158775d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x158775cc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x158775c10_0;
    %assign/vec4 v0x158775cc0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1587757c0;
T_7 ;
    %wait E_0x158775a60;
    %load/vec4 v0x158775d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x158775b70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x158775c10_0;
    %assign/vec4 v0x158775b70_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1587740a0;
T_8 ;
    %wait E_0x1587730c0;
    %load/vec4 v0x1587746b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x158774780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1587748a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x158774810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x158774620_0, 0, 32;
T_8.4 ;
    %load/vec4 v0x158774620_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_8.5, 5;
    %load/vec4 v0x1587744f0_0;
    %load/vec4 v0x158774620_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x158774620_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x158774780_0, 4, 5;
    %load/vec4 v0x158774440_0;
    %load/vec4 v0x158774620_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x158774620_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x158774780_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x158774620_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x158774620_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x158774780_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1587748a0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1587748a0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x158772c20;
T_9 ;
    %wait E_0x1587730c0;
    %load/vec4 v0x158773e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x158773aa0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x158773b40_0;
    %assign/vec4 v0x158773aa0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x158772c20;
T_10 ;
    %wait E_0x1587730c0;
    %load/vec4 v0x158773e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x158773870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1587737c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x158773730_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1587739f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x158773f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x158773d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x158773cf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1587737c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x158773730_0, 0;
    %load/vec4 v0x158773ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %fork t_1, S_0x158773120;
    %jmp t_0;
    .scope S_0x158773120;
t_1 ;
    %load/vec4 v0x158773f70_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1587732f0_0, 0, 32;
    %load/vec4 v0x158773be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x158773cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x158773cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x158773f70_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x1587732f0_0;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1587737c0_0, 0;
    %load/vec4 v0x158773d80_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_10.10, 5;
    %load/vec4 v0x158773d80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x158773d80_0, 0;
T_10.10 ;
    %load/vec4 v0x158773d80_0;
    %addi 1, 0, 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.12, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x158773870_0, 0;
T_10.12 ;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x158773730_0, 0;
    %alloc S_0x1587733b0;
    %load/vec4 v0x1587739f0_0;
    %store/vec4 v0x158773610_0, 0, 16;
    %callf/vec4 TD_tb_adc_frontend_top.dut.u_align.sat_inc, S_0x1587733b0;
    %free S_0x1587733b0;
    %assign/vec4 v0x1587739f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x158773d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x158773870_0, 0;
T_10.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x158773f70_0, 0;
T_10.7 ;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x1587732f0_0;
    %assign/vec4 v0x158773f70_0, 0;
T_10.5 ;
    %end;
    .scope S_0x158772c20;
t_0 %join;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x158775ee0;
T_11 ;
    %wait E_0x1587764c0;
    %load/vec4 v0x158777930_0;
    %load/vec4 v0x158777c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 1, 0, 14;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %add;
    %store/vec4 v0x1587779c0_0, 0, 14;
    %alloc S_0x158776530;
    %load/vec4 v0x1587779c0_0;
    %store/vec4 v0x158776700_0, 0, 14;
    %callf/vec4 TD_tb_adc_frontend_top.dut.u_fifo.bin2gray, S_0x158776530;
    %free S_0x158776530;
    %store/vec4 v0x158777e60_0, 0, 14;
    %alloc S_0x158776860;
    %load/vec4 v0x158777e60_0;
    %load/vec4 v0x158777620_0;
    %store/vec4 v0x158776b10_0, 0, 14;
    %store/vec4 v0x158776bd0_0, 0, 14;
    %callf/vec4 TD_tb_adc_frontend_top.dut.u_fifo.full_cond, S_0x158776860;
    %free S_0x158776860;
    %store/vec4 v0x158777d20_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x158775ee0;
T_12 ;
    %wait E_0x1587730c0;
    %load/vec4 v0x158778070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x158777930_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x158777db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x158777c90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1587779c0_0;
    %assign/vec4 v0x158777930_0, 0;
    %load/vec4 v0x158777e60_0;
    %assign/vec4 v0x158777db0_0, 0;
    %load/vec4 v0x158777d20_0;
    %assign/vec4 v0x158777c90_0, 0;
    %load/vec4 v0x158777c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x158777ae0_0;
    %load/vec4 v0x158777930_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158776dd0, 0, 4;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x158775ee0;
T_13 ;
    %wait E_0x1587730c0;
    %load/vec4 v0x158778070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x158777580_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x158777620_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x158777460_0;
    %assign/vec4 v0x158777580_0, 0;
    %load/vec4 v0x158777580_0;
    %assign/vec4 v0x158777620_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x158775ee0;
T_14 ;
    %wait E_0x158776450;
    %load/vec4 v0x158776e80_0;
    %load/vec4 v0x1587773d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 1, 0, 14;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %add;
    %store/vec4 v0x158776f30_0, 0, 14;
    %alloc S_0x158776530;
    %load/vec4 v0x158776f30_0;
    %store/vec4 v0x158776700_0, 0, 14;
    %callf/vec4 TD_tb_adc_frontend_top.dut.u_fifo.bin2gray, S_0x158776530;
    %free S_0x158776530;
    %store/vec4 v0x1587774f0_0, 0, 14;
    %load/vec4 v0x1587774f0_0;
    %load/vec4 v0x158777fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x158777210_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x158775ee0;
T_15 ;
    %wait E_0x158774350;
    %load/vec4 v0x1587776d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x158776e80_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x158777460_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1587770b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x158777780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x158777160_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x158776f30_0;
    %assign/vec4 v0x158776e80_0, 0;
    %load/vec4 v0x1587774f0_0;
    %assign/vec4 v0x158777460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x158777780_0, 0;
    %load/vec4 v0x158777210_0;
    %assign/vec4 v0x158777160_0, 0;
    %load/vec4 v0x1587773d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x158776e80_0;
    %parti/s 13, 0, 2;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x158776dd0, 4;
    %assign/vec4 v0x1587770b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x158777780_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x158775ee0;
T_16 ;
    %wait E_0x158774350;
    %load/vec4 v0x1587776d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x158777f10_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x158777fc0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x158777db0_0;
    %assign/vec4 v0x158777f10_0, 0;
    %load/vec4 v0x158777f10_0;
    %assign/vec4 v0x158777fc0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1587749e0;
T_17 ;
Ewait_0 .event/or E_0x158774d40, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158775050_0, 0, 1;
    %load/vec4 v0x158774e60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.3, 10;
    %load/vec4 v0x158774da0_0;
    %and;
T_17.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x158775280_0;
    %nor/r;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158775050_0, 0, 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1587749e0;
T_18 ;
    %wait E_0x158774350;
    %load/vec4 v0x158775610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x158775280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1587751d0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x158774e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_18.4, 8;
    %load/vec4 v0x158774da0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.4;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x158775280_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x158775280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.7, 9;
    %load/vec4 v0x158775430_0;
    %and;
T_18.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x158775280_0, 0;
T_18.5 ;
    %load/vec4 v0x158775130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x158775280_0, 0;
    %load/vec4 v0x158774ef0_0;
    %assign/vec4 v0x1587751d0_0, 0;
T_18.8 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x158751910;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158779bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15877a590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15877a350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15877a620_0, 0, 1;
    %end;
    .thread T_19, $init;
    .scope S_0x158751910;
T_20 ;
    %delay 2000, 0;
    %load/vec4 v0x158779bb0_0;
    %inv;
    %store/vec4 v0x158779bb0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x158751910;
T_21 ;
    %delay 5000, 0;
    %load/vec4 v0x15877a590_0;
    %inv;
    %store/vec4 v0x15877a590_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x158751910;
T_22 ;
    %vpi_call/w 3 67 "$dumpfile", "waves_top.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x158751910 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x158751910;
T_23 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x158779f80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15877a020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15877a0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15877a350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15877a620_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_23.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.1, 5;
    %jmp/1 T_23.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x158719e50;
    %jmp T_23.0;
T_23.1 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 32;
T_23.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.3, 5;
    %jmp/1 T_23.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15873c950;
    %jmp T_23.2;
T_23.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15877a350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15877a620_0, 0, 1;
    %vpi_call/w 3 88 "$display", "START t=%0t", $time {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x158751910;
T_24 ;
    %wait E_0x158719e50;
    %load/vec4 v0x15877a350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x158779e70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x158779a70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x158779b00_0, 0;
    %alloc S_0x1587723d0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x158772650_0, 0, 16;
    %fork TD_tb_adc_frontend_top.drive_rise, S_0x1587723d0;
    %join;
    %free S_0x1587723d0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x15877a3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x158779a70_0;
    %assign/vec4 v0x158779b00_0, 0;
    %alloc S_0x158779650;
    %load/vec4 v0x158779e70_0;
    %store/vec4 v0x158779810_0, 0, 32;
    %callf/vec4 TD_tb_adc_frontend_top.make_word, S_0x158779650;
    %free S_0x158779650;
    %assign/vec4 v0x158779a70_0, 0;
    %alloc S_0x1587723d0;
    %alloc S_0x158779650;
    %load/vec4 v0x158779e70_0;
    %store/vec4 v0x158779810_0, 0, 32;
    %callf/vec4 TD_tb_adc_frontend_top.make_word, S_0x158779650;
    %free S_0x158779650;
    %store/vec4 v0x158772650_0, 0, 16;
    %fork TD_tb_adc_frontend_top.drive_rise, S_0x1587723d0;
    %join;
    %free S_0x1587723d0;
    %jmp T_24.3;
T_24.2 ;
    %alloc S_0x1587723d0;
    %load/vec4 v0x158779a70_0;
    %store/vec4 v0x158772650_0, 0, 16;
    %fork TD_tb_adc_frontend_top.drive_rise, S_0x1587723d0;
    %join;
    %free S_0x1587723d0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x158751910;
T_25 ;
    %wait E_0x15871ab00;
    %load/vec4 v0x15877a350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %alloc S_0x158758fb0;
    %load/vec4 v0x158779a70_0;
    %store/vec4 v0x158772320_0, 0, 16;
    %fork TD_tb_adc_frontend_top.drive_fall, S_0x158758fb0;
    %join;
    %free S_0x158758fb0;
    %load/vec4 v0x15877a3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x158779e70_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x158779e70_0, 0;
T_25.2 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x158751910;
T_26 ;
    %wait E_0x1587730c0;
    %load/vec4 v0x15877a350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x158779dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15877a020_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15877a020_0, 0;
    %load/vec4 v0x15877a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x158779dc0_0;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_26.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15877a020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x158779dc0_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x158779dc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x158779dc0_0, 0;
T_26.5 ;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x158751910;
T_27 ;
    %wait E_0x15873c950;
    %load/vec4 v0x15877a620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15877a0f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x158779950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15877a0f0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x158751910;
T_28 ;
    %wait E_0x158774350;
    %load/vec4 v0x15877a620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1587799e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x158779950_0;
    %assign/vec4 v0x1587799e0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x158751910;
T_29 ;
    %wait E_0x15873c950;
    %load/vec4 v0x158779950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.2, 9;
    %load/vec4 v0x1587799e0_0;
    %nor/r;
    %and;
T_29.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %vpi_call/w 3 188 "$display", "ALIGNED (rising) @ t=%0t", $time {0 0 0};
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x158751910;
T_30 ;
    %wait E_0x15871ab00;
    %load/vec4 v0x15877a350_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_30.4, 11;
    %load/vec4 v0x158779950_0;
    %and;
T_30.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.3, 10;
    %load/vec4 v0x15877a6b0_0;
    %and;
T_30.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0x15877a3e0_0;
    %nor/r;
    %and;
T_30.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %ix/load 4, 0, 0;
    %load/vec4 v0x158779b00_0;
    %store/qb/v v0x158779d30_0, 4, 16;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x158751910;
T_31 ;
    %wait E_0x15873c950;
    %load/vec4 v0x15877a620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15877a2c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x15877a180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v0x15877a0f0_0;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %vpi_func 3 213 "$size" 32, v0x158779d30_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.5, 4;
    %vpi_call/w 3 214 "$display", "TB ERROR: exp_q empty at t=%0t rd_cnt=%0d (out_valid&out_ready fired)", $time, v0x15877a2c0_0 {0 0 0};
    %vpi_call/w 3 216 "$fatal" {0 0 0};
T_31.5 ;
    %qpop/f/v v0x158779d30_0, 16;
    %store/vec4 v0x158779c80_0, 0, 16;
    %load/vec4 v0x15877a210_0;
    %load/vec4 v0x158779c80_0;
    %cmp/ne;
    %jmp/0xz  T_31.7, 6;
    %vpi_func 3 223 "$size" 32, v0x158779d30_0 {0 0 0};
    %vpi_call/w 3 222 "$display", "FAIL t=%0t rd_cnt=%0d exp_q=%0d", $time, v0x15877a2c0_0, S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 224 "$display", "expected=%b", v0x158779c80_0 {0 0 0};
    %vpi_call/w 3 225 "$display", "got     =%b", v0x15877a210_0 {0 0 0};
    %vpi_call/w 3 226 "$fatal" {0 0 0};
T_31.7 ;
    %load/vec4 v0x15877a2c0_0;
    %pushi/vec4 1, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.9, 4;
    %vpi_func 3 233 "$size" 32, v0x158779d30_0 {0 0 0};
    %vpi_call/w 3 232 "$display", "PROGRESS t=%0t rd_cnt=%0d exp_q=%0d", $time, v0x15877a2c0_0, S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 234 "$display", "expected=%b", v0x158779c80_0 {0 0 0};
    %vpi_call/w 3 235 "$display", "got     =%b", v0x15877a210_0 {0 0 0};
T_31.9 ;
    %load/vec4 v0x15877a2c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x15877a2c0_0, 0;
    %load/vec4 v0x15877a2c0_0;
    %cmpi/e 16303, 0, 32;
    %jmp/0xz  T_31.11, 4;
    %vpi_call/w 3 240 "$display", "PASS \342\234\205 rd_cnt=%0d", v0x15877a2c0_0 {0 0 0};
    %vpi_call/w 3 241 "$finish" {0 0 0};
T_31.11 ;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x158751910;
T_32 ;
    %delay 2820130816, 4;
    %vpi_func 3 252 "$size" 32, v0x158779d30_0 {0 0 0};
    %vpi_call/w 3 251 "$display", "TIMEOUT aligned=%0b rd_cnt=%0d exp_q=%0d out_ready=%0b out_valid=%0b", v0x158779950_0, v0x15877a2c0_0, S<0,vec4,s32>, v0x15877a0f0_0, v0x15877a180_0 {1 0 0};
    %vpi_call/w 3 253 "$fatal" {0 0 0};
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_adc_frontend_top.sv";
    "rtl/adc_lvds_frontend_top.sv";
    "rtl/align_monitor_fco.sv";
    "rtl/word_assembler.sv";
    "rtl/axis_stream_out.sv";
    "rtl/ddr_lane_capture.sv";
    "rtl/cdc_async_fifo.sv";
