`timescale 1ns/10ps

module #(parameter DELAY) inv(in, out);
	input logic in;
	output logic out;
	assign out = !in;
endmodule
