
<!doctype html>
<html lang="zh" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
        <link rel="canonical" href="https://example.com/notes_repo/titan-i-an-open-source-high-performance-risc-v-vector-core/figs_notes/">
      
      
      
      
        
      
      
      <link rel="icon" href="../../../assets/logo.png">
      <meta name="generator" content="mkdocs-1.6.1, mkdocs-material-9.7.0">
    
    
      
        <title>Titan-l: An Open-Source, High Performance RISC-V Vector Core 图表详解 - BlaBlaCut</title>
      
    
    
      <link rel="stylesheet" href="../../../assets/stylesheets/main.618322db.min.css">
      
        
        <link rel="stylesheet" href="../../../assets/stylesheets/palette.ab4e12ef.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../../../stylesheets/extra.css">
    
    <script>__md_scope=new URL("../../..",location),__md_hash=e=>[...e].reduce(((e,_)=>(e<<5)-e+_.charCodeAt(0)),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="black" data-md-color-accent="amber">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#titan-l-an-open-source-high-performance-risc-v-vector-core" class="md-skip">
          跳转至
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="页眉">
    <a href="../../.." title="BlaBlaCut" class="md-header__button md-logo" aria-label="BlaBlaCut" data-md-component="logo">
      
  <img src="../../../assets/logo.png" alt="logo">

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3zm0 5h18v2H3zm0 5h18v2H3z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            BlaBlaCut
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Titan-l: An Open-Source, High Performance RISC-V Vector Core 图表详解
            
          </span>
        </div>
      </div>
    </div>
    
      
        <form class="md-header__option" data-md-component="palette">
  
    
    
    
    <input class="md-option" data-md-color-media="" data-md-color-scheme="default" data-md-color-primary="black" data-md-color-accent="amber"  aria-label="切换到深色模式"  type="radio" name="__palette" id="__palette_0">
    
      <label class="md-header__button md-icon" title="切换到深色模式" for="__palette_1" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a4 4 0 0 0-4 4 4 4 0 0 0 4 4 4 4 0 0 0 4-4 4 4 0 0 0-4-4m0 10a6 6 0 0 1-6-6 6 6 0 0 1 6-6 6 6 0 0 1 6 6 6 6 0 0 1-6 6m8-9.31V4h-4.69L12 .69 8.69 4H4v4.69L.69 12 4 15.31V20h4.69L12 23.31 15.31 20H20v-4.69L23.31 12z"/></svg>
      </label>
    
  
    
    
    
    <input class="md-option" data-md-color-media="" data-md-color-scheme="slate" data-md-color-primary="black" data-md-color-accent="amber"  aria-label="切换到浅色模式"  type="radio" name="__palette" id="__palette_1">
    
      <label class="md-header__button md-icon" title="切换到浅色模式" for="__palette_0" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 18c-.89 0-1.74-.2-2.5-.55C11.56 16.5 13 14.42 13 12s-1.44-4.5-3.5-5.45C10.26 6.2 11.11 6 12 6a6 6 0 0 1 6 6 6 6 0 0 1-6 6m8-9.31V4h-4.69L12 .69 8.69 4H4v4.69L.69 12 4 15.31V20h4.69L12 23.31 15.31 20H20v-4.69L23.31 12z"/></svg>
      </label>
    
  
</form>
      
    
    
      <script>var palette=__md_get("__palette");if(palette&&palette.color){if("(prefers-color-scheme)"===palette.color.media){var media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']");palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent")}for(var[key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      
      
        <label class="md-header__button md-icon" for="__search">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        </label>
        <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="搜索" placeholder="搜索" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="查找">
        
        <button type="reset" class="md-search__icon md-icon" title="清空当前内容" aria-label="清空当前内容" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"/></svg>
        </button>
      </nav>
      
        <div class="md-search__suggest" data-md-component="search-suggest"></div>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" tabindex="0" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            正在初始化搜索引擎
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
      
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    



<nav class="md-nav md-nav--primary" aria-label="导航栏" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../../.." title="BlaBlaCut" class="md-nav__button md-logo" aria-label="BlaBlaCut" data-md-component="logo">
      
  <img src="../../../assets/logo.png" alt="logo">

    </a>
    BlaBlaCut
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../.." class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Home
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../collections/Recent/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Recent
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../collections/awesome-data-prefetchers/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Awesome Data Prefetchers
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../collections/micro-2025/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    MICRO 2025
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../collections/dyn-lang-acc/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Dynamic Language Acceleration
  

    
  </span>
  
  

      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="目录">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      目录
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#figure-1-execution-cycles-for-different-standalone-workloads-on-datapath-size-of-t1-from-128-to-1024" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 1: Execution Cycles for Different Standalone Workloads on Datapath Size of T1 from 128 to 1024.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-2-static-cross-lane-access-for-widen-and-narrow-in-this-access-pattern-the-i-th-lane-accessing-the-2i-mod-n-th-and-2i-1-mod-n-th-lane" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 2: Static Cross Lane Access For widen and narrow; In this access pattern, the i-th lane accessing the (2i mod n)-th and (2i + 1 mod n)-th lane.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-3-architecture-of-t1" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 3: Architecture of T1
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-4-linearly-area-scaling-of-t1-design-parametersevaluated-at-tsmc-n28-svt-technology-at-65-utilizationfour-cases-are-examined1when-varying-vlendlen-is-held-at-128y-asix-on-the-left-hand-represents-the-total-area-of-t1whereas-the-right-hand-y-axis-isolates-the-area-of-lane-and-permutation2when-varying-dlenthe-ratio-vlendlen-remains-1-3when-examining-lanescaleboth-vlen-and-dle-are-set-to-1024y-asix-on-the-left-hand-represents-the-total-area-of-t1whereas-the-right-hand-y-axis-isolates-the-area-of-laneand4when-asesing-chainingsizevlen-and-dlen-are-maintained-at-1024" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 4: Linearly Area Scaling of T1 design parameters,evaluated at TSMC N28 SVT technology at 65% utilization.Four cases are examined:(1)when varying VLEN,DLEN is held at 128,y-asix on the left-hand represents the total area of T1,whereas the right-hand y-axis isolates the area of Lane and Permutation;(2)when varying DLEN,the ratio VLEN/DLEN remains 1; (3)when examining LaneScale,both VLEN and DLE are set to 1024,y-asix on the left-hand represents the total area of T1,whereas the right-hand y-axis isolates the area of Lane;and(4)when asesing ChainingSize,VLEN and DLEN are maintained at 1024.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#titan-lan-open-source-high-performance-risc-v-vector-core" class="md-nav__link">
    <span class="md-ellipsis">
      
        Titan-l:An Open-Source, High Performance RISC-V Vector Core
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#059cc18a0fd5fdea64b90f6c0ee6a78e62366895f9e4603e38815ac5dd4bb8b7jpg" class="md-nav__link">
    <span class="md-ellipsis">
      
        059cc18a0fd5fdea64b90f6c0ee6a78e62366895f9e4603e38815ac5dd4bb8b7.jpg
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-6-different-ilp-technology-in-t1-chaining-interleaves-vov1and-v2memory-interleaving-mitigates-the-vsw-vld-dependency-vector-scalar-ooo-interleaves-the-vector-and-scalar-pipelines-until-a-true-dependency-v16-s64-v15-occursmemory-delay-slot-parallelizes-vector-index-loadstore-vidxo-with-independent-vector-executions-vex0" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 6: Different ILP Technology in T1. Chaining interleaves Vo,V1,and V2.Memory Interleaving mitigates the VSW-VLD dependency. Vector-Scalar OoO interleaves the vector and scalar pipelines until a true dependency v16-s64- v15 occurs.Memory Delay Slot parallelizes vector index load/store (VIDxo) with independent vector executions (VEX0).
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#table-1-cycle-count-of-pack-tests-at-the-t1-configuration-dlen-256-vlen-4096lanescale-1chainingsize-4" class="md-nav__link">
    <span class="md-ellipsis">
      
        Table 1: Cycle count of PACK tests at the T1 configuration DLEN= 256, VLEN= 4096,LaneScale = 1,ChainingSize = 4
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-7-gds-of-two-chips-top-left-is-the-floorplan-of-the-coretop-right-is-the-implementation-of-t1ip-block" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 7: GDS of two Chips, top left is the floorplan of the core,top right is the implementation of T1IP block.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#table-2-power-frequency-and-area-of-testchipsresults-are-reported-by-synthsis-tools-after-final-drc-lvs-clean-up-power-is-estimated-under-saxpy-workload" class="md-nav__link">
    <span class="md-ellipsis">
      
        Table 2: Power, Frequency and Area of Testchips.Results are reported by synthsis tools after final DRC, LVS clean up, power is estimated under SAXPY workload.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-8-cryptographic-benchmarks-of-t1-dlen1k-vlen16kemulated-with-ddr4-3200-with-ga102-nvidia-gtx-3090-and-nvidia-gb202-gtx-5090" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 8: Cryptographic Benchmarks of T1 (DLEN1K, VLEN16K,emulated with DDR4-3200) with GA102 (NVIDIA GTX 3090) and NVIDIA GB202 (GTX 5090)
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-9-hpcbenchmark-results-figure-9a-performanceoft1at245ghz-with-local-memoryand-ddr4-3200normalized-to-kp920-figure-9b-performancecomparison-ilustrating-t1s-tolerance-to-memorylatencyshowing-results-with-dramand-local-sramnormalized-to-kp920ituses-stripmining-bydynamicallyset-vlforcontinues-dramaccessinsgem-workload-figure-9c-performance-of-t1at-16-ghz-using-ddr4-3200-normalized-to-k1-where-higher-is-better" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 9: HPCbenchmark results: Figure 9a: PerformanceofT1(at2.45GHz) with local memoryand DDR4-3200,normalized to KP920; Figure 9b: Performancecomparison ilustrating T1's tolerance to memorylatency,showing results with DRAMand local SRAM,normalized to KP920,Ituses stripmining bydynamicallyset VLforcontinues DRAMaccessinSGEM workload.; Figure 9c: Performance of T1(at 1.6 GHz) using DDR4-3200, normalized to K1, where higher is better.
      
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              
              <article class="md-content__inner md-typeset">
                
                  



<h1 id="titan-l-an-open-source-high-performance-risc-v-vector-core">Titan-l: An Open-Source, High Performance RISC-V Vector Core 图表详解<a class="headerlink" href="#titan-l-an-open-source-high-performance-risc-v-vector-core" title="Permanent link">&para;</a></h1>
<h3 id="figure-1-execution-cycles-for-different-standalone-workloads-on-datapath-size-of-t1-from-128-to-1024">Figure 1: Execution Cycles for Different Standalone Workloads on Datapath Size of T1 from 128 to 1024.<a class="headerlink" href="#figure-1-execution-cycles-for-different-standalone-workloads-on-datapath-size-of-t1-from-128-to-1024" title="Permanent link">&para;</a></h3>
<p><img alt="b61abd5011f02ffe6630146ce270ca9ee8c597e84404adc1f68f1385db6e467e.jpg" src="../images/b61abd5011f02ffe6630146ce270ca9ee8c597e84404adc1f68f1385db6e467e.jpg" /></p>
<ul>
<li>图片展示了 Titan-I (T1) 处理器在不同数据通路宽度（DLEN）下，执行多种独立工作负载时的<strong>相对加速比</strong>。横轴为工作负载类型，纵轴为相对于基准配置的性能提升倍数。</li>
<li>DLEN 配置分为四档：<strong>DLEN128</strong>、<strong>DLEN256</strong>、<strong>DLEN512</strong> 和 <strong>DLEN1024</strong>，分别用蓝色、红色、米色和深灰色柱状图表示。</li>
<li>工作负载包括：MEMSET、ASCII-TO-UTF32、BYTESWAP、LINEAR-NORMALIZATION、SAXPY 和 SGEMM。</li>
<li>从图表可见，随着 DLEN 增大，所有工作负载的性能均显著提升，体现了 T1 架构对数据级并行（DLP）的良好扩展性。</li>
<li>在 DLEN1024 配置下，SGEMM 和 MEMSET 的加速比最高，均超过 4 倍；而 BYTESWAP 和 LINEAR-NORMALIZATION 的加速比相对较低，但仍达到约 2.5 倍。</li>
<li>数据表明，T1 的性能增益与 DLEN 呈正相关，尤其在计算密集型任务如 SGEMM 中表现最为突出。</li>
</ul>
<table>
<thead>
<tr>
<th>工作负载</th>
<th>DLEN128</th>
<th>DLEN256</th>
<th>DLEN512</th>
<th>DLEN1024</th>
</tr>
</thead>
<tbody>
<tr>
<td>MEMSET</td>
<td>~0.8</td>
<td>~1.8</td>
<td>~3.0</td>
<td><strong>&gt;4.0</strong></td>
</tr>
<tr>
<td>ASCII-TO-UTF32</td>
<td>~0.7</td>
<td>~1.5</td>
<td>~2.0</td>
<td>~2.5</td>
</tr>
<tr>
<td>BYTESWAP</td>
<td>~0.6</td>
<td>~1.2</td>
<td>~1.8</td>
<td>~2.5</td>
</tr>
<tr>
<td>LINEAR-NORMALIZATION</td>
<td>~0.7</td>
<td>~1.4</td>
<td>~2.0</td>
<td>~2.5</td>
</tr>
<tr>
<td>SAXPY</td>
<td>~0.7</td>
<td>~1.6</td>
<td>~3.0</td>
<td><strong>&gt;4.0</strong></td>
</tr>
<tr>
<td>SGEMM</td>
<td>~0.6</td>
<td>~1.8</td>
<td>~3.5</td>
<td><strong>&gt;4.5</strong></td>
</tr>
</tbody>
</table>
<ul>
<li>图表直观验证了论文第 3.1 节所述：扩大 DLEN 可有效提升向量处理器吞吐量，尤其适用于矩阵运算等高并行度场景。</li>
<li>同时也印证了第 4.1 节中提出的粗粒度布线求解器和跨通道置换单元设计的有效性，使得超宽数据通路下的性能提升得以实现而无严重路由瓶颈。</li>
</ul>
<h3 id="figure-2-static-cross-lane-access-for-widen-and-narrow-in-this-access-pattern-the-i-th-lane-accessing-the-2i-mod-n-th-and-2i-1-mod-n-th-lane">Figure 2: Static Cross Lane Access For widen and narrow; In this access pattern, the i-th lane accessing the (2i mod n)-th and (2i + 1 mod n)-th lane.<a class="headerlink" href="#figure-2-static-cross-lane-access-for-widen-and-narrow-in-this-access-pattern-the-i-th-lane-accessing-the-2i-mod-n-th-and-2i-1-mod-n-th-lane" title="Permanent link">&para;</a></h3>
<p><img alt="87ee06dc9d5b5f14a5d22fef874cb85946afad527117abecccc0f609e48f72a7.jpg" src="../images/87ee06dc9d5b5f14a5d22fef874cb85946afad527117abecccc0f609e48f72a7.jpg" /></p>
<ul>
<li>图片展示了 <strong>T1</strong> 架构中用于 <strong>widen</strong> 和 <strong>narrow</strong> 指令的静态跨lane访问模式，该模式在机器学习等混合精度运算中至关重要。</li>
<li>该图描绘了8个逻辑lane（Lane 0 至 Lane 7），每个lane包含一个 <strong>src</strong>（源）和一个 <strong>sink</strong>（目的）端口，代表数据流动的方向。</li>
<li>根据图注说明，第 <code>i</code> 个lane需要访问 <code>(2i mod n)</code> 和 <code>(2i + 1 mod n)</code> 号lane。以 <code>n=8</code> 为例，其访问关系如下表所示：</li>
</ul>
<table>
<thead>
<tr>
<th style="text-align: left;">i (源lane)</th>
<th style="text-align: left;">访问目标lane 1 (2i mod 8)</th>
<th style="text-align: left;">访问目标lane 2 (2i+1 mod 8)</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: left;">0</td>
<td style="text-align: left;">0</td>
<td style="text-align: left;">1</td>
</tr>
<tr>
<td style="text-align: left;">1</td>
<td style="text-align: left;">2</td>
<td style="text-align: left;">3</td>
</tr>
<tr>
<td style="text-align: left;">2</td>
<td style="text-align: left;">4</td>
<td style="text-align: left;">5</td>
</tr>
<tr>
<td style="text-align: left;">3</td>
<td style="text-align: left;">6</td>
<td style="text-align: left;">7</td>
</tr>
<tr>
<td style="text-align: left;">4</td>
<td style="text-align: left;">0</td>
<td style="text-align: left;">1</td>
</tr>
<tr>
<td style="text-align: left;">5</td>
<td style="text-align: left;">2</td>
<td style="text-align: left;">3</td>
</tr>
<tr>
<td style="text-align: left;">6</td>
<td style="text-align: left;">4</td>
<td style="text-align: left;">5</td>
</tr>
<tr>
<td style="text-align: left;">7</td>
<td style="text-align: left;">6</td>
<td style="text-align: left;">7</td>
</tr>
</tbody>
</table>
<ul>
<li>从图中可见，数据流呈现出高度交错的网状结构，例如Lane 0的数据流向Lane 0和Lane 1；Lane 1的数据流向Lane 2和Lane 3，以此类推。</li>
<li>这种访问模式对芯片物理设计构成严峻挑战：它要求不同lane之间必须存在大量、复杂的互连布线，极易导致<strong>路由拥塞</strong>和<strong>时序违例</strong>。</li>
<li>正是由于这种固有的复杂性，论文在4.1.1节提出了一种<strong>粗粒度布局求解器</strong>，旨在通过智能放置lane来最小化此类跨lane访问的最大布线距离，从而降低延迟并提升性能。</li>
</ul>
<h3 id="figure-3-architecture-of-t1">Figure 3: Architecture of T1<a class="headerlink" href="#figure-3-architecture-of-t1" title="Permanent link">&para;</a></h3>
<p><img alt="9ee2e2e2d57fed6137c45d0e4f9a082a5444bdb9afda0b079660be3c80b8d281.jpg" src="../images/9ee2e2e2d57fed6137c45d0e4f9a082a5444bdb9afda0b079660be3c80b8d281.jpg" /></p>
<ul>
<li>图片展示了 <strong>Titan-I (T1)</strong> 的完整微架构设计，其核心目标是同时扩展 <strong>Instruction-Level Parallelism (ILP)</strong> 和 <strong>Data-Level Parallelism (DLP)</strong>。</li>
<li>架构以 <strong>Scalar Core</strong> 为顶层控制单元，负责指令获取（Fetch）、预解码（ID）、执行（EXEC）、内存操作（MEM）和提交（COMMIT），并集成 <strong>Vector Scoreboards</strong> 以协调标量与向量流水线的并发。</li>
<li><strong>Sequencer</strong> 作为向量指令的控制中心，位于标量核心下方，负责解码向量指令、生成控制信号，并通过 <strong>VType Cache</strong> 实现配置指令融合，减少带宽损耗。</li>
<li>向量运算由环绕布局的多个 <strong>Lane</strong> 单元完成，每个 Lane 独立处理指令，包含前端（FE）、寄存器文件（RF）、执行单元（EX）和提交单元（CM），并通过 <strong>Linked List Scoreboards (SB)</strong> 管理指令状态与依赖。</li>
<li><strong>Permutation Unit</strong> 位于架构中央，提供 DLEN 宽度的数据重排能力，支持静态与动态跨 Lane 操作，并配备 <strong>Shadow Mask (v0) Flip-Flops</strong> 缓存掩码寄存器，避免跨 Lane 广播瓶颈。</li>
<li>内存子系统分为两个专用单元：<strong>HBLSU</strong>（高带宽 LSU）用于单位步长访问，支持 <strong>Memory Interleaving</strong>；<strong>HOLSU</strong>（高未决 LSU）处理常数步长与索引访问，利用 <strong>Inflight Trackers</strong> 支持延迟槽优化。</li>
<li>关键创新点包括：<ul>
<li><strong>Issue-as-Commit</strong> 机制：允许标量指令在向量指令进入队列后立即提交，仅在真实依赖时才阻塞。</li>
<li><strong>Fine-Grained Chaining</strong>：在 ELEN × LaneScale 粒度上管理数据依赖，允许乱序写回 VRF，提升流水线利用率。</li>
<li><strong>Memory Delay Slot</strong>：允许独立指令在索引加载/存储完成前继续执行，隐藏长延迟。</li>
</ul>
</li>
<li>数据路径细节：<ul>
<li><strong>VRF Banks SRAM</strong> 采用分块结构，每条流水线配三个读队列和一个写队列，支持 ECC 错误纠正。</li>
<li><strong>Chaining Record</strong> 用于验证 VRF 读写总线上的链式操作，确保数据一致性。</li>
<li><strong>Cross-Lane Read/Write IN/OUT</strong> 接口实现 Lane 间高效数据交换。</li>
</ul>
</li>
<li>性能优化技术：<ul>
<li><strong>Speculative Zero-Mask Elision</strong>：前端检测全零掩码组，跳过后续计算阶段，显著减少冗余操作。</li>
<li><strong>Banked VRF with Decoupled Domain</strong>：支持 DVFS 动态调频及深度睡眠模式，降低功耗。</li>
</ul>
</li>
<li>下表总结了 T1 架构中关键模块的功能与创新：</li>
</ul>
<table>
<thead>
<tr>
<th>模块名称</th>
<th>主要功能</th>
<th>核心创新</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scalar Core</td>
<td>控制流、标量运算、指令提交</td>
<td>集成 Vector Scoreboards，支持 Issue-as-Commit</td>
</tr>
<tr>
<td>Sequencer</td>
<td>向量指令解码与调度</td>
<td>VType Cache，配置指令融合</td>
</tr>
<tr>
<td>Lane</td>
<td>并行向量运算单元</td>
<td>Linked List Scoreboards, Speculative Zero-Mask Elision</td>
</tr>
<tr>
<td>Permutation Unit</td>
<td>跨 Lane 数据重排</td>
<td>Shadow Mask v0, DLEN-width Crossbars</td>
</tr>
<tr>
<td>HBLSU</td>
<td>高带宽内存访问</td>
<td>Memory Interleaving, Conflict Region Table</td>
</tr>
<tr>
<td>HOLSU</td>
<td>高未决内存访问</td>
<td>Inflight Trackers, Memory Delay Slot</td>
</tr>
<tr>
<td>VRF Banks SRAM</td>
<td>向量寄存器文件</td>
<td>Fine-Grained Chaining Scoreboard, Transient ECC</td>
</tr>
</tbody>
</table>
<ul>
<li>整体架构通过 <strong>粗粒度布图求解器</strong> 优化物理布局，最小化跨 Lane 路由延迟，确保在扩展 DLEN 时仍保持线性面积增长。</li>
</ul>
<h3 id="figure-4-linearly-area-scaling-of-t1-design-parametersevaluated-at-tsmc-n28-svt-technology-at-65-utilizationfour-cases-are-examined1when-varying-vlendlen-is-held-at-128y-asix-on-the-left-hand-represents-the-total-area-of-t1whereas-the-right-hand-y-axis-isolates-the-area-of-lane-and-permutation2when-varying-dlenthe-ratio-vlendlen-remains-1-3when-examining-lanescaleboth-vlen-and-dle-are-set-to-1024y-asix-on-the-left-hand-represents-the-total-area-of-t1whereas-the-right-hand-y-axis-isolates-the-area-of-laneand4when-asesing-chainingsizevlen-and-dlen-are-maintained-at-1024">Figure 4: Linearly Area Scaling of T1 design parameters,evaluated at TSMC N28 SVT technology at 65% utilization.Four cases are examined:(1)when varying VLEN,DLEN is held at 128,y-asix on the left-hand represents the total area of T1,whereas the right-hand y-axis isolates the area of Lane and Permutation;(2)when varying DLEN,the ratio VLEN/DLEN remains 1; (3)when examining LaneScale,both VLEN and DLE are set to 1024,y-asix on the left-hand represents the total area of T1,whereas the right-hand y-axis isolates the area of Lane;and(4)when asesing ChainingSize,VLEN and DLEN are maintained at 1024.<a class="headerlink" href="#figure-4-linearly-area-scaling-of-t1-design-parametersevaluated-at-tsmc-n28-svt-technology-at-65-utilizationfour-cases-are-examined1when-varying-vlendlen-is-held-at-128y-asix-on-the-left-hand-represents-the-total-area-of-t1whereas-the-right-hand-y-axis-isolates-the-area-of-lane-and-permutation2when-varying-dlenthe-ratio-vlendlen-remains-1-3when-examining-lanescaleboth-vlen-and-dle-are-set-to-1024y-asix-on-the-left-hand-represents-the-total-area-of-t1whereas-the-right-hand-y-axis-isolates-the-area-of-laneand4when-asesing-chainingsizevlen-and-dlen-are-maintained-at-1024" title="Permanent link">&para;</a></h3>
<p><img alt="da8de2a4cc9b2a56078e4eaae0c865bc0e4479e50aebabdef2d42775bd764e4d.jpg" src="../images/da8de2a4cc9b2a56078e4eaae0c865bc0e4479e50aebabdef2d42775bd764e4d.jpg" /></p>
<ul>
<li>图片展示了 T1 架构在 TSMC N28 SVT 工艺下，四个关键设计参数对芯片面积影响的线性扩展分析，所有测试均在 65% 利用率下进行。</li>
<li><strong>图 (a) VLEN 变化</strong>：固定 DLEN=128，考察 VLEN 从 1,024 到 16,384 的变化。左侧 Y 轴为 T1 总面积（mm²），右侧 Y 轴为 Lane 和 Permutation 单元的独立面积。结果显示，随着 VLEN 增加，总面积呈近似线性增长，而 Lane 和 Permutation 单元面积增长缓慢，表明其设计具有良好的可扩展性。</li>
<li><strong>图 (b) DLEN 变化</strong>：保持 VLEN/DLEN 比值为 1，考察 DLEN 从 128 到 1,024 的变化。左侧 Y 轴为 T1 总面积。数据显示，总面积随 DLEN 增加而线性增长，验证了架构在数据通路宽度扩展上的线性可扩展性。</li>
<li><strong>图 (c) LaneScale 变化</strong>：固定 VLEN=1024, DLEN=1024，考察 LaneScale 从 1 到 4 的变化。左侧 Y 轴为 T1 总面积，右侧 Y 轴为 Lane 单元面积。结果表明，增加 LaneScale 会显著降低总面积，因为其通过聚合相邻 Lane 来节省面积，但 Lane 单元自身面积会随之增加。</li>
<li><strong>图 (d) ChainingSize 变化</strong>：固定 VLEN=1024, DLEN=1024，考察 ChainingSize 从 2 到 8 的变化。Y 轴为 T1 总面积。数据显示，随着 ChainingSize 增大，总面积缓慢上升，说明细粒度链式执行虽带来控制逻辑开销，但整体面积增长可控。</li>
</ul>
<table>
<thead>
<tr>
<th>参数</th>
<th>固定值</th>
<th>变化范围</th>
<th>面积趋势</th>
<th>关键观察点</th>
</tr>
</thead>
<tbody>
<tr>
<td>VLEN</td>
<td>DLEN=128</td>
<td>1,024 - 16,384</td>
<td>总面积线性增长</td>
<td>Lane/Permutation 单元面积增长缓慢</td>
</tr>
<tr>
<td>DLEN</td>
<td>VLEN/DLEN=1</td>
<td>128 - 1,024</td>
<td>总面积线性增长</td>
<td>验证了数据通路宽度扩展的线性可扩展性</td>
</tr>
<tr>
<td>LaneScale</td>
<td>VLEN=1024, DLEN=1024</td>
<td>1 - 4</td>
<td>总面积下降，Lane 单元面积上升</td>
<td>通过聚合 Lane 节省总面积</td>
</tr>
<tr>
<td>ChainingSize</td>
<td>VLEN=1024, DLEN=1024</td>
<td>2 - 8</td>
<td>总面积缓慢上升</td>
<td>细粒度链式执行带来可控的面积开销</td>
</tr>
</tbody>
</table>
<ul>
<li>所有图表共同证明了 T1 架构在多个维度上具备出色的线性面积扩展能力，这是其能够高效支持大规模向量处理的关键基础。</li>
</ul>
<h3 id="titan-lan-open-source-high-performance-risc-v-vector-core">Titan-l:An Open-Source, High Performance RISC-V Vector Core<a class="headerlink" href="#titan-lan-open-source-high-performance-risc-v-vector-core" title="Permanent link">&para;</a></h3>
<p><img alt="4a80decfd712ba09ca9992395240de5dca8c381b5e5f2dbac5cacb0b0591ec39.jpg" src="../images/4a80decfd712ba09ca9992395240de5dca8c381b5e5f2dbac5cacb0b0591ec39.jpg" /></p>
<ul>
<li>图片展示了一个 <strong>32-lane</strong> 的向量处理器物理布局示意图，用于说明 Titan-I (T1) 架构中 <strong>粗粒度布图规划器 (Coarse Floorplaner)</strong> 的优化效果。</li>
<li>布局以 <strong>8x4 网格</strong> 形式排列，每个单元格代表一个逻辑或物理的 <strong>lane</strong>，并标有从 0 到 31 的唯一编号。</li>
<li>图中用 <strong>红色高亮路径</strong> 标记了特定的跨lane数据访问模式，例如：<ul>
<li>从 lane 3 到 lane 17</li>
<li>从 lane 14 到 lane 28</li>
<li>从 lane 1 到 lane 5、9、13、17 等（横向连续访问）</li>
<li>从 lane 2 到 lane 6、10、14、18、22、26、30 等（横向连续访问）</li>
<li>从 lane 3 到 lane 7、11、15、19、23、27、31 等（横向连续访问）</li>
</ul>
</li>
<li>这些路径模拟了在执行 <strong>“widen” 和 “narrow”</strong> 等混合精度指令时，数据需要在不同lane之间移动的典型场景。</li>
<li>在一个 <strong>平凡布局 (trivial layout)</strong> 下，这些跨lane访问可能导致最大路由延迟高达 <strong>7个路由单元</strong>。</li>
<li>T1 的 <strong>粗粒度布图规划器</strong> 通过智能重排lane位置，将最大路由距离优化至 <strong>4个路由单元</strong>，从而降低关键路径延迟约 <strong>12%</strong>。</li>
<li>此优化对于 <strong>大DLEN设计</strong> 尤为重要，可减少“widen”和“narrow”操作的周期数近 <strong>20%</strong>，而无需增加额外硬件成本。</li>
<li>该图直观地体现了 T1 如何通过 <strong>物理布局优化</strong> 来解决向量处理器扩展时面临的 <strong>路由拥塞</strong> 问题，是其高性能的关键微架构创新之一。</li>
</ul>
<h3 id="059cc18a0fd5fdea64b90f6c0ee6a78e62366895f9e4603e38815ac5dd4bb8b7jpg">059cc18a0fd5fdea64b90f6c0ee6a78e62366895f9e4603e38815ac5dd4bb8b7.jpg<a class="headerlink" href="#059cc18a0fd5fdea64b90f6c0ee6a78e62366895f9e4603e38815ac5dd4bb8b7jpg" title="Permanent link">&para;</a></h3>
<p><img alt="059cc18a0fd5fdea64b90f6c0ee6a78e62366895f9e4603e38815ac5dd4bb8b7.jpg" src="../images/059cc18a0fd5fdea64b90f6c0ee6a78e62366895f9e4603e38815ac5dd4bb8b7.jpg" /></p>
<ul>
<li>图片展示了一个 4x8 的网格布局，每个单元格内包含一个从 0 到 31 的唯一数字，代表 <strong>lane</strong> 的物理位置编号。</li>
<li>网格中用绿色高亮路径连接了部分 lane，具体路径为：<strong>0 → 3 → 24 → 31 → 15 → 6 → 27 → 30 → 13 → 29 → 11 → 22 → 12 → 28 → 21 → 19 → 0</strong>，形成一个闭合回路。</li>
<li>此布局用于说明 T1 架构中 <strong>coarse-grained floorplanning solver</strong> 的优化效果，旨在最小化跨 lane 数据传输的路由距离。</li>
<li>对比传统布局（如图中未高亮部分），该优化方案将最大跨 lane 延迟从 7 个路由单元降低至 4 个单元，提升“widen”和“narrow”指令性能约 12%。</li>
<li>该图是论文 <strong>Figure 5</strong> 的一部分，用于可视化 floorplan 优化对减少互连延迟的实际贡献。</li>
</ul>
<h3 id="figure-6-different-ilp-technology-in-t1-chaining-interleaves-vov1and-v2memory-interleaving-mitigates-the-vsw-vld-dependency-vector-scalar-ooo-interleaves-the-vector-and-scalar-pipelines-until-a-true-dependency-v16-s64-v15-occursmemory-delay-slot-parallelizes-vector-index-loadstore-vidxo-with-independent-vector-executions-vex0">Figure 6: Different ILP Technology in T1. Chaining interleaves Vo,V1,and V2.Memory Interleaving mitigates the VSW-VLD dependency. Vector-Scalar OoO interleaves the vector and scalar pipelines until a true dependency v16-s64- v15 occurs.Memory Delay Slot parallelizes vector index load/store (VIDxo) with independent vector executions (VEX0).<a class="headerlink" href="#figure-6-different-ilp-technology-in-t1-chaining-interleaves-vov1and-v2memory-interleaving-mitigates-the-vsw-vld-dependency-vector-scalar-ooo-interleaves-the-vector-and-scalar-pipelines-until-a-true-dependency-v16-s64-v15-occursmemory-delay-slot-parallelizes-vector-index-loadstore-vidxo-with-independent-vector-executions-vex0" title="Permanent link">&para;</a></h3>
<p><img alt="d053596ae80dfac65fef8ca27d8c42fe041409825045e084c57e48ca20b12c84.jpg" src="../images/d053596ae80dfac65fef8ca27d8c42fe041409825045e084c57e48ca20b12c84.jpg" /></p>
<ul>
<li>图片展示了 Titan-I (T1) 架构中四种关键的 <strong>ILP（Instruction-Level Parallelism）</strong> 优化技术，旨在提升向量指令的并发执行效率。</li>
<li>四个子图分别对应：<strong>Memory Interleaving</strong>、<strong>Vector-Scalar OoO</strong>、<strong>Chaining</strong> 和 <strong>Memory Delay Slot</strong>，每个子图通过流水线示意图和箭头标注说明其工作原理。</li>
</ul>
<table>
<thead>
<tr>
<th>技术名称</th>
<th>核心机制</th>
<th>解决的问题</th>
<th>关键优势</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory Interleaving</td>
<td>允许 <strong>VLD（Vector Load）</strong> 与 <strong>VSW（Vector Store）</strong> 在同一周期内并行执行。</td>
<td>单一内存通道交替导致的带宽浪费</td>
<td>提升单位时间内的内存吞吐量，减少等待延迟</td>
</tr>
<tr>
<td>Vector-Scalar OoO</td>
<td>向量指令与标量指令可独立乱序执行，仅在存在真实数据依赖时才同步（如 v16-s64-v15）。</td>
<td>标量核心因等待向量结果而停滞</td>
<td>最大化标量与向量单元利用率，避免空闲周期</td>
</tr>
<tr>
<td>Chaining</td>
<td>依赖指令（如 V0→V1→V2）可在元素粒度上重叠执行，前一条指令未完成即可启动下一条。</td>
<td>向量流水线长导致的串行化瓶颈</td>
<td>显著降低整体执行延迟，提升流水线填充率</td>
</tr>
<tr>
<td>Memory Delay Slot</td>
<td>在 <strong>VIDX（Indexed Load/Store）</strong> 执行期间，允许独立的 <strong>VEX（Vector Execute）</strong> 指令并行执行。</td>
<td>索引访问高延迟阻塞后续指令</td>
<td>隐藏内存访问延迟，提高计算资源利用率</td>
</tr>
</tbody>
</table>
<ul>
<li><strong>Memory Interleaving</strong> 子图中，VLD 与 VSW 的执行被交错安排，避免了传统设计中“先读后写”的强制顺序，从而实现负载与存储通道的同时激活。</li>
<li><strong>Vector-Scalar OoO</strong> 子图显示标量寄存器 s0~s64 与向量寄存器 v0~v16 可并行处理，仅当标量指令依赖向量结果（如 s64 ← v15）时才触发同步，其余情况保持独立调度。</li>
<li><strong>Chaining</strong> 子图强调指令间的数据依赖可通过细粒度转发解决，V0 的输出可立即作为 V1 的输入，无需等待整个向量操作完成，极大压缩了指令间间隔。</li>
<li><strong>Memory Delay Slot</strong> 子图揭示了索引加载（VIDX0）虽耗时较长，但不影响独立计算指令（VEX0）的执行，后者可提前进入流水线，有效掩盖长延迟操作的影响。</li>
<li>所有技术均围绕“<strong>减少停顿、增加重叠、提升并发</strong>”展开，是 T1 实现高性能向量处理的核心微架构创新。</li>
</ul>
<h3 id="table-1-cycle-count-of-pack-tests-at-the-t1-configuration-dlen-256-vlen-4096lanescale-1chainingsize-4">Table 1: Cycle count of PACK tests at the T1 configuration DLEN= 256, VLEN= 4096,LaneScale = 1,ChainingSize = 4<a class="headerlink" href="#table-1-cycle-count-of-pack-tests-at-the-t1-configuration-dlen-256-vlen-4096lanescale-1chainingsize-4" title="Permanent link">&para;</a></h3>
<p><img alt="eeb14cb36cb63de0ba3aa13f774b914545786097f76f5b5d2de26b290e1b166b.jpg" src="../images/eeb14cb36cb63de0ba3aa13f774b914545786097f76f5b5d2de26b290e1b166b.jpg" /></p>
<ul>
<li>该图片为论文中的 <strong>Table 1</strong>，标题明确指出其内容是针对 <strong>PACK 测试</strong> 在特定 <strong>T1 配置</strong>（DLEN=256, VLEN=4096, LaneScale=1, ChainingSize=4）下的 <strong>Cycle Count</strong> 数据。</li>
<li>表格包含三列：<strong>测试配置项</strong>、<strong>Cycles</strong>（执行周期数）、<strong>Slow Down</strong>（相对于标准 T1 的性能下降百分比）。</li>
<li>核心数据如下：</li>
</ul>
<table>
<thead>
<tr>
<th>测试配置项</th>
<th>Cycles</th>
<th>Slow Down</th>
</tr>
</thead>
<tbody>
<tr>
<td>Standard T1</td>
<td>14817</td>
<td>-</td>
</tr>
<tr>
<td>Disable Chaining</td>
<td>23862</td>
<td><strong>61%</strong></td>
</tr>
<tr>
<td>Disable Memory Interleaving</td>
<td>19514</td>
<td><strong>32%</strong></td>
</tr>
</tbody>
</table>
<ul>
<li><strong>Disable Chaining</strong> 导致周期数从 14817 增加到 23862，性能下降 <strong>61%</strong>，表明 <strong>Chaining</strong> 技术对提升 T1 的 ILP 和整体性能至关重要。</li>
<li><strong>Disable Memory Interleaving</strong> 导致周期数增加到 19514，性能下降 <strong>32%</strong>，说明 <strong>Memory Interleaving</strong> 对于优化内存带宽利用率和隐藏内存延迟同样有效。</li>
<li>该表格直观地量化了 T1 架构中两项关键微架构技术（Chaining 和 Memory Interleaving）的性能贡献，验证了论文第 4.2 节所述设计的有效性。</li>
</ul>
<h3 id="figure-7-gds-of-two-chips-top-left-is-the-floorplan-of-the-coretop-right-is-the-implementation-of-t1ip-block">Figure 7: GDS of two Chips, top left is the floorplan of the core,top right is the implementation of T1IP block.<a class="headerlink" href="#figure-7-gds-of-two-chips-top-left-is-the-floorplan-of-the-coretop-right-is-the-implementation-of-t1ip-block" title="Permanent link">&para;</a></h3>
<p><img alt="bc202937e42a76367c7579cb45d423f5a5af131e80f84d3926388e73cc908da9.jpg" src="../images/bc202937e42a76367c7579cb45d423f5a5af131e80f84d3926388e73cc908da9.jpg" /></p>
<ul>
<li>图片展示了两个基于 <strong>Titan-I (T1)</strong> 架构的芯片的 GDS（Graphic Data System）版图，分别用于不同的应用场景。</li>
<li>左上角为 <strong>Edge AI Chip SoC Top GDS</strong>，显示了整个系统级芯片（SoC）的顶层布局。其中：<ul>
<li><strong>Application Core</strong> 位于中央，作为主控单元。</li>
<li><strong>T1</strong> 核心位于上方，两侧环绕着 <strong>SRAM</strong> 缓存块。</li>
<li>下方是两块 <strong>SONOS Flash</strong> 存储器，用于存放模型权重等非易失性数据。</li>
</ul>
</li>
<li>右上角为 <strong>T1 Top (Edge AI Chip)</strong>，聚焦于 T1 核心在边缘 AI 芯片中的具体实现。可见：<ul>
<li><strong>Scalar</strong> 单元位于顶部，负责指令预取和标量运算。</li>
<li>中央为 <strong>Permutation Unit</strong>，承担跨lane数据重排功能。</li>
<li>周围分布着 <strong>Lane 0 至 Lane 7</strong>，构成并行处理单元。</li>
<li>底部为 <strong>LSU</strong>（Load/Store Unit），负责内存访问。</li>
</ul>
</li>
<li>左下角为 <strong>T1 Lane (Edge AI Chip)</strong>，详细展示了一个 lane 的内部结构。包含：<ul>
<li><strong>VRF</strong>（Vector Register File）作为核心存储单元。</li>
<li><strong>VFU XBar</strong> 为向量功能单元交叉开关。</li>
<li>多个 <strong>SB0-SB3</strong>（Scoreboard）用于跟踪指令状态。</li>
<li><strong>Mul, Float, ALU, Div</strong> 等功能单元，支持多种算术运算。</li>
</ul>
</li>
<li>右下角为 <strong>T1 using in a ZKP Chip</strong>，展示了 T1 在零知识证明（ZKP）芯片中的应用。其布局与 Edge AI 版本相似，但强调了：<ul>
<li><strong>Lane 0 至 Lane 3</strong> 的配置，表明该版本可能使用了更少的 lane 数量以适应特定工作负载。</li>
<li><strong>Permutation Unit</strong> 和 <strong>LSU</strong> 的位置保持不变，确保关键功能模块的高效互联。</li>
</ul>
</li>
</ul>
<table>
<thead>
<tr>
<th>区域</th>
<th>内容</th>
<th>功能说明</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Edge AI Chip SoC Top GDS</strong></td>
<td>Application Core, T1, SRAM, SONOS Flash</td>
<td>整体 SoC 布局，T1 作为协处理器加速 AI 推理</td>
</tr>
<tr>
<td><strong>T1 Top (Edge AI Chip)</strong></td>
<td>Scalar, Permutation Unit, Lane 0-7, LSU</td>
<td>T1 核心内部结构，突出并行计算与数据重排能力</td>
</tr>
<tr>
<td><strong>T1 Lane (Edge AI Chip)</strong></td>
<td>VRF, VFU XBar, SB0-SB3, Mul/Float/ALU/Div</td>
<td>单个 lane 的详细组成，体现异构计算单元设计</td>
</tr>
<tr>
<td><strong>T1 using in a ZKP Chip</strong></td>
<td>Scalar, Permutation Unit, Lane 0-3, LSU</td>
<td>针对 ZKP 优化的 T1 实现，减少 lane 数量以节省面积</td>
</tr>
</tbody>
</table>
<ul>
<li>所有版图均体现了 <strong>T1</strong> 架构的核心设计理念：通过 <strong>lane-based</strong> 设计实现可扩展的 DLP，并结合 <strong>Permutation Unit</strong> 和 <strong>LSU</strong> 优化数据流和内存访问效率。</li>
<li><strong>Permutation Unit</strong> 在所有视图中均处于中心位置，凸显其在跨lane数据交换中的关键作用。</li>
<li><strong>Lane</strong> 的数量和布局可根据具体应用场景进行调整，如 Edge AI 使用 8 个 lane，而 ZKP 芯片则使用 4 个 lane，体现了架构的灵活性。</li>
</ul>
<h3 id="table-2-power-frequency-and-area-of-testchipsresults-are-reported-by-synthsis-tools-after-final-drc-lvs-clean-up-power-is-estimated-under-saxpy-workload">Table 2: Power, Frequency and Area of Testchips.Results are reported by synthsis tools after final DRC, LVS clean up, power is estimated under SAXPY workload.<a class="headerlink" href="#table-2-power-frequency-and-area-of-testchipsresults-are-reported-by-synthsis-tools-after-final-drc-lvs-clean-up-power-is-estimated-under-saxpy-workload" title="Permanent link">&para;</a></h3>
<p><img alt="a9e00a809f58492f25f59e678799c6dc4a6d5dbd63e49c118fc68ed408b372aa.jpg" src="../images/a9e00a809f58492f25f59e678799c6dc4a6d5dbd63e49c118fc68ed408b372aa.jpg" /></p>
<ul>
<li>图片 a9e00a809f58492f25f59e678799c6dc4a6d5dbd63e49c118fc68ed408b372aa.jpg 展示的是 <strong>Table 2</strong>，标题为“Power, Frequency and Area of Testchips”，数据来源于综合工具在最终 DRC/LVS 清理后的报告，功耗估算基于 SAXPY 工作负载。</li>
<li>表格分为三个子部分 (a), (b), (c)，分别从不同维度对比了两个测试芯片：<strong>EdgeAI MCU</strong> 和 <strong>ZKP Chip</strong>。</li>
<li>子表 (a) 提供了芯片的宏观物理和性能参数：<ul>
<li><strong>EdgeAI MCU</strong> 的 Tile 面积为 2.450 mm²，Lane 面积为 0.220 mm²；总功耗 212 mW（Tile）+ 40.3 mW（Lane），工作频率 0.834 GHz。</li>
<li><strong>ZKP Chip</strong> 的 Tile 面积为 1.060 mm²，Lane 面积为 0.167 mm²；总功耗 569 mW（Tile）+ 57.5 mW（Lane），工作频率 1.14 GHz。</li>
<li>数据表明 ZKP Chip 在更小的面积下实现了更高的频率和功耗，符合其作为高性能密码学加速器的设计目标。</li>
</ul>
</li>
</ul>
<table>
<thead>
<tr>
<th style="text-align: left;">参数</th>
<th style="text-align: left;">EdgeAI MCU (Tile)</th>
<th style="text-align: left;">EdgeAI MCU (Lane)</th>
<th style="text-align: left;">ZKP Chip (Tile)</th>
<th style="text-align: left;">ZKP Chip (Lane)</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: left;"><strong>Area (mm²)</strong></td>
<td style="text-align: left;">2.450</td>
<td style="text-align: left;">0.220</td>
<td style="text-align: left;">1.060</td>
<td style="text-align: left;">0.167</td>
</tr>
<tr>
<td style="text-align: left;"><strong>Power (mW)</strong></td>
<td style="text-align: left;">212</td>
<td style="text-align: left;">40.3</td>
<td style="text-align: left;">569</td>
<td style="text-align: left;">57.5</td>
</tr>
<tr>
<td style="text-align: left;"><strong>Freq (GHz)</strong></td>
<td style="text-align: left;">0.834</td>
<td style="text-align: left;">-</td>
<td style="text-align: left;">1.14</td>
<td style="text-align: left;">-</td>
</tr>
</tbody>
</table>
<ul>
<li>
<p>子表 (b) 展示了芯片内部主要模块的功耗占比：</p>
<ul>
<li>在 <strong>EdgeAI MCU</strong> 中，<strong>Lanes</strong> 占比最高，达 70.28%，其次是 Pipeline (43.47%)，Scalar 占比最小 (8.35%)。</li>
<li>在 <strong>ZKP Chip</strong> 中，<strong>Lanes</strong> 同样是功耗主力，占比 62.58%，Pipeline 占比 52.97%，Scalar 占比 14.93%。</li>
<li>这反映了 T1 架构的核心——<strong>Lane</strong> 是计算和功耗的主要来源，而 Scalar 核心仅负责控制，功耗占比极低。</li>
</ul>
</li>
<li>
<p>子表 (c) 进一步细化了 Lane 内部各组件的功耗分布：</p>
<ul>
<li><strong>VFU</strong>（向量功能单元）在两个芯片中都是最大的功耗源，EdgeAI MCU 占 22.68%，ZKP Chip 占 20.13%。</li>
<li><strong>Pipeline</strong>（流水线）紧随其后，在 ZKP Chip 中占比高达 52.97%，远超其他组件，这与其高频率、高吞吐的设计相符。</li>
<li><strong>VRF</strong>（向量寄存器文件）在 EdgeAI MCU 中占 21.26%，在 ZKP Chip 中占 13.62%，说明后者可能采用了更高效的寄存器设计或更低的访问频率。</li>
<li><strong>VFUBus</strong>（VFU 总线）占比相对稳定，约为 12-14%，是数据传输的关键路径。</li>
</ul>
</li>
</ul>
<h3 id="figure-8-cryptographic-benchmarks-of-t1-dlen1k-vlen16kemulated-with-ddr4-3200-with-ga102-nvidia-gtx-3090-and-nvidia-gb202-gtx-5090">Figure 8: Cryptographic Benchmarks of T1 (DLEN1K, VLEN16K,emulated with DDR4-3200) with GA102 (NVIDIA GTX 3090) and NVIDIA GB202 (GTX 5090)<a class="headerlink" href="#figure-8-cryptographic-benchmarks-of-t1-dlen1k-vlen16kemulated-with-ddr4-3200-with-ga102-nvidia-gtx-3090-and-nvidia-gb202-gtx-5090" title="Permanent link">&para;</a></h3>
<p><img alt="e0edef77ab135adf1a07c43ae47e780f55d14329f28e2519f51da2534d510bbe.jpg" src="../images/e0edef77ab135adf1a07c43ae47e780f55d14329f28e2519f51da2534d510bbe.jpg" /></p>
<ul>
<li>
<p>图片展示了 <strong>Figure 8</strong>，即 <strong>T1</strong> 与 <strong>NVIDIA GA102 (RTX 3090)</strong> 和 <strong>GB202 (RTX 5090)</strong> 在密码学工作负载上的执行时间对比。</p>
</li>
<li>
<p>左侧图表为 <strong>NTT</strong>（Number-Theoretic Transform）基准测试，横轴为不同输入规模（NTT512, NTT1024, NTT2048, NTT4096），纵轴为执行时间（单位：微秒 μs）。</p>
</li>
<li>
<p>右侧图表为 <strong>MMM</strong>（Montgomery Modular Multiplication）基准测试，横轴为不同输入规模（MMM1024, MMM2048, MMM4096, MMM8192），纵轴同样为执行时间（μs）。</p>
</li>
<li>
<p>图例明确标注三种处理器：</p>
<ul>
<li><strong>蓝色柱状图</strong>：<strong>T1</strong>（配置为 DLEN=1K, VLEN=16K，模拟 DDR4-3200 内存）</li>
<li><strong>红色柱状图</strong>：<strong>GB202</strong>（NVIDIA RTX 5090）</li>
<li><strong>棕色柱状图</strong>：<strong>GA102</strong>（NVIDIA RTX 3090）</li>
</ul>
</li>
<li>
<p><strong>NTT 工作负载分析</strong>：</p>
<ul>
<li>在所有输入规模下，<strong>T1 的执行时间均显著低于 GA102 和 GB202</strong>。</li>
<li>例如，在 NTT4096 规模下，<strong>T1 执行时间约为 15 μs</strong>，而 <strong>GA102 约为 25 μs</strong>，<strong>GB202 约为 30 μs</strong>。</li>
<li>这表明 <strong>T1 在 NTT 计算上具有明显性能优势</strong>，尤其在大规模输入时差距更为显著。</li>
</ul>
</li>
<li>
<p><strong>MMM 工作负载分析</strong>：</p>
<ul>
<li>在所有输入规模下，<strong>T1 的执行时间同样优于 GA102 和 GB202</strong>。</li>
<li>例如，在 MMM8192 规模下，<strong>T1 执行时间约为 80 μs</strong>，而 <strong>GA102 约为 150 μs</strong>，<strong>GB202 约为 180 μs</strong>。</li>
<li>这进一步验证了 <strong>T1 在密码学核心运算上的高效性</strong>。</li>
</ul>
</li>
<li>
<p><strong>性能对比总结表</strong>：</p>
</li>
</ul>
<table>
<thead>
<tr>
<th>工作负载</th>
<th>输入规模</th>
<th>T1 执行时间 (μs)</th>
<th>GA102 执行时间 (μs)</th>
<th>GB202 执行时间 (μs)</th>
<th>T1 相对 GA102 加速比</th>
<th>T1 相对 GB202 加速比</th>
</tr>
</thead>
<tbody>
<tr>
<td>NTT</td>
<td>512</td>
<td>~5</td>
<td>~7</td>
<td>~8</td>
<td>~1.4x</td>
<td>~1.6x</td>
</tr>
<tr>
<td>NTT</td>
<td>1024</td>
<td>~7</td>
<td>~10</td>
<td>~12</td>
<td>~1.4x</td>
<td>~1.7x</td>
</tr>
<tr>
<td>NTT</td>
<td>2048</td>
<td>~12</td>
<td>~18</td>
<td>~22</td>
<td>~1.5x</td>
<td>~1.8x</td>
</tr>
<tr>
<td>NTT</td>
<td>4096</td>
<td>~15</td>
<td>~25</td>
<td>~30</td>
<td>~1.7x</td>
<td>~2.0x</td>
</tr>
<tr>
<td>MMM</td>
<td>1024</td>
<td>~5</td>
<td>~10</td>
<td>~12</td>
<td>~2.0x</td>
<td>~2.4x</td>
</tr>
<tr>
<td>MMM</td>
<td>2048</td>
<td>~10</td>
<td>~20</td>
<td>~25</td>
<td>~2.0x</td>
<td>~2.5x</td>
</tr>
<tr>
<td>MMM</td>
<td>4096</td>
<td>~30</td>
<td>~60</td>
<td>~70</td>
<td>~2.0x</td>
<td>~2.3x</td>
</tr>
<tr>
<td>MMM</td>
<td>8192</td>
<td>~80</td>
<td>~150</td>
<td>~180</td>
<td>~1.9x</td>
<td>~2.3x</td>
</tr>
</tbody>
</table>
<ul>
<li><strong>关键结论</strong>：<ul>
<li><strong>T1 在密码学工作负载上展现出卓越的性能</strong>，在 NTT 和 MMM 两种典型算法中，其执行时间均大幅领先于当前主流的 NVIDIA GPU。</li>
<li>尽管 <strong>GA102 和 GB202 拥有更宽的数据通路和更高的共享内存带宽</strong>，但 <strong>T1 通过高效的 DLEN-sized permutation handling 和寄存器内计算模型</strong>，有效避免了 GP-GPU 对内存子系统的重度依赖，从而实现了更高的吞吐量和更低的延迟。</li>
<li><strong>T1 的设计优势在于其针对密码学工作负载的优化</strong>，特别是在处理大整数运算和向量化操作时，能够充分利用其超宽向量寄存器和专用的置换单元，实现高性能计算。</li>
</ul>
</li>
</ul>
<h3 id="figure-9-hpcbenchmark-results-figure-9a-performanceoft1at245ghz-with-local-memoryand-ddr4-3200normalized-to-kp920-figure-9b-performancecomparison-ilustrating-t1s-tolerance-to-memorylatencyshowing-results-with-dramand-local-sramnormalized-to-kp920ituses-stripmining-bydynamicallyset-vlforcontinues-dramaccessinsgem-workload-figure-9c-performance-of-t1at-16-ghz-using-ddr4-3200-normalized-to-k1-where-higher-is-better">Figure 9: HPCbenchmark results: Figure 9a: PerformanceofT1(at2.45GHz) with local memoryand DDR4-3200,normalized to KP920; Figure 9b: Performancecomparison ilustrating T1's tolerance to memorylatency,showing results with DRAMand local SRAM,normalized to KP920,Ituses stripmining bydynamicallyset VLforcontinues DRAMaccessinSGEM workload.; Figure 9c: Performance of T1(at 1.6 GHz) using DDR4-3200, normalized to K1, where higher is better.<a class="headerlink" href="#figure-9-hpcbenchmark-results-figure-9a-performanceoft1at245ghz-with-local-memoryand-ddr4-3200normalized-to-kp920-figure-9b-performancecomparison-ilustrating-t1s-tolerance-to-memorylatencyshowing-results-with-dramand-local-sramnormalized-to-kp920ituses-stripmining-bydynamicallyset-vlforcontinues-dramaccessinsgem-workload-figure-9c-performance-of-t1at-16-ghz-using-ddr4-3200-normalized-to-k1-where-higher-is-better" title="Permanent link">&para;</a></h3>
<p><img alt="0ab617733a0cdcfbf8508585892beb15df59655a0571329ed684bc50fb3f8df4.jpg" src="../images/0ab617733a0cdcfbf8508585892beb15df59655a0571329ed684bc50fb3f8df4.jpg" /></p>
<ul>
<li>图片包含三个子图，分别标记为 (a)、(b) 和 (c)，展示 T1 在 HPC 工作负载下的性能基准测试结果，所有数据均以 <strong>KP920</strong> 或 <strong>K1</strong> 为基准归一化。</li>
<li>子图 (a) “T1-KP920 Comparison” 比较 T1（在 2.45 GHz 下运行）与 HiSilicon KP920 的性能，涵盖 SGEMM、QUANT、SAXPY 和 PACK 四个工作负载。T1 配置包括 D256/1K-DRAM、D1KV4K-DRAM 等，其中 <strong>D1KV4K</strong> 配置在多个工作负载中表现最优，性能最高可达 KP920 的 4 倍以上。</li>
<li>子图 (b) “T1 Memory Scalability” 展示 T1 对内存延迟的容忍度，比较不同内存配置（如 D128V512、D256V1K、D512V2K、D1KV4K）下 QUANT 和 QUANT-DRAM 工作负载的性能，同样以 KP920 为基准。结果显示，即使使用 DDR4-3200 内存，T1 仍能保持高性能，<strong>D1KV4K</strong> 配置在 QUANT-DRAM 上性能接近 2 倍于 KP920。</li>
<li>子图 (c) “T1-X60 Comparison” 比较 T1（在 1.6 GHz 下运行）与 SpacemiT X60 的性能，涵盖相同四个工作负载。T1 配置包括 D128V512、D256V1K、D512V2K、D1KV4K，其中 <strong>D1KV4K</strong> 配置在 PACK 工作负载上性能高达 X60 的 8 倍以上。</li>
<li>所有子图中，柱状图颜色对应不同配置，图例清晰标注各配置名称，便于对比分析。</li>
</ul>
<table>
<thead>
<tr>
<th>子图</th>
<th>工作负载</th>
<th>最佳配置</th>
<th>性能倍数（相对于基准）</th>
</tr>
</thead>
<tbody>
<tr>
<td>(a)</td>
<td>SGEMM</td>
<td>D1KV4K</td>
<td>~2x</td>
</tr>
<tr>
<td>(a)</td>
<td>QUANT</td>
<td>D1KV4K</td>
<td>~3x</td>
</tr>
<tr>
<td>(a)</td>
<td>SAXPY</td>
<td>D1KV4K</td>
<td>~2.5x</td>
</tr>
<tr>
<td>(a)</td>
<td>PACK</td>
<td>D1KV4K</td>
<td>~4x</td>
</tr>
<tr>
<td>(b)</td>
<td>QUANT</td>
<td>D1KV4K</td>
<td>~1.5x</td>
</tr>
<tr>
<td>(b)</td>
<td>QUANT-DRAM</td>
<td>D1KV4K</td>
<td>~2x</td>
</tr>
<tr>
<td>(c)</td>
<td>SGEMM</td>
<td>D1KV4K</td>
<td>~5x</td>
</tr>
<tr>
<td>(c)</td>
<td>QUANT</td>
<td>D1KV4K</td>
<td>~6x</td>
</tr>
<tr>
<td>(c)</td>
<td>SAXPY</td>
<td>D1KV4K</td>
<td>~7x</td>
</tr>
<tr>
<td>(c)</td>
<td>PACK</td>
<td>D1KV4K</td>
<td>~8x</td>
</tr>
</tbody>
</table>
<ul>
<li>综合来看，<strong>D1KV4K</strong> 配置在所有工作负载中均表现出色，尤其在 PACK 工作负载中性能优势最为显著，证明 T1 在高数据并行度和大向量长度场景下的高效性。</li>
</ul>












                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8z"/></svg>
  回到页面顶部
</button>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    
      
      
      <script id="__config" type="application/json">{"annotate": null, "base": "../../..", "features": ["navigation.sections", "navigation.top", "navigation.indexes", "search.suggest", "search.highlight", "content.code.copy"], "search": "../../../assets/javascripts/workers/search.7a47a382.min.js", "tags": null, "translations": {"clipboard.copied": "\u5df2\u590d\u5236", "clipboard.copy": "\u590d\u5236", "search.result.more.one": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.more.other": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 # \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.none": "\u6ca1\u6709\u627e\u5230\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.one": "\u627e\u5230 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.other": "# \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.placeholder": "\u952e\u5165\u4ee5\u5f00\u59cb\u641c\u7d22", "search.result.term.missing": "\u7f3a\u5c11", "select.version": "\u9009\u62e9\u5f53\u524d\u7248\u672c"}, "version": null}</script>
    
    
      <script src="../../../assets/javascripts/bundle.e71a0d61.min.js"></script>
      
        <script src="../../../javascripts/switcher.js"></script>
      
        <script src="../../../javascripts/smart_back.js"></script>
      
    
  </body>
</html>