<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/core_cm0plus.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/core_cm0plus.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm0plus_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00010"></a>00010 <span class="comment">/* Copyright (c) 2009 - 2015 ARM LIMITED</span>
<a name="l00011"></a>00011 <span class="comment"></span>
<a name="l00012"></a>00012 <span class="comment">   All rights reserved.</span>
<a name="l00013"></a>00013 <span class="comment">   Redistribution and use in source and binary forms, with or without</span>
<a name="l00014"></a>00014 <span class="comment">   modification, are permitted provided that the following conditions are met:</span>
<a name="l00015"></a>00015 <span class="comment">   - Redistributions of source code must retain the above copyright</span>
<a name="l00016"></a>00016 <span class="comment">     notice, this list of conditions and the following disclaimer.</span>
<a name="l00017"></a>00017 <span class="comment">   - Redistributions in binary form must reproduce the above copyright</span>
<a name="l00018"></a>00018 <span class="comment">     notice, this list of conditions and the following disclaimer in the</span>
<a name="l00019"></a>00019 <span class="comment">     documentation and/or other materials provided with the distribution.</span>
<a name="l00020"></a>00020 <span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span>
<a name="l00021"></a>00021 <span class="comment">     to endorse or promote products derived from this software without</span>
<a name="l00022"></a>00022 <span class="comment">     specific prior written permission.</span>
<a name="l00023"></a>00023 <span class="comment">   *</span>
<a name="l00024"></a>00024 <span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span>
<a name="l00025"></a>00025 <span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<a name="l00026"></a>00026 <span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<a name="l00027"></a>00027 <span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span>
<a name="l00028"></a>00028 <span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<a name="l00029"></a>00029 <span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<a name="l00030"></a>00030 <span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span>
<a name="l00031"></a>00031 <span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span>
<a name="l00032"></a>00032 <span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span>
<a name="l00033"></a>00033 <span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span>
<a name="l00034"></a>00034 <span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00035"></a>00035 <span class="comment">   ---------------------------------------------------------------------------*/</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="preprocessor">#if defined ( __ICCARM__ )</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#endif</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#ifndef __CORE_CM0PLUS_H_GENERIC</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM0PLUS_H_GENERIC</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00047"></a>00047 <span class="preprocessor">#endif</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00063"></a>00063 <span class="comment">/*******************************************************************************</span>
<a name="l00064"></a>00064 <span class="comment"> *                 CMSIS definitions</span>
<a name="l00065"></a>00065 <span class="comment"> ******************************************************************************/</span>
<a name="l00070"></a>00070 <span class="comment">/*  CMSIS CM0P definitions */</span>
<a name="l00071"></a><a class="code" href="core__cm0plus_8h.html#a31329dc8c47fc34ca3cacbfd4c66a19a">00071</a> <span class="preprocessor">#define __CM0PLUS_CMSIS_VERSION_MAIN (0x04)                                </span>
<a name="l00072"></a><a class="code" href="core__cm0plus_8h.html#a70604168ca42eff80802c151188a59d1">00072</a> <span class="preprocessor">#define __CM0PLUS_CMSIS_VERSION_SUB  (0x00)                                </span>
<a name="l00073"></a><a class="code" href="core__cm0plus_8h.html#afbc98e5d6904c90236f737adb89af711">00073</a> <span class="preprocessor">#define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN &lt;&lt; 16) | \</span>
<a name="l00074"></a>00074 <span class="preprocessor">                                       __CM0PLUS_CMSIS_VERSION_SUB)        </span>
<a name="l00076"></a><a class="code" href="core__cm0plus_8h.html#a63ea62503c88acab19fcf3d5743009e3">00076</a> <span class="preprocessor">#define __CORTEX_M                (0x00)                                   </span>
<a name="l00079"></a>00079 <span class="preprocessor">#if   defined ( __CC_ARM )</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00081"></a>00081 <span class="preprocessor">  #define __INLINE         __inline                                   </span>
<a name="l00082"></a>00082 <span class="preprocessor">  #define __STATIC_INLINE  static __inline</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a>00084 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00086"></a>00086 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00087"></a>00087 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00091"></a>00091 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00092"></a>00092 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a>00094 <span class="preprocessor">#elif defined ( __TMS470__ )</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00096"></a>00096 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>
<a name="l00098"></a>00098 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00100"></a>00100 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00101"></a>00101 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="preprocessor">#elif defined ( __CSMC__ )</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">  #define __packed</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            _asm                                      </span>
<a name="l00106"></a>00106 <span class="preprocessor">  #define __INLINE         inline                                    </span><span class="comment">/*use -pc99 on compile line !&lt; inline keyword for COSMIC Compiler   */</span>
<a name="l00107"></a>00107 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a>00109 <span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00114"></a><a class="code" href="core__cm0plus_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">00114</a> <span class="preprocessor">#define __FPU_USED       0</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span>
<a name="l00116"></a>00116 <span class="preprocessor">#if defined ( __CC_ARM )</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">  #if defined __TARGET_FPU_VFP</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>
<a name="l00121"></a>00121 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a>00126 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">  #if defined __ARMVFP__</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>
<a name="l00131"></a>00131 <span class="preprocessor">#elif defined ( __TMS470__ )</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">  #if defined __TI__VFP_SUPPORT____</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a>00136 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">  #if defined __FPU_VFP__</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00141"></a>00141 <span class="preprocessor">#elif defined ( __CSMC__ )              </span><span class="comment">/* Cosmic */</span>
<a name="l00142"></a>00142 <span class="preprocessor">  #if ( __CSMC__ &amp; 0x400)               // FPU present for parser</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 <span class="preprocessor">#include &lt;stdint.h&gt;</span>                      <span class="comment">/* standard types definitions                      */</span>
<a name="l00148"></a>00148 <span class="preprocessor">#include &lt;<a class="code" href="core__cm_instr_8h.html" title="CMSIS Cortex-M Core Instruction Access Header File.">core_cmInstr.h</a>&gt;</span>                <span class="comment">/* Core Instruction Access                         */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#include &lt;<a class="code" href="core__cm_func_8h.html" title="CMSIS Cortex-M Core Function Access Header File.">core_cmFunc.h</a>&gt;</span>                 <span class="comment">/* Core Function Access                            */</span>
<a name="l00150"></a>00150 
<a name="l00151"></a>00151 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>}
<a name="l00153"></a>00153 <span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>
<a name="l00155"></a>00155 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM0PLUS_H_GENERIC */</span>
<a name="l00156"></a>00156 
<a name="l00157"></a>00157 <span class="preprocessor">#ifndef __CMSIS_GENERIC</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 <span class="preprocessor">#ifndef __CORE_CM0PLUS_H_DEPENDANT</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM0PLUS_H_DEPENDANT</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00162"></a>00162 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00164"></a>00164 <span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span>
<a name="l00166"></a>00166 <span class="comment">/* check device defines and use defaults */</span>
<a name="l00167"></a>00167 <span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">  #ifndef __CM0PLUS_REV</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">    #define __CM0PLUS_REV             0x0000</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__CM0PLUS_REV not defined in device header file; using default!&quot;</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span>
<a name="l00173"></a>00173 <span class="preprocessor">  #ifndef __MPU_PRESENT</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">    #define __MPU_PRESENT             0</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span>
<a name="l00178"></a>00178 <span class="preprocessor">  #ifndef __VTOR_PRESENT</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">    #define __VTOR_PRESENT            0</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__VTOR_PRESENT not defined in device header file; using default!&quot;</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span>
<a name="l00183"></a>00183 <span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">    #define __NVIC_PRIO_BITS          2</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span>
<a name="l00188"></a>00188 <span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">    #define __Vendor_SysTickConfig    0</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span>
<a name="l00194"></a>00194 <span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span>
<a name="l00202"></a>00202 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile             </span>
<a name="l00204"></a>00204 <span class="preprocessor">#else</span>
<a name="l00205"></a><a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">00205</a> <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile const       </span>
<a name="l00206"></a>00206 <span class="preprocessor">#endif</span>
<a name="l00207"></a><a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define     __O     volatile             </span>
<a name="l00208"></a><a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">00208</a> <span class="preprocessor">#define     __IO    volatile             </span>
<a name="l00210"></a>00210 <span class="preprocessor"></span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="comment">/*******************************************************************************</span>
<a name="l00215"></a>00215 <span class="comment"> *                 Register Abstraction</span>
<a name="l00216"></a>00216 <span class="comment">  Core Register contain:</span>
<a name="l00217"></a>00217 <span class="comment">  - Core Register</span>
<a name="l00218"></a>00218 <span class="comment">  - Core NVIC Register</span>
<a name="l00219"></a>00219 <span class="comment">  - Core SCB Register</span>
<a name="l00220"></a>00220 <span class="comment">  - Core SysTick Register</span>
<a name="l00221"></a>00221 <span class="comment">  - Core MPU Register</span>
<a name="l00222"></a>00222 <span class="comment"> ******************************************************************************/</span>
<a name="l00223"></a>00223 
<a name="l00235"></a>00235 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00236"></a>00236 {
<a name="l00237"></a>00237   <span class="keyword">struct</span>
<a name="l00238"></a>00238   {
<a name="l00239"></a>00239     uint32_t _reserved0:28;              
<a name="l00240"></a>00240     uint32_t V:1;                        
<a name="l00241"></a>00241     uint32_t C:1;                        
<a name="l00242"></a>00242     uint32_t Z:1;                        
<a name="l00243"></a>00243     uint32_t N:1;                        
<a name="l00244"></a>00244   } b;                                   
<a name="l00245"></a>00245   uint32_t w;                            
<a name="l00246"></a>00246 } <a class="code" href="union_a_p_s_r___type.html" title="Union type to access the Application Program Status Register (APSR).">APSR_Type</a>;
<a name="l00247"></a>00247 
<a name="l00248"></a>00248 <span class="comment">/* APSR Register Definitions */</span>
<a name="l00249"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">00249</a> <span class="preprocessor">#define APSR_N_Pos                         31                                             </span>
<a name="l00250"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">00250</a> <span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span>
<a name="l00252"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">00252</a> <span class="preprocessor">#define APSR_Z_Pos                         30                                             </span>
<a name="l00253"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">00253</a> <span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span>
<a name="l00255"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">00255</a> <span class="preprocessor">#define APSR_C_Pos                         29                                             </span>
<a name="l00256"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">00256</a> <span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span>
<a name="l00258"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">00258</a> <span class="preprocessor">#define APSR_V_Pos                         28                                             </span>
<a name="l00259"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">00259</a> <span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span>
<a name="l00264"></a>00264 <span class="preprocessor">typedef union</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span>{
<a name="l00266"></a>00266   <span class="keyword">struct</span>
<a name="l00267"></a>00267   {
<a name="l00268"></a>00268     uint32_t <a class="code" href="group__interrupt__group.html#ga0da0a19156773eca7070722f26ff66a6" title="Define service routine.">ISR</a>:9;                      
<a name="l00269"></a>00269     uint32_t _reserved0:23;              
<a name="l00270"></a>00270   } b;                                   
<a name="l00271"></a>00271   uint32_t w;                            
<a name="l00272"></a>00272 } <a class="code" href="union_i_p_s_r___type.html" title="Union type to access the Interrupt Program Status Register (IPSR).">IPSR_Type</a>;
<a name="l00273"></a>00273 
<a name="l00274"></a>00274 <span class="comment">/* IPSR Register Definitions */</span>
<a name="l00275"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">00275</a> <span class="preprocessor">#define IPSR_ISR_Pos                        0                                             </span>
<a name="l00276"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">00276</a> <span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span>)                  
<a name="l00281"></a>00281 typedef union
<a name="l00282"></a>00282 {
<a name="l00283"></a>00283   <span class="keyword">struct</span>
<a name="l00284"></a>00284   {
<a name="l00285"></a>00285     uint32_t <a class="code" href="group__interrupt__group.html#ga0da0a19156773eca7070722f26ff66a6" title="Define service routine.">ISR</a>:9;                      
<a name="l00286"></a>00286     uint32_t _reserved0:15;              
<a name="l00287"></a>00287     uint32_t T:1;                        
<a name="l00288"></a>00288     uint32_t _reserved1:3;               
<a name="l00289"></a>00289     uint32_t V:1;                        
<a name="l00290"></a>00290     uint32_t C:1;                        
<a name="l00291"></a>00291     uint32_t Z:1;                        
<a name="l00292"></a>00292     uint32_t N:1;                        
<a name="l00293"></a>00293   } b;                                   
<a name="l00294"></a>00294   uint32_t w;                            
<a name="l00295"></a>00295 } <a class="code" href="unionx_p_s_r___type.html" title="Union type to access the Special-Purpose Program Status Registers (xPSR).">xPSR_Type</a>;
<a name="l00296"></a>00296 
<a name="l00297"></a>00297 <span class="comment">/* xPSR Register Definitions */</span>
<a name="l00298"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">00298</a> <span class="preprocessor">#define xPSR_N_Pos                         31                                             </span>
<a name="l00299"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">00299</a> <span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span>
<a name="l00301"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">00301</a> <span class="preprocessor">#define xPSR_Z_Pos                         30                                             </span>
<a name="l00302"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">00302</a> <span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span>
<a name="l00304"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">00304</a> <span class="preprocessor">#define xPSR_C_Pos                         29                                             </span>
<a name="l00305"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">00305</a> <span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span>
<a name="l00307"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">00307</a> <span class="preprocessor">#define xPSR_V_Pos                         28                                             </span>
<a name="l00308"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">00308</a> <span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span>
<a name="l00310"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">00310</a> <span class="preprocessor">#define xPSR_T_Pos                         24                                             </span>
<a name="l00311"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">00311</a> <span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span>
<a name="l00313"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">00313</a> <span class="preprocessor">#define xPSR_ISR_Pos                        0                                             </span>
<a name="l00314"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">00314</a> <span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span>)                  
<a name="l00319"></a>00319 typedef union
<a name="l00320"></a>00320 {
<a name="l00321"></a>00321   <span class="keyword">struct</span>
<a name="l00322"></a>00322   {
<a name="l00323"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#a35c1732cf153b7b5c4bd321cf1de9605">00323</a>     uint32_t nPRIV:1;                    
<a name="l00324"></a>00324     uint32_t SPSEL:1;                    
<a name="l00325"></a>00325     uint32_t _reserved1:30;              
<a name="l00326"></a>00326   } b;                                   
<a name="l00327"></a>00327   uint32_t w;                            
<a name="l00328"></a>00328 } <a class="code" href="union_c_o_n_t_r_o_l___type.html" title="Union type to access the Control Registers (CONTROL).">CONTROL_Type</a>;
<a name="l00329"></a>00329 
<a name="l00330"></a>00330 <span class="comment">/* CONTROL Register Definitions */</span>
<a name="l00331"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga07eafc53e609895342c6a530e9d01310">00331</a> <span class="preprocessor">#define CONTROL_SPSEL_Pos                   1                                             </span>
<a name="l00332"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga70b29840969b06909da21369b0b05b53">00332</a> <span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span>
<a name="l00334"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga51b95bc03ec0d815b459bde0b14a5908">00334</a> <span class="preprocessor">#define CONTROL_nPRIV_Pos                   0                                             </span>
<a name="l00335"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaef3b20d77acb213338f89ce5e7bc36b0">00335</a> <span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span>)                 
<a name="l00337"></a>00337 
<a name="l00348"></a>00348 typedef struct
<a name="l00349"></a>00349 {
<a name="l00350"></a>00350   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[1];                 
<a name="l00351"></a>00351        uint32_t RESERVED0[31];
<a name="l00352"></a>00352   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[1];                 
<a name="l00353"></a>00353        uint32_t RSERVED1[31];
<a name="l00354"></a>00354   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[1];                 
<a name="l00355"></a>00355        uint32_t RESERVED2[31];
<a name="l00356"></a>00356   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[1];                 
<a name="l00357"></a>00357        uint32_t RESERVED3[31];
<a name="l00358"></a>00358        uint32_t RESERVED4[64];
<a name="l00359"></a>00359   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IP[8];                   
<a name="l00360"></a>00360 }  <a class="code" href="struct_n_v_i_c___type.html" title="Structure type to access the Nested Vectored Interrupt Controller (NVIC).">NVIC_Type</a>;
<a name="l00361"></a>00361 
<a name="l00373"></a>00373 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00374"></a>00374 {
<a name="l00375"></a>00375   <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CPUID;                   
<a name="l00376"></a>00376   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSR;                    
<a name="l00377"></a>00377 <span class="preprocessor">#if (__VTOR_PRESENT == 1)</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span>  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VTOR;                    
<a name="l00379"></a>00379 <span class="preprocessor">#else</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span>       uint32_t RESERVED0;
<a name="l00381"></a>00381 <span class="preprocessor">#endif</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span>  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AIRCR;                   
<a name="l00383"></a>00383   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR;                     
<a name="l00384"></a>00384   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;                     
<a name="l00385"></a>00385        uint32_t RESERVED1;
<a name="l00386"></a>00386   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHP[2];                  
<a name="l00387"></a>00387   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHCSR;                   
<a name="l00388"></a>00388 } <a class="code" href="struct_s_c_b___type.html" title="Structure type to access the System Control Block (SCB).">SCB_Type</a>;
<a name="l00389"></a>00389 
<a name="l00390"></a>00390 <span class="comment">/* SCB CPUID Register Definitions */</span>
<a name="l00391"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">00391</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span>
<a name="l00392"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">00392</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span>
<a name="l00394"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">00394</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span>
<a name="l00395"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">00395</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span>
<a name="l00397"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf8b3236b08fb8e840efb682645fb0e98">00397</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16                                             </span>
<a name="l00398"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafae4a1f27a927338ae9dc51a0e146213">00398</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span>
<a name="l00400"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">00400</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span>
<a name="l00401"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">00401</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span>
<a name="l00403"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">00403</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span>
<a name="l00404"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">00404</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span>)          
<a name="l00406"></a>00406 <span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00407"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">00407</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span>
<a name="l00408"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">00408</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span>
<a name="l00410"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">00410</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span>
<a name="l00411"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">00411</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span>
<a name="l00413"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">00413</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span>
<a name="l00414"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">00414</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span>
<a name="l00416"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">00416</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span>
<a name="l00417"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">00417</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span>
<a name="l00419"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">00419</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span>
<a name="l00420"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">00420</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span>
<a name="l00422"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">00422</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span>
<a name="l00423"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">00423</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span>
<a name="l00425"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">00425</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span>
<a name="l00426"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">00426</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span>
<a name="l00428"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">00428</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span>
<a name="l00429"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">00429</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span>
<a name="l00431"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">00431</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span>
<a name="l00432"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">00432</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span>)       
<a name="l00434"></a>00434 #if (__VTOR_PRESENT == 1)
<a name="l00435"></a>00435 <span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00436"></a>00436 <span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 8                                             </span>
<a name="l00437"></a>00437 <span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)            </span>
<a name="l00438"></a>00438 <span class="preprocessor">#endif</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span>
<a name="l00440"></a>00440 <span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span>
<a name="l00441"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">00441</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span>
<a name="l00442"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">00442</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span>
<a name="l00444"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">00444</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span>
<a name="l00445"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">00445</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span>
<a name="l00447"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">00447</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span>
<a name="l00448"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">00448</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span>
<a name="l00450"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">00450</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span>
<a name="l00451"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">00451</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span>
<a name="l00453"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">00453</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span>
<a name="l00454"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">00454</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span>
<a name="l00456"></a>00456 <span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span>
<a name="l00457"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">00457</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span>
<a name="l00458"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">00458</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span>
<a name="l00460"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">00460</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span>
<a name="l00461"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">00461</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span>
<a name="l00463"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">00463</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span>
<a name="l00464"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">00464</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span>
<a name="l00467"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">00467</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span>
<a name="l00468"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">00468</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span>
<a name="l00470"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">00470</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span>
<a name="l00471"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">00471</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span>
<a name="l00474"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">00474</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span>
<a name="l00475"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">00475</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span>
<a name="l00477"></a>00477 <span class="preprocessor"></span>
<a name="l00488"></a>00488 <span class="preprocessor">typedef struct</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span>{
<a name="l00490"></a>00490   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l00491"></a>00491   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LOAD;                    
<a name="l00492"></a>00492   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VAL;                     
<a name="l00493"></a>00493   <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CALIB;                   
<a name="l00494"></a>00494 } <a class="code" href="struct_sys_tick___type.html" title="Structure type to access the System Timer (SysTick).">SysTick_Type</a>;
<a name="l00495"></a>00495 
<a name="l00496"></a>00496 <span class="comment">/* SysTick Control / Status Register Definitions */</span>
<a name="l00497"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">00497</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span>
<a name="l00498"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">00498</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span>
<a name="l00500"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">00500</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span>
<a name="l00501"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">00501</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span>
<a name="l00503"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">00503</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span>
<a name="l00504"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">00504</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span>
<a name="l00506"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">00506</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span>
<a name="l00507"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">00507</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span>)           
<a name="l00509"></a>00509 <span class="comment">/* SysTick Reload Register Definitions */</span>
<a name="l00510"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">00510</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span>
<a name="l00511"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">00511</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span>)    
<a name="l00513"></a>00513 <span class="comment">/* SysTick Current Register Definitions */</span>
<a name="l00514"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">00514</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span>
<a name="l00515"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">00515</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span>)    
<a name="l00517"></a>00517 <span class="comment">/* SysTick Calibration Register Definitions */</span>
<a name="l00518"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">00518</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span>
<a name="l00519"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">00519</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span>
<a name="l00521"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">00521</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span>
<a name="l00522"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">00522</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span>
<a name="l00524"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">00524</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span>
<a name="l00525"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">00525</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span>)    
<a name="l00527"></a>00527 
<a name="l00529"></a>00529 #if (__MPU_PRESENT == 1)
<a name="l00530"></a>00530 
<a name="l00538"></a>00538 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00539"></a>00539 {
<a name="l00540"></a>00540   <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TYPE;                    
<a name="l00541"></a>00541   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l00542"></a>00542   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNR;                     
<a name="l00543"></a>00543   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR;                    
<a name="l00544"></a>00544   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR;                    
<a name="l00545"></a>00545 } MPU_Type;
<a name="l00546"></a>00546 
<a name="l00547"></a>00547 <span class="comment">/* MPU Type Register */</span>
<a name="l00548"></a>00548 <span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span>
<a name="l00549"></a>00549 <span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span>
<a name="l00551"></a>00551 <span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span>
<a name="l00552"></a>00552 <span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span>
<a name="l00554"></a>00554 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span>
<a name="l00555"></a>00555 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span>)             
<a name="l00557"></a>00557 <span class="comment">/* MPU Control Register */</span>
<a name="l00558"></a>00558 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span>
<a name="l00559"></a>00559 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span>
<a name="l00561"></a>00561 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span>
<a name="l00562"></a>00562 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span>
<a name="l00564"></a>00564 <span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span>
<a name="l00565"></a>00565 <span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span>)               
<a name="l00567"></a>00567 <span class="comment">/* MPU Region Number Register */</span>
<a name="l00568"></a>00568 <span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span>
<a name="l00569"></a>00569 <span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span>)             
<a name="l00571"></a>00571 <span class="comment">/* MPU Region Base Address Register */</span>
<a name="l00572"></a>00572 <span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   8                                             </span>
<a name="l00573"></a>00573 <span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)              </span>
<a name="l00575"></a>00575 <span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span>
<a name="l00576"></a>00576 <span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span>
<a name="l00578"></a>00578 <span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span>
<a name="l00579"></a>00579 <span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL </span><span class="comment">/*&lt;&lt; MPU_RBAR_REGION_Pos*/</span>)             
<a name="l00581"></a>00581 <span class="comment">/* MPU Region Attribute and Size Register */</span>
<a name="l00582"></a>00582 <span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16                                             </span>
<a name="l00583"></a>00583 <span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span>
<a name="l00585"></a>00585 <span class="preprocessor">#define MPU_RASR_XN_Pos                    28                                             </span>
<a name="l00586"></a>00586 <span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span>
<a name="l00588"></a>00588 <span class="preprocessor">#define MPU_RASR_AP_Pos                    24                                             </span>
<a name="l00589"></a>00589 <span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span>
<a name="l00591"></a>00591 <span class="preprocessor">#define MPU_RASR_TEX_Pos                   19                                             </span>
<a name="l00592"></a>00592 <span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span>
<a name="l00594"></a>00594 <span class="preprocessor">#define MPU_RASR_S_Pos                     18                                             </span>
<a name="l00595"></a>00595 <span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span>
<a name="l00597"></a>00597 <span class="preprocessor">#define MPU_RASR_C_Pos                     17                                             </span>
<a name="l00598"></a>00598 <span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span>
<a name="l00600"></a>00600 <span class="preprocessor">#define MPU_RASR_B_Pos                     16                                             </span>
<a name="l00601"></a>00601 <span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span>
<a name="l00603"></a>00603 <span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span>
<a name="l00604"></a>00604 <span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span>
<a name="l00606"></a>00606 <span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span>
<a name="l00607"></a>00607 <span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span>
<a name="l00609"></a>00609 <span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0                                             </span>
<a name="l00610"></a>00610 <span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_RASR_ENABLE_Pos*/</span>)               
<a name="l00612"></a>00612 
<a name="l00613"></a>00613 #endif
<a name="l00614"></a>00614 
<a name="l00615"></a>00615 
<a name="l00623"></a>00623 
<a name="l00632"></a>00632 <span class="comment">/* Memory mapping of Cortex-M0+ Hardware */</span>
<a name="l00633"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770">00633</a> <span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span>
<a name="l00634"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga58effaac0b93006b756d33209e814646">00634</a> <span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span>
<a name="l00635"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gaa0288691785a5f868238e0468b39523d">00635</a> <span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span>
<a name="l00636"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">00636</a> <span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span>
<a name="l00638"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">00638</a> <span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span>
<a name="l00639"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">00639</a> <span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span>
<a name="l00640"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">00640</a> <span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span>
<a name="l00642"></a>00642 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span><span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span>
<a name="l00644"></a>00644 <span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span>
<a name="l00645"></a>00645 <span class="preprocessor">#endif</span>
<a name="l00646"></a>00646 <span class="preprocessor"></span>
<a name="l00651"></a>00651 <span class="comment">/*******************************************************************************</span>
<a name="l00652"></a>00652 <span class="comment"> *                Hardware Abstraction Layer</span>
<a name="l00653"></a>00653 <span class="comment">  Core Function Interface contains:</span>
<a name="l00654"></a>00654 <span class="comment">  - Core NVIC Functions</span>
<a name="l00655"></a>00655 <span class="comment">  - Core SysTick Functions</span>
<a name="l00656"></a>00656 <span class="comment">  - Core Register Access Functions</span>
<a name="l00657"></a>00657 <span class="comment"> ******************************************************************************/</span>
<a name="l00663"></a>00663 <span class="comment">/* ##########################   NVIC functions  #################################### */</span>
<a name="l00670"></a>00670 <span class="comment">/* Interrupt Priorities are WORD accessible only under ARMv6M                   */</span>
<a name="l00671"></a>00671 <span class="comment">/* The following MACROS handle generation of the register offset and byte masks */</span>
<a name="l00672"></a>00672 <span class="preprocessor">#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &amp;  0x03UL) * 8UL)</span>
<a name="l00673"></a>00673 <span class="preprocessor"></span><span class="preprocessor">#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) &amp; 0x0FUL)-8UL) &gt;&gt;    2UL)      )</span>
<a name="l00674"></a>00674 <span class="preprocessor"></span><span class="preprocessor">#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                &gt;&gt;    2UL)      )</span>
<a name="l00675"></a>00675 <span class="preprocessor"></span>
<a name="l00676"></a>00676 
<a name="l00683"></a>00683 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921" title="Enable External Interrupt.">NVIC_EnableIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00684"></a>00684 {
<a name="l00685"></a>00685   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[0] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l00686"></a>00686 }
<a name="l00687"></a>00687 
<a name="l00688"></a>00688 
<a name="l00695"></a>00695 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga260fba04ac8346855c57f091d4ee1e71" title="Disable External Interrupt.">NVIC_DisableIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00696"></a>00696 {
<a name="l00697"></a>00697   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[0] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l00698"></a>00698 }
<a name="l00699"></a>00699 
<a name="l00700"></a>00700 
<a name="l00711"></a>00711 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafec8042db64c0f8ed432b6c8386a05d8" title="Get Pending Interrupt.">NVIC_GetPendingIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l00712"></a>00712 {
<a name="l00713"></a>00713   <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));
<a name="l00714"></a>00714 }
<a name="l00715"></a>00715 
<a name="l00716"></a>00716 
<a name="l00723"></a>00723 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3ecf446519da33e1690deffbf5be505f" title="Set Pending Interrupt.">NVIC_SetPendingIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l00724"></a>00724 {
<a name="l00725"></a>00725   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l00726"></a>00726 }
<a name="l00727"></a>00727 
<a name="l00728"></a>00728 
<a name="l00735"></a>00735 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga332e10ef9605dc6eb10b9e14511930f8" title="Clear Pending Interrupt.">NVIC_ClearPendingIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l00736"></a>00736 {
<a name="l00737"></a>00737   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[0] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l00738"></a>00738 }
<a name="l00739"></a>00739 
<a name="l00740"></a>00740 
<a name="l00750"></a>00750 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn, uint32_t priority)
<a name="l00751"></a>00751 {
<a name="l00752"></a>00752   <span class="keywordflow">if</span>((int32_t)(IRQn) &lt; 0) {
<a name="l00753"></a>00753     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[_SHP_IDX(IRQn)] = ((uint32_t)(<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[_SHP_IDX(IRQn)] &amp; ~(0xFFUL &lt;&lt; _BIT_SHIFT(IRQn))) |
<a name="l00754"></a>00754        (((priority &lt;&lt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; _BIT_SHIFT(IRQn)));
<a name="l00755"></a>00755   }
<a name="l00756"></a>00756   <span class="keywordflow">else</span> {
<a name="l00757"></a>00757     <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[_IP_IDX(IRQn)]  = ((uint32_t)(<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[_IP_IDX(IRQn)]  &amp; ~(0xFFUL &lt;&lt; _BIT_SHIFT(IRQn))) |
<a name="l00758"></a>00758        (((priority &lt;&lt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; _BIT_SHIFT(IRQn)));
<a name="l00759"></a>00759   }
<a name="l00760"></a>00760 }
<a name="l00761"></a>00761 
<a name="l00762"></a>00762 
<a name="l00774"></a>00774 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4" title="Get Interrupt Priority.">NVIC_GetPriority</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l00775"></a>00775 {
<a name="l00776"></a>00776 
<a name="l00777"></a>00777   <span class="keywordflow">if</span>((int32_t)(IRQn) &lt; 0) {
<a name="l00778"></a>00778     <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[_SHP_IDX(IRQn)] &gt;&gt; _BIT_SHIFT(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));
<a name="l00779"></a>00779   }
<a name="l00780"></a>00780   <span class="keywordflow">else</span> {
<a name="l00781"></a>00781     <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[ _IP_IDX(IRQn)] &gt;&gt; _BIT_SHIFT(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));
<a name="l00782"></a>00782   }
<a name="l00783"></a>00783 }
<a name="l00784"></a>00784 
<a name="l00785"></a>00785 
<a name="l00790"></a>00790 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1143dec48d60a3d6f238c4798a87759c" title="System Reset.">NVIC_SystemReset</a>(<span class="keywordtype">void</span>)
<a name="l00791"></a>00791 {
<a name="l00792"></a>00792   __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span>
<a name="l00793"></a>00793 <span class="comment">                                                                  buffered write are completed before reset */</span>
<a name="l00794"></a>00794   <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FAUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |
<a name="l00795"></a>00795                  <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);
<a name="l00796"></a>00796   __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span>
<a name="l00797"></a>00797   <span class="keywordflow">while</span>(1) { __NOP(); }                                        <span class="comment">/* wait until reset */</span>
<a name="l00798"></a>00798 }
<a name="l00799"></a>00799 
<a name="l00804"></a>00804 <span class="comment">/* ##################################    SysTick function  ############################################ */</span>
<a name="l00811"></a>00811 <span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span>
<a name="l00812"></a>00812 <span class="preprocessor"></span>
<a name="l00828"></a>00828 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae4e8f0238527c69f522029b93c8e5b78" title="System Tick Configuration.">SysTick_Config</a>(uint32_t ticks)
<a name="l00829"></a>00829 {
<a name="l00830"></a>00830   <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>) {<span class="keywordflow">return</span> (1UL);}      <span class="comment">/* Reload value impossible */</span>
<a name="l00831"></a>00831 
<a name="l00832"></a>00832   <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span>
<a name="l00833"></a>00833   <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a> (<a class="code" href="group___s_a_m_r21_g18_a__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span>
<a name="l00834"></a>00834   <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span>
<a name="l00835"></a>00835   <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |
<a name="l00836"></a>00836                    <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |
<a name="l00837"></a>00837                    <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span>
<a name="l00838"></a>00838   <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span>
<a name="l00839"></a>00839 }
<a name="l00840"></a>00840 
<a name="l00841"></a>00841 <span class="preprocessor">#endif</span>
<a name="l00842"></a>00842 <span class="preprocessor"></span>
<a name="l00848"></a>00848 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00849"></a>00849 <span class="preprocessor"></span>}
<a name="l00850"></a>00850 <span class="preprocessor">#endif</span>
<a name="l00851"></a>00851 <span class="preprocessor"></span>
<a name="l00852"></a>00852 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM0PLUS_H_DEPENDANT */</span>
<a name="l00853"></a>00853 
<a name="l00854"></a>00854 <span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:05 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
