`timescale 1ns/100ps

module tb_alu4;
	reg	[3:0]	tb_a, tb_b;
	reg 	[2:0] tb_op;
	wire	[3:0]	tb_result;
	wire			tb_c, tb_n, tb_z, tb_v;
	
	alu4 U0_alu4(.a(tb_a), .b(tb_b), .op(tb_op), .result(tb_result),
					 .c(tb_c), .n(tb_n), .z(tb_z), .v(tb_v));
					 
	initial
	begin
	
	
	end
endmodule
