#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Sep 29 17:16:49 2022
# Process ID: 21640
# Current directory: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_MII_0_0_synth_1
# Command line: vivado.exe -log intellight_v2_MII_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source intellight_v2_MII_0_0.tcl
# Log file: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_MII_0_0_synth_1/intellight_v2_MII_0_0.vds
# Journal file: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_MII_0_0_synth_1\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
source intellight_v2_MII_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/ip 
Command: synth_design -top intellight_v2_MII_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7492
WARNING: [Synth 8-6901] identifier 'wr_addr_temp' is used before its declaration [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1294.008 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'intellight_v2_MII_0_0' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_MII_0_0/synth/intellight_v2_MII_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MII' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:12]
INFO: [Synth 8-6157] synthesizing module 'wen_decoder' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:103]
INFO: [Synth 8-6155] done synthesizing module 'wen_decoder' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:103]
INFO: [Synth 8-6157] synthesizing module 'en_decoder' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:117]
INFO: [Synth 8-6155] done synthesizing module 'en_decoder' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:117]
INFO: [Synth 8-6157] synthesizing module 'data_config' [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:130]
INFO: [Synth 8-6155] done synthesizing module 'data_config' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:130]
INFO: [Synth 8-6155] done synthesizing module 'MII' (0#1) [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:12]
INFO: [Synth 8-6155] done synthesizing module 'intellight_v2_MII_0_0' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_MII_0_0/synth/intellight_v2_MII_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element S_reg6_reg was removed.  [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:37]
WARNING: [Synth 8-6014] Unused sequential element S_reg5_reg was removed.  [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:37]
WARNING: [Synth 8-6014] Unused sequential element S_reg4_reg was removed.  [D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/new/MII.v:38]
WARNING: [Synth 8-7129] Port A[3] in module data_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module data_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module en_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module en_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module wen_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module wen_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module MII is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.008 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.008 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.008 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1294.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1301.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1301.125 ; gain = 0.012
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1301.125 ; gain = 7.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1301.125 ; gain = 7.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1301.125 ; gain = 7.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1301.125 ; gain = 7.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[31] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[30] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[29] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[28] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[27] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[26] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[25] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[24] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[23] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[22] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[21] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[20] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[19] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[18] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[17] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[16] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[15] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[14] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[1] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port rd_addr[0] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[31] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[30] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[29] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[28] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[27] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[26] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[25] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[24] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[23] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[22] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[21] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[20] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[19] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[18] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[17] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[16] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[15] driven by constant 0
INFO: [Synth 8-3917] design intellight_v2_MII_0_0 has port wr_addr[14] driven by constant 0
WARNING: [Synth 8-7129] Port rst in module intellight_v2_MII_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1301.125 ; gain = 7.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.125 ; gain = 7.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1301.125 ; gain = 7.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1312.152 ; gain = 18.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1312.336 ; gain = 18.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1312.336 ; gain = 18.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1312.336 ; gain = 18.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1312.336 ; gain = 18.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1312.336 ; gain = 18.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1312.336 ; gain = 18.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|intellight_v2_MII_0_0 | inst/D_reg_reg[3][63] | 4      | 64    | NO           | NO                 | YES               | 64     | 0       | 
|intellight_v2_MII_0_0 | inst/wr_addr_reg[13]  | 5      | 12    | NO           | NO                 | YES               | 12     | 0       | 
+----------------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     1|
|2     |LUT2   |     8|
|3     |LUT4   |    64|
|4     |LUT6   |    64|
|5     |SRL16E |    76|
|6     |FDRE   |   108|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1312.336 ; gain = 18.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1312.336 ; gain = 11.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1312.336 ; gain = 18.328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1324.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1337.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3d1ef5d7
INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1337.688 ; gain = 43.680
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_MII_0_0_synth_1/intellight_v2_MII_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP intellight_v2_MII_0_0, cache-ID = 8bda205ccaf2a72f
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_MII_0_0_synth_1/intellight_v2_MII_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file intellight_v2_MII_0_0_utilization_synth.rpt -pb intellight_v2_MII_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 29 17:17:34 2022...
