.. image:: images/icon-with-name.svg
   :align: left

Scaleda æ–‡æ¡£
===================================

Scaleda æ˜¯ IntelliJ å¹³å°ä¸Šçš„ ASIC & FPGA å¼€å‘æ‰©å±•ï¼Œæä¾›å¤šç§ HDL è¯­è¨€æ”¯æŒã€é¡¹ç›®ç®¡ç†ã€å¤šç§å·¥å…·é“¾ç»„åˆè°ƒç”¨ç­‰åŠŸèƒ½ã€‚

.. image:: images/main-screenshot.png
   :alt: ä½¿ç”¨ Scaleda è¿›è¡Œ Verilog å¼€å‘

ä¸»è¦åŠŸèƒ½ä»‹ç»è¯·æŸ¥çœ‹æ–‡æ¡£ :doc:`introduction`ã€‚

å¼€å§‹ä½¿ç”¨è¯·æŸ¥çœ‹ â†’ ğŸ’« :doc:`manual/quick-start` ğŸ’« â†

.. toctree::
   :maxdepth: 1
   :caption: æ–‡æ¡£

   introduction
   installation
   manual/index
   build
   about

API
==================

.. toctree::
   :caption: API æ–‡æ¡£

   api
