#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Sep 23 12:10:09 2024
# Process ID: 11865
# Current directory: /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.runs/impl_1
# Command line: vivado -log u96v2_myarbpuf_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source u96v2_myarbpuf_wrapper.tcl -notrace
# Log file: /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.runs/impl_1/u96v2_myarbpuf_wrapper.vdi
# Journal file: /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source u96v2_myarbpuf_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/hdl/ip/PWM_w_Int'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/puftester/PhD/repo/Hw-designs/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/puftester/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top u96v2_myarbpuf_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_My_First_Arb_Puf_0_0/u96v2_myarbpuf_My_First_Arb_Puf_0_0.dcp' for cell 'u96v2_myarbpuf_i/My_First_Arb_Puf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_PWM_w_Int_0_0/u96v2_myarbpuf_PWM_w_Int_0_0.dcp' for cell 'u96v2_myarbpuf_i/PWM_w_Int_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_PWM_w_Int_1_0/u96v2_myarbpuf_PWM_w_Int_1_0.dcp' for cell 'u96v2_myarbpuf_i/PWM_w_Int_1'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_bram_ctrl_0_0/u96v2_myarbpuf_axi_bram_ctrl_0_0.dcp' for cell 'u96v2_myarbpuf_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_bram_ctrl_0_bram_0/u96v2_myarbpuf_axi_bram_ctrl_0_bram_0.dcp' for cell 'u96v2_myarbpuf_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_gpio_0_0/u96v2_myarbpuf_axi_gpio_0_0.dcp' for cell 'u96v2_myarbpuf_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_gpio_1_0/u96v2_myarbpuf_axi_gpio_1_0.dcp' for cell 'u96v2_myarbpuf_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_gpio_2_0/u96v2_myarbpuf_axi_gpio_2_0.dcp' for cell 'u96v2_myarbpuf_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_uart16550_0_0/u96v2_myarbpuf_axi_uart16550_0_0.dcp' for cell 'u96v2_myarbpuf_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_uart16550_1_0/u96v2_myarbpuf_axi_uart16550_1_0.dcp' for cell 'u96v2_myarbpuf_i/axi_uart16550_1'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_clk_wiz_0_0/u96v2_myarbpuf_clk_wiz_0_0.dcp' for cell 'u96v2_myarbpuf_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_0_0/u96v2_myarbpuf_proc_sys_reset_0_0.dcp' for cell 'u96v2_myarbpuf_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_1_0/u96v2_myarbpuf_proc_sys_reset_1_0.dcp' for cell 'u96v2_myarbpuf_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_2_0/u96v2_myarbpuf_proc_sys_reset_2_0.dcp' for cell 'u96v2_myarbpuf_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_3_0/u96v2_myarbpuf_proc_sys_reset_3_0.dcp' for cell 'u96v2_myarbpuf_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_4_0/u96v2_myarbpuf_proc_sys_reset_4_0.dcp' for cell 'u96v2_myarbpuf_i/proc_sys_reset_4'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_5_0/u96v2_myarbpuf_proc_sys_reset_5_0.dcp' for cell 'u96v2_myarbpuf_i/proc_sys_reset_5'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_6_0/u96v2_myarbpuf_proc_sys_reset_6_0.dcp' for cell 'u96v2_myarbpuf_i/proc_sys_reset_6'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_rst_ps8_0_100M_0/u96v2_myarbpuf_rst_ps8_0_100M_0.dcp' for cell 'u96v2_myarbpuf_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_zynq_ultra_ps_e_0_0/u96v2_myarbpuf_zynq_ultra_ps_e_0_0.dcp' for cell 'u96v2_myarbpuf_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_xbar_0/u96v2_myarbpuf_xbar_0.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_0/u96v2_myarbpuf_auto_ds_0.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_pc_0/u96v2_myarbpuf_auto_pc_0.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_1/u96v2_myarbpuf_auto_ds_1.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_pc_1/u96v2_myarbpuf_auto_pc_1.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_2/u96v2_myarbpuf_auto_ds_2.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_pc_2/u96v2_myarbpuf_auto_pc_2.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_3/u96v2_myarbpuf_auto_ds_3.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_pc_3/u96v2_myarbpuf_auto_pc_3.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_4/u96v2_myarbpuf_auto_ds_4.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m05_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_pc_4/u96v2_myarbpuf_auto_pc_4.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_5/u96v2_myarbpuf_auto_ds_5.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m06_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_pc_5/u96v2_myarbpuf_auto_pc_5.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_6/u96v2_myarbpuf_auto_ds_6.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m07_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_pc_6/u96v2_myarbpuf_auto_pc_6.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_7/u96v2_myarbpuf_auto_ds_7.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m08_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_pc_7/u96v2_myarbpuf_auto_pc_7.dcp' for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m08_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2604.328 ; gain = 0.000 ; free physical = 345 ; free virtual = 14975
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u96v2_myarbpuf_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u96v2_myarbpuf_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_clk_wiz_0_0/u96v2_myarbpuf_clk_wiz_0_0.xdc] for cell 'u96v2_myarbpuf_i/clk_wiz_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3083.238 ; gain = 22.875 ; free physical = 160 ; free virtual = 14576
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_clk_wiz_0_0/u96v2_myarbpuf_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_clk_wiz_0_0/u96v2_myarbpuf_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.285 ; gain = 336.047 ; free physical = 155 ; free virtual = 14323
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_clk_wiz_0_0/u96v2_myarbpuf_clk_wiz_0_0.xdc] for cell 'u96v2_myarbpuf_i/clk_wiz_0/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_6_0/u96v2_myarbpuf_proc_sys_reset_6_0.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_6_0/u96v2_myarbpuf_proc_sys_reset_6_0.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_6/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_6_0/u96v2_myarbpuf_proc_sys_reset_6_0_board.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_6_0/u96v2_myarbpuf_proc_sys_reset_6_0_board.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_6/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_5_0/u96v2_myarbpuf_proc_sys_reset_5_0.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_5_0/u96v2_myarbpuf_proc_sys_reset_5_0.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_5/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_5_0/u96v2_myarbpuf_proc_sys_reset_5_0_board.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_5_0/u96v2_myarbpuf_proc_sys_reset_5_0_board.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_5/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_4_0/u96v2_myarbpuf_proc_sys_reset_4_0.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_4_0/u96v2_myarbpuf_proc_sys_reset_4_0.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_4/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_4_0/u96v2_myarbpuf_proc_sys_reset_4_0_board.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_4_0/u96v2_myarbpuf_proc_sys_reset_4_0_board.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_4/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_3_0/u96v2_myarbpuf_proc_sys_reset_3_0.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_3_0/u96v2_myarbpuf_proc_sys_reset_3_0.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_3_0/u96v2_myarbpuf_proc_sys_reset_3_0_board.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_3_0/u96v2_myarbpuf_proc_sys_reset_3_0_board.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_2_0/u96v2_myarbpuf_proc_sys_reset_2_0.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_2_0/u96v2_myarbpuf_proc_sys_reset_2_0.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_2_0/u96v2_myarbpuf_proc_sys_reset_2_0_board.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_2_0/u96v2_myarbpuf_proc_sys_reset_2_0_board.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_1_0/u96v2_myarbpuf_proc_sys_reset_1_0.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_1_0/u96v2_myarbpuf_proc_sys_reset_1_0.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_1_0/u96v2_myarbpuf_proc_sys_reset_1_0_board.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_1_0/u96v2_myarbpuf_proc_sys_reset_1_0_board.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_0_0/u96v2_myarbpuf_proc_sys_reset_0_0.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_0_0/u96v2_myarbpuf_proc_sys_reset_0_0.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_0_0/u96v2_myarbpuf_proc_sys_reset_0_0_board.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_proc_sys_reset_0_0/u96v2_myarbpuf_proc_sys_reset_0_0_board.xdc] for cell 'u96v2_myarbpuf_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_zynq_ultra_ps_e_0_0/u96v2_myarbpuf_zynq_ultra_ps_e_0_0.xdc] for cell 'u96v2_myarbpuf_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_zynq_ultra_ps_e_0_0/u96v2_myarbpuf_zynq_ultra_ps_e_0_0.xdc] for cell 'u96v2_myarbpuf_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_clk_wiz_0_0/u96v2_myarbpuf_clk_wiz_0_0_board.xdc] for cell 'u96v2_myarbpuf_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_clk_wiz_0_0/u96v2_myarbpuf_clk_wiz_0_0_board.xdc] for cell 'u96v2_myarbpuf_i/clk_wiz_0/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_gpio_2_0/u96v2_myarbpuf_axi_gpio_2_0.xdc] for cell 'u96v2_myarbpuf_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_gpio_2_0/u96v2_myarbpuf_axi_gpio_2_0.xdc] for cell 'u96v2_myarbpuf_i/axi_gpio_2/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_gpio_2_0/u96v2_myarbpuf_axi_gpio_2_0_board.xdc] for cell 'u96v2_myarbpuf_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_gpio_2_0/u96v2_myarbpuf_axi_gpio_2_0_board.xdc] for cell 'u96v2_myarbpuf_i/axi_gpio_2/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_gpio_1_0/u96v2_myarbpuf_axi_gpio_1_0.xdc] for cell 'u96v2_myarbpuf_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_gpio_1_0/u96v2_myarbpuf_axi_gpio_1_0.xdc] for cell 'u96v2_myarbpuf_i/axi_gpio_1/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_gpio_1_0/u96v2_myarbpuf_axi_gpio_1_0_board.xdc] for cell 'u96v2_myarbpuf_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_gpio_1_0/u96v2_myarbpuf_axi_gpio_1_0_board.xdc] for cell 'u96v2_myarbpuf_i/axi_gpio_1/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_gpio_0_0/u96v2_myarbpuf_axi_gpio_0_0.xdc] for cell 'u96v2_myarbpuf_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_gpio_0_0/u96v2_myarbpuf_axi_gpio_0_0.xdc] for cell 'u96v2_myarbpuf_i/axi_gpio_0/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_gpio_0_0/u96v2_myarbpuf_axi_gpio_0_0_board.xdc] for cell 'u96v2_myarbpuf_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_gpio_0_0/u96v2_myarbpuf_axi_gpio_0_0_board.xdc] for cell 'u96v2_myarbpuf_i/axi_gpio_0/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_uart16550_1_0/u96v2_myarbpuf_axi_uart16550_1_0.xdc] for cell 'u96v2_myarbpuf_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_uart16550_1_0/u96v2_myarbpuf_axi_uart16550_1_0.xdc] for cell 'u96v2_myarbpuf_i/axi_uart16550_1/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_uart16550_1_0/u96v2_myarbpuf_axi_uart16550_1_0_board.xdc] for cell 'u96v2_myarbpuf_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_uart16550_1_0/u96v2_myarbpuf_axi_uart16550_1_0_board.xdc] for cell 'u96v2_myarbpuf_i/axi_uart16550_1/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_uart16550_0_0/u96v2_myarbpuf_axi_uart16550_0_0.xdc] for cell 'u96v2_myarbpuf_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_uart16550_0_0/u96v2_myarbpuf_axi_uart16550_0_0.xdc] for cell 'u96v2_myarbpuf_i/axi_uart16550_0/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_uart16550_0_0/u96v2_myarbpuf_axi_uart16550_0_0_board.xdc] for cell 'u96v2_myarbpuf_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_axi_uart16550_0_0/u96v2_myarbpuf_axi_uart16550_0_0_board.xdc] for cell 'u96v2_myarbpuf_i/axi_uart16550_0/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_rst_ps8_0_100M_0/u96v2_myarbpuf_rst_ps8_0_100M_0.xdc] for cell 'u96v2_myarbpuf_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_rst_ps8_0_100M_0/u96v2_myarbpuf_rst_ps8_0_100M_0.xdc] for cell 'u96v2_myarbpuf_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_rst_ps8_0_100M_0/u96v2_myarbpuf_rst_ps8_0_100M_0_board.xdc] for cell 'u96v2_myarbpuf_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_rst_ps8_0_100M_0/u96v2_myarbpuf_rst_ps8_0_100M_0_board.xdc] for cell 'u96v2_myarbpuf_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.srcs/constrs_1/imports/u96_v2_myarbpuf.srcs/constraints.xdc]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.srcs/constrs_1/imports/u96_v2_myarbpuf.srcs/constraints.xdc:2]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.srcs/constrs_1/imports/u96_v2_myarbpuf.srcs/constraints.xdc:3]
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.srcs/constrs_1/imports/u96_v2_myarbpuf.srcs/constraints.xdc]
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_0/u96v2_myarbpuf_auto_ds_0_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_0/u96v2_myarbpuf_auto_ds_0_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_1/u96v2_myarbpuf_auto_ds_1_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_1/u96v2_myarbpuf_auto_ds_1_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_2/u96v2_myarbpuf_auto_ds_2_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_2/u96v2_myarbpuf_auto_ds_2_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_3/u96v2_myarbpuf_auto_ds_3_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_3/u96v2_myarbpuf_auto_ds_3_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_4/u96v2_myarbpuf_auto_ds_4_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_4/u96v2_myarbpuf_auto_ds_4_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_5/u96v2_myarbpuf_auto_ds_5_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_5/u96v2_myarbpuf_auto_ds_5_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_6/u96v2_myarbpuf_auto_ds_6_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_6/u96v2_myarbpuf_auto_ds_6_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst'
Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_7/u96v2_myarbpuf_auto_ds_7_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.gen/sources_1/bd/u96v2_myarbpuf/ip/u96v2_myarbpuf_auto_ds_7/u96v2_myarbpuf_auto_ds_7_clocks.xdc] for cell 'u96v2_myarbpuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_myarbpuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_myarbpuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_myarbpuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96v2_myarbpuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3435.324 ; gain = 0.000 ; free physical = 218 ; free virtual = 14352
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 56 instances

55 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:30 . Memory (MB): peak = 3435.324 ; gain = 1111.340 ; free physical = 218 ; free virtual = 14351
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3451.301 ; gain = 15.977 ; free physical = 180 ; free virtual = 14326

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 164c521e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3457.301 ; gain = 6.000 ; free physical = 153 ; free virtual = 14299

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 51 inverter(s) to 4463 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19f52bcc3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3624.113 ; gain = 0.000 ; free physical = 164 ; free virtual = 14175
INFO: [Opt 31-389] Phase Retarget created 321 cells and removed 718 cells
INFO: [Opt 31-1021] In phase Retarget, 212 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fc1ea92b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3624.113 ; gain = 0.000 ; free physical = 166 ; free virtual = 14177
INFO: [Opt 31-389] Phase Constant propagation created 305 cells and removed 2755 cells
INFO: [Opt 31-1021] In phase Constant propagation, 208 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18e303b17

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3624.113 ; gain = 0.000 ; free physical = 163 ; free virtual = 14174
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5635 cells
INFO: [Opt 31-1021] In phase Sweep, 1041 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 18e303b17

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3624.113 ; gain = 0.000 ; free physical = 164 ; free virtual = 14175
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18e303b17

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3624.113 ; gain = 0.000 ; free physical = 164 ; free virtual = 14175
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18e303b17

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3624.113 ; gain = 0.000 ; free physical = 164 ; free virtual = 14175
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 280 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             321  |             718  |                                            212  |
|  Constant propagation         |             305  |            2755  |                                            208  |
|  Sweep                        |               0  |            5635  |                                           1041  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            280  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3624.113 ; gain = 0.000 ; free physical = 164 ; free virtual = 14175
Ending Logic Optimization Task | Checksum: ccc2e621

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3624.113 ; gain = 0.000 ; free physical = 164 ; free virtual = 14175

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 177492173

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3802.883 ; gain = 0.000 ; free physical = 248 ; free virtual = 14135
Ending Power Optimization Task | Checksum: 177492173

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3802.883 ; gain = 178.770 ; free physical = 279 ; free virtual = 14167

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1608dcf6d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3802.883 ; gain = 0.000 ; free physical = 285 ; free virtual = 14172
Ending Final Cleanup Task | Checksum: 1608dcf6d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3802.883 ; gain = 0.000 ; free physical = 284 ; free virtual = 14172

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3802.883 ; gain = 0.000 ; free physical = 284 ; free virtual = 14172
Ending Netlist Obfuscation Task | Checksum: 1608dcf6d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3802.883 ; gain = 0.000 ; free physical = 284 ; free virtual = 14172
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 3802.883 ; gain = 367.559 ; free physical = 284 ; free virtual = 14172
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3802.883 ; gain = 0.000 ; free physical = 246 ; free virtual = 14144
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.runs/impl_1/u96v2_myarbpuf_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3802.883 ; gain = 0.000 ; free physical = 217 ; free virtual = 14148
INFO: [runtcl-4] Executing : report_drc -file u96v2_myarbpuf_wrapper_drc_opted.rpt -pb u96v2_myarbpuf_wrapper_drc_opted.pb -rpx u96v2_myarbpuf_wrapper_drc_opted.rpx
Command: report_drc -file u96v2_myarbpuf_wrapper_drc_opted.rpt -pb u96v2_myarbpuf_wrapper_drc_opted.pb -rpx u96v2_myarbpuf_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.runs/impl_1/u96v2_myarbpuf_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 4484.066 ; gain = 681.184 ; free physical = 243 ; free virtual = 13683
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
WARNING: [Vivado_Tcl 4-1400] -ultrathreads option currently only supported on multi-SLR devices. Continuing placement in regular mode.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 213 ; free virtual = 13682
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d44ae707

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 213 ; free virtual = 13682
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 213 ; free virtual = 13683

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[4].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[4].RESP_INST/ARBITER/Q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[2].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[2].RESP_INST/ARBITER/Q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[6].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[6].RESP_INST/ARBITER/Q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[0].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[0].RESP_INST/ARBITER/Q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[1].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[1].RESP_INST/ARBITER/Q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[3].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[3].RESP_INST/ARBITER/Q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[7].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[7].RESP_INST/ARBITER/Q_reg {FDRE}
WARNING: [Place 30-568] A LUT 'u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[5].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[5].RESP_INST/ARBITER/Q_reg {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1aa619393

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 213 ; free virtual = 13713

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24d607f06

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 183 ; free virtual = 13668

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24d607f06

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 174 ; free virtual = 13671
Phase 1 Placer Initialization | Checksum: 24d607f06

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 159 ; free virtual = 13668

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2238a8995

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 127 ; free virtual = 13642

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1da757353

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 115 ; free virtual = 13643

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1da757353

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 155 ; free virtual = 13605

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2620863f9

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 154 ; free virtual = 13604

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2620863f9

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 154 ; free virtual = 13604
Phase 2.1.1 Partition Driven Placement | Checksum: 2620863f9

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 160 ; free virtual = 13610
Phase 2.1 Floorplanning | Checksum: 279e190f9

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 160 ; free virtual = 13610

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 279e190f9

Time (s): cpu = 00:00:44 ; elapsed = 00:00:24 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 160 ; free virtual = 13610

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 770 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 315 nets or cells. Created 0 new cell, deleted 315 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 3 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 46 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 46 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 152 ; free virtual = 13582
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 151 ; free virtual = 13581

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            315  |                   315  |           0  |           1  |  00:00:01  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            315  |                   318  |           0  |           4  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 15a11ad59

Time (s): cpu = 00:01:29 ; elapsed = 00:00:53 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 150 ; free virtual = 13581
Phase 2.3 Global Placement Core | Checksum: b150771a

Time (s): cpu = 00:01:37 ; elapsed = 00:00:58 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 117 ; free virtual = 13581
Phase 2 Global Placement | Checksum: b150771a

Time (s): cpu = 00:01:37 ; elapsed = 00:00:58 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 130 ; free virtual = 13587

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 140f02c67

Time (s): cpu = 00:01:41 ; elapsed = 00:01:00 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 218 ; free virtual = 13567

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 5ada9e2c

Time (s): cpu = 00:01:47 ; elapsed = 00:01:04 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 207 ; free virtual = 13568

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 13ad011e4

Time (s): cpu = 00:01:50 ; elapsed = 00:01:07 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 148 ; free virtual = 13565

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: ea479f0d

Time (s): cpu = 00:01:51 ; elapsed = 00:01:07 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 143 ; free virtual = 13561

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 651cafbc

Time (s): cpu = 00:01:55 ; elapsed = 00:01:11 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 127 ; free virtual = 13556
Phase 3.3 Small Shape DP | Checksum: 19985db22

Time (s): cpu = 00:02:09 ; elapsed = 00:01:15 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 153 ; free virtual = 13563

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 15ffb6a22

Time (s): cpu = 00:02:10 ; elapsed = 00:01:17 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 157 ; free virtual = 13569

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 11edd6511

Time (s): cpu = 00:02:10 ; elapsed = 00:01:17 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 157 ; free virtual = 13569
Phase 3 Detail Placement | Checksum: 11edd6511

Time (s): cpu = 00:02:10 ; elapsed = 00:01:17 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 157 ; free virtual = 13569

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14cc1855f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.985 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 12cd0cfba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 127 ; free virtual = 13565
INFO: [Place 46-35] Processed net u96v2_myarbpuf_i/rst_ps8_0_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 2710 loads.
INFO: [Place 46-45] Replicated bufg driver u96v2_myarbpuf_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 197460599

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 119 ; free virtual = 13563
Phase 4.1.1.1 BUFG Insertion | Checksum: 120d8eec4

Time (s): cpu = 00:02:32 ; elapsed = 00:01:26 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 119 ; free virtual = 13563
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.985. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:32 ; elapsed = 00:01:26 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 119 ; free virtual = 13563
Phase 4.1 Post Commit Optimization | Checksum: 18ff93dca

Time (s): cpu = 00:02:32 ; elapsed = 00:01:27 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 125 ; free virtual = 13569
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 165 ; free virtual = 13594

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20202287b

Time (s): cpu = 00:02:34 ; elapsed = 00:01:29 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 184 ; free virtual = 13609

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20202287b

Time (s): cpu = 00:02:34 ; elapsed = 00:01:29 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 185 ; free virtual = 13610
Phase 4.3 Placer Reporting | Checksum: 20202287b

Time (s): cpu = 00:02:34 ; elapsed = 00:01:29 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 186 ; free virtual = 13611

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 186 ; free virtual = 13611

Time (s): cpu = 00:02:34 ; elapsed = 00:01:29 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 186 ; free virtual = 13611
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27586f04e

Time (s): cpu = 00:02:34 ; elapsed = 00:01:29 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 186 ; free virtual = 13611
Ending Placer Task | Checksum: 1f20bcd38

Time (s): cpu = 00:02:34 ; elapsed = 00:01:29 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 186 ; free virtual = 13611
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 11 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:42 ; elapsed = 00:01:33 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 232 ; free virtual = 13662
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 212 ; free virtual = 13699
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.runs/impl_1/u96v2_myarbpuf_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 224 ; free virtual = 13718
INFO: [runtcl-4] Executing : report_io -file u96v2_myarbpuf_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 189 ; free virtual = 13701
INFO: [runtcl-4] Executing : report_utilization -file u96v2_myarbpuf_wrapper_utilization_placed.rpt -pb u96v2_myarbpuf_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file u96v2_myarbpuf_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 195 ; free virtual = 13709
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 11 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 137 ; free virtual = 13670
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 136 ; free virtual = 13653
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.runs/impl_1/u96v2_myarbpuf_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 174 ; free virtual = 13668
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 955b5bd1 ConstDB: 0 ShapeSum: eaa786b6 RouteDB: 7208eab1

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.60 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 115 ; free virtual = 13572
Phase 1 Build RT Design | Checksum: b0e01d37

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 126 ; free virtual = 13639
Post Restoration Checksum: NetGraph: a9bb21fe NumContArr: da3c9dd8 Constraints: af5bba51 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 233537a27

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 138 ; free virtual = 13640

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 233537a27

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 138 ; free virtual = 13640

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 109f9f12f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 164 ; free virtual = 13646

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2a743d96d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 155 ; free virtual = 13641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.055  | TNS=0.000  | WHS=-0.079 | THS=-26.755|

Phase 2 Router Initialization | Checksum: 1ef519cf1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 157 ; free virtual = 13638

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22121
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15729
  Number of Partially Routed Nets     = 6392
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ef519cf1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 193 ; free virtual = 13653
Phase 3 Initial Routing | Checksum: 21d894985

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 164 ; free virtual = 13645

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4333
 Number of Nodes with overlaps = 363
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.407  | TNS=0.000  | WHS=-0.018 | THS=-0.065 |

Phase 4.1 Global Iteration 0 | Checksum: 2eeb56e69

Time (s): cpu = 00:02:01 ; elapsed = 00:00:52 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 144 ; free virtual = 13694

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 22983f6b7

Time (s): cpu = 00:02:01 ; elapsed = 00:00:52 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 145 ; free virtual = 13695
Phase 4 Rip-up And Reroute | Checksum: 22983f6b7

Time (s): cpu = 00:02:01 ; elapsed = 00:00:52 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 145 ; free virtual = 13695

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 269045f26

Time (s): cpu = 00:02:10 ; elapsed = 00:00:56 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 143 ; free virtual = 13693
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.407  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 269045f26

Time (s): cpu = 00:02:10 ; elapsed = 00:00:56 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 143 ; free virtual = 13693

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 269045f26

Time (s): cpu = 00:02:10 ; elapsed = 00:00:56 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 143 ; free virtual = 13693
Phase 5 Delay and Skew Optimization | Checksum: 269045f26

Time (s): cpu = 00:02:10 ; elapsed = 00:00:56 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 143 ; free virtual = 13693

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2dcf6489c

Time (s): cpu = 00:02:17 ; elapsed = 00:00:59 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 127 ; free virtual = 13690
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.407  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 3029d6649

Time (s): cpu = 00:02:17 ; elapsed = 00:00:59 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 127 ; free virtual = 13690
Phase 6 Post Hold Fix | Checksum: 3029d6649

Time (s): cpu = 00:02:17 ; elapsed = 00:01:00 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 127 ; free virtual = 13690

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.30336 %
  Global Horizontal Routing Utilization  = 3.91089 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2e1c85c29

Time (s): cpu = 00:02:18 ; elapsed = 00:01:00 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 127 ; free virtual = 13691

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2e1c85c29

Time (s): cpu = 00:02:18 ; elapsed = 00:01:00 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 130 ; free virtual = 13686

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2e1c85c29

Time (s): cpu = 00:02:21 ; elapsed = 00:01:02 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 127 ; free virtual = 13687

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 2e1c85c29

Time (s): cpu = 00:02:21 ; elapsed = 00:01:02 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 128 ; free virtual = 13687

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=4.407  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 11 Post Router Timing | Checksum: 2f56be07e

Time (s): cpu = 00:02:40 ; elapsed = 00:01:09 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 124 ; free virtual = 13680
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 72-16] Aggressive Explore Summary
+------+-------+-------+-------+-------+--------+--------------+-------------------+
| Pass |  WNS  |  TNS  |  WHS  |  THS  | Status | Elapsed Time | Solution Selected |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  1   | 4.407 | 0.000 | 0.011 | 0.000 |  Pass  |   00:00:52   |         x         |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  2   |   -   |   -   |   -   |   -   |  Fail  |   00:00:00   |                   |
+------+-------+-------+-------+-------+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:40 ; elapsed = 00:01:09 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 244 ; free virtual = 13801

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 11 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:52 ; elapsed = 00:01:13 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 243 ; free virtual = 13802
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 177 ; free virtual = 13783
INFO: [Common 17-1381] The checkpoint '/home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.runs/impl_1/u96v2_myarbpuf_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 240 ; free virtual = 13811
INFO: [runtcl-4] Executing : report_drc -file u96v2_myarbpuf_wrapper_drc_routed.rpt -pb u96v2_myarbpuf_wrapper_drc_routed.pb -rpx u96v2_myarbpuf_wrapper_drc_routed.rpx
Command: report_drc -file u96v2_myarbpuf_wrapper_drc_routed.rpt -pb u96v2_myarbpuf_wrapper_drc_routed.pb -rpx u96v2_myarbpuf_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.runs/impl_1/u96v2_myarbpuf_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file u96v2_myarbpuf_wrapper_methodology_drc_routed.rpt -pb u96v2_myarbpuf_wrapper_methodology_drc_routed.pb -rpx u96v2_myarbpuf_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file u96v2_myarbpuf_wrapper_methodology_drc_routed.rpt -pb u96v2_myarbpuf_wrapper_methodology_drc_routed.pb -rpx u96v2_myarbpuf_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/puftester/PhD/repo/Hw-designs/Platforms/Ultra96v2/u96_v2_myarbpuf/u96_v2_myarbpuf.runs/impl_1/u96v2_myarbpuf_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 198 ; free virtual = 13805
INFO: [runtcl-4] Executing : report_power -file u96v2_myarbpuf_wrapper_power_routed.rpt -pb u96v2_myarbpuf_wrapper_power_summary_routed.pb -rpx u96v2_myarbpuf_wrapper_power_routed.rpx
Command: report_power -file u96v2_myarbpuf_wrapper_power_routed.rpt -pb u96v2_myarbpuf_wrapper_power_summary_routed.pb -rpx u96v2_myarbpuf_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
163 Infos, 11 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 137 ; free virtual = 13754
INFO: [runtcl-4] Executing : report_route_status -file u96v2_myarbpuf_wrapper_route_status.rpt -pb u96v2_myarbpuf_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file u96v2_myarbpuf_wrapper_timing_summary_routed.rpt -pb u96v2_myarbpuf_wrapper_timing_summary_routed.pb -rpx u96v2_myarbpuf_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file u96v2_myarbpuf_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file u96v2_myarbpuf_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file u96v2_myarbpuf_wrapper_bus_skew_routed.rpt -pb u96v2_myarbpuf_wrapper_bus_skew_routed.pb -rpx u96v2_myarbpuf_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force u96v2_myarbpuf_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[0].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out is a gated clock net sourced by a combinational pin u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[0].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP/O, cell u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[0].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[1].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out is a gated clock net sourced by a combinational pin u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[1].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP/O, cell u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[1].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[2].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out is a gated clock net sourced by a combinational pin u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[2].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP/O, cell u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[2].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[3].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out is a gated clock net sourced by a combinational pin u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[3].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP/O, cell u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[3].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[4].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out is a gated clock net sourced by a combinational pin u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[4].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP/O, cell u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[4].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[5].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out is a gated clock net sourced by a combinational pin u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[5].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP/O, cell u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[5].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[6].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out is a gated clock net sourced by a combinational pin u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[6].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP/O, cell u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[6].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[7].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out is a gated clock net sourced by a combinational pin u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[7].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP/O, cell u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[7].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[0].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[0].RESP_INST/ARBITER/Q_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[1].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[1].RESP_INST/ARBITER/Q_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[2].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[2].RESP_INST/ARBITER/Q_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[3].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[3].RESP_INST/ARBITER/Q_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[4].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[4].RESP_INST/ARBITER/Q_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[5].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[5].RESP_INST/ARBITER/Q_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[6].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[6].RESP_INST/ARBITER/Q_reg
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[7].RESP_INST/SW_BLK[1].SW_BLK_INST/MUX2_1_UP is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
u96v2_myarbpuf_i/My_First_Arb_Puf_0/U0/My_First_Arb_Puf_v1_0_PUF_AXI_inst/MY_ARB_PUF/ARBITER_PUF/RESP[7].RESP_INST/ARBITER/Q_reg
WARNING: [DRC RTSTAT-10] No routable loads: 264 net(s) have no routable loads. The problem bus(es) and/or net(s) are u96v2_myarbpuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_myarbpuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_myarbpuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_myarbpuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_myarbpuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_myarbpuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_myarbpuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_myarbpuf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_myarbpuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_myarbpuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_myarbpuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_myarbpuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_myarbpuf_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_myarbpuf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96v2_myarbpuf_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 168 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./u96v2_myarbpuf_wrapper.bit...
Writing bitstream ./u96v2_myarbpuf_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 4484.066 ; gain = 0.000 ; free physical = 248 ; free virtual = 13720
INFO: [Common 17-206] Exiting Vivado at Mon Sep 23 12:17:29 2024...
