I 000048 55 800           1622223986886 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622223986887 2021.05.28 20:46:26)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5a0f09580e0d5d4d5f5c1e010e5c095d5e5c0e5d5f)
	(_ent
		(_time 1622223986879)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000048 55 800           1622224012014 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622224012015 2021.05.28 20:46:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7f7b227f2c2878687a793b242b792c787b792b787a)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622224012029 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622224012030 2021.05.28 20:46:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8f8a8580ddd8da998c8f9ad0df8ad989db888a89dc)
	(_ent
		(_time 1622224012021)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000048 55 800           1622224032921 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622224032922 2021.05.28 20:47:12)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2a2b2c2f7e7d2d3d2f2c6e717e2c792d2e2c7e2d2f)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622224032927 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622224032928 2021.05.28 20:47:12)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3939683d346e6c2f3a392c66693c6f3f6d3e3c3f6a)
	(_ent
		(_time 1622224012020)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2821          1622224032950 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622224032951 2021.05.28 20:47:12)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 49491f4b451f1e5e4e1c5e131d4f1c4f4c4e4b4f48)
	(_ent
		(_time 1622224032943)
	)
	(_comp
		(stage1_mult
			(_object
				(_gen(_int M -2 0 130(_ent((i 7)))))
				(_gen(_int N -2 0 130(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 132(_array -1((_dto c 4 i 0)))))
				(_port(_int x 6 0 132(_ent (_in(_string \"0000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~13 0 133(_array -1((_dto c 5 i 0)))))
				(_port(_int y 7 0 133(_ent (_in(_string \"0000000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~13 0 134(_array -1((_dto c 6 i 0)))))
				(_port(_int result 8 0 134(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 149(_comp stage1_mult)
		(_gen
			((M)((i 7)))
			((N)((i 4)))
		)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_gen
				((M)((i 7)))
				((N)((i 4)))
			)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 138(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 3 0 138(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 139(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 4 0 139(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 140(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 5 0 140(_arch(_uni))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__145(_arch 1 0 145(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 159(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(1)(2)))))
			(line__172(_arch 3 0 172(_assignment(_trgt(4))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 7 -1)
)
I 000048 55 800           1622224049793 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622224049794 2021.05.28 20:47:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 15411513154212021013514e411346121113411210)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622224049804 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622224049805 2021.05.28 20:47:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 24717321247371322724317b742172227023212277)
	(_ent
		(_time 1622224012020)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2821          1622224049829 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622224049830 2021.05.28 20:47:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 44111446451213534311531e104211424143464245)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_gen(_int M -2 0 130(_ent((i 7)))))
				(_gen(_int N -2 0 130(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 132(_array -1((_dto c 4 i 0)))))
				(_port(_int x 6 0 132(_ent (_in(_string \"0000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~13 0 133(_array -1((_dto c 5 i 0)))))
				(_port(_int y 7 0 133(_ent (_in(_string \"0000000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~13 0 134(_array -1((_dto c 6 i 0)))))
				(_port(_int result 8 0 134(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 149(_comp stage1_mult)
		(_gen
			((M)((i 7)))
			((N)((i 4)))
		)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_gen
				((M)((i 7)))
				((N)((i 4)))
			)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 138(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 3 0 138(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 139(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 4 0 139(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 140(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 5 0 140(_arch(_uni))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__145(_arch 1 0 145(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 159(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(1)(2)(5)))))
			(line__172(_arch 3 0 172(_assignment(_trgt(4))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 7 -1)
)
I 000049 55 1078          1622224049868 analyser
(_unit VHDL(resultanalyser 0 180(analyser 0 184))
	(_version ve4)
	(_time 1622224049869 2021.05.28 20:47:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 633635636535347467612038366562653665626530)
	(_ent
		(_time 1622224049836)
	)
	(_object
		(_port(_int CLK -1 0 181(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 182(_array -1((_dto i 10 i 0)))))
		(_port(_int Correct 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_port(_int myResult 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__188(_arch 0 0 188(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000048 55 800           1622224090503 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622224090504 2021.05.28 20:48:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 14171312154313031112504f401247131012401311)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622224090690 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622224090691 2021.05.28 20:48:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code cfcd9f9b9d989ad9cccfda909fca99c99bc8cac99c)
	(_ent
		(_time 1622224012020)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2821          1622224090846 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622224090847 2021.05.28 20:48:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7b792b7a2c2d2c6c7c2e6c212f7d2e7d7e7c797d7a)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_gen(_int M -2 0 130(_ent((i 7)))))
				(_gen(_int N -2 0 130(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 132(_array -1((_dto c 4 i 0)))))
				(_port(_int x 6 0 132(_ent (_in(_string \"0000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~13 0 133(_array -1((_dto c 5 i 0)))))
				(_port(_int y 7 0 133(_ent (_in(_string \"0000000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~13 0 134(_array -1((_dto c 6 i 0)))))
				(_port(_int result 8 0 134(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 149(_comp stage1_mult)
		(_gen
			((M)((i 7)))
			((N)((i 4)))
		)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_gen
				((M)((i 7)))
				((N)((i 4)))
			)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 138(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 3 0 138(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 139(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 4 0 139(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 140(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 5 0 140(_arch(_uni))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__145(_arch 1 0 145(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 159(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(1)(2)))))
			(line__172(_arch 3 0 172(_assignment(_trgt(4))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 7 -1)
)
I 000049 55 1078          1622224090924 analyser
(_unit VHDL(resultanalyser 0 180(analyser 0 184))
	(_version ve4)
	(_time 1622224090925 2021.05.28 20:48:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bab8eceeeeecedadbeb8f9e1efbcbbbcefbcbbbce9)
	(_ent
		(_time 1622224049835)
	)
	(_object
		(_port(_int CLK -1 0 181(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 182(_array -1((_dto i 10 i 0)))))
		(_port(_int Correct 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_port(_int myResult 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__188(_arch 0 0 188(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1538          1622224091024 ripple
(_unit VHDL(bist 0 202(ripple 0 206))
	(_version ve4)
	(_time 1622224091025 2021.05.28 20:48:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 27247023297170302222357d7f202420232125212e)
	(_ent
		(_time 1622224090964)
	)
	(_inst G1 0 215(_ent . TestGenerator generator)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(answer))
			((Correct)(correct))
		)
	)
	(_inst G2 0 216(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(answer(d_10_0)))
		)
	)
	(_inst G3 0 217(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((Correct)(correct))
			((myResult)(answer))
		)
	)
	(_object
		(_sig(_int CLK -1 0 207(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 208(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 208(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 209(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 209(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 210(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 2 0 210(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 211(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__214(_arch 0 0 214(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622224091179 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 244))
	(_version ve4)
	(_time 1622224091180 2021.05.28 20:48:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b4b7e2e0e6e3b5a3b3e6a6eeb3b2e7b2e7b2b1b3b6)
	(_ent
		(_time 1622224091081)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 245(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 246(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 247(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 247(_arch(_uni))))
		(_prcs
			(line__250(_arch 0 0 250(_assignment(_trgt(6))(_sens(7)))))
			(line__251(_arch 1 0 251(_assignment(_trgt(3))(_sens(7)))))
			(line__252(_arch 2 0 252(_assignment(_trgt(5))(_sens(7)))))
			(line__253(_arch 3 0 253(_assignment(_trgt(4))(_sens(7)))))
			(line__255(_arch 4 0 255(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__278(_arch 5 0 278(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622224091262 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 310))
	(_version ve4)
	(_time 1622224091263 2021.05.28 20:48:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 11124616144641071516034b151710171517151714)
	(_ent
		(_time 1622224091242)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__312(_arch 0 0 312(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622224091361 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 332))
	(_version ve4)
	(_time 1622224091362 2021.05.28 20:48:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6f6d3b6f3c383c793b3d7d353b6968693a686d696a)
	(_ent
		(_time 1622224091316)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 333(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 333(_arch(_uni))))
		(_prcs
			(line__335(_arch 0 0 335(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__347(_arch 1 0 347(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622224091487 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 367))
	(_version ve4)
	(_time 1622224091488 2021.05.28 20:48:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code eceeb9bebbbbb9faefeaf9b3bfe9baeab8ebe9eabf)
	(_ent
		(_time 1622224091408)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 377(_ent((i 2)))))
				(_port(_int Clk -1 0 378(_ent (_in))))
				(_port(_int Q0 -1 0 379(_ent (_in))))
				(_port(_int Start -1 0 380(_ent (_in))))
				(_port(_int Load -1 0 381(_ent (_out))))
				(_port(_int Shift -1 0 382(_ent (_out))))
				(_port(_int AddA -1 0 383(_ent (_out))))
				(_port(_int Done -1 0 384(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 388(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 389(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 389(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 390(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 390(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 394(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 395(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 395(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 396(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 396(_ent (_out))))
				(_port(_int Clk -1 0 397(_ent (_in))))
				(_port(_int Load -1 0 398(_ent (_in))))
				(_port(_int Shift -1 0 399(_ent (_in))))
				(_port(_int Clear -1 0 400(_ent (_in))))
				(_port(_int SerIn -1 0 401(_ent (_in))))
			)
		)
	)
	(_inst C 0 407(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 409(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 411(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 413(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 415(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 371(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 371(_arch(_uni))))
		(_sig(_int Qout 2 0 371(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 372(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 372(_arch(_uni))))
		(_sig(_int Aout 3 0 372(_arch(_uni))))
		(_sig(_int Load -1 0 373(_arch(_uni))))
		(_sig(_int Shift -1 0 373(_arch(_uni))))
		(_sig(_int AddA -1 0 373(_arch(_uni))))
		(_prcs
			(line__417(_arch 0 0 417(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622224146847 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622224146848 2021.05.28 20:49:06)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3b3e673f6c6c3c2c3e3d7f606f3d683c3f3d6f3c3e)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622224146890 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622224146891 2021.05.28 20:49:06)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5a5e51580f0d0f4c595a4f050a5f0c5c0e5d5f5c09)
	(_ent
		(_time 1622224012020)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2821          1622224146964 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622224146965 2021.05.28 20:49:06)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a9ada5fea5fffebeaefcbef3fdaffcafacaeabafa8)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_gen(_int M -2 0 130(_ent((i 7)))))
				(_gen(_int N -2 0 130(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 132(_array -1((_dto c 4 i 0)))))
				(_port(_int x 6 0 132(_ent (_in(_string \"0000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~13 0 133(_array -1((_dto c 5 i 0)))))
				(_port(_int y 7 0 133(_ent (_in(_string \"0000000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~13 0 134(_array -1((_dto c 6 i 0)))))
				(_port(_int result 8 0 134(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 149(_comp stage1_mult)
		(_gen
			((M)((i 7)))
			((N)((i 4)))
		)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_gen
				((M)((i 7)))
				((N)((i 4)))
			)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 138(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 3 0 138(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 139(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 4 0 139(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 140(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 5 0 140(_arch(_uni))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__145(_arch 1 0 145(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 159(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(1)(2)))))
			(line__172(_arch 3 0 172(_assignment(_trgt(4))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 7 -1)
)
I 000049 55 1078          1622224146983 analyser
(_unit VHDL(resultanalyser 0 180(analyser 0 184))
	(_version ve4)
	(_time 1622224146984 2021.05.28 20:49:06)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b8bcb2ecb5eeefafbcbafbe3edbeb9beedbeb9beeb)
	(_ent
		(_time 1622224049835)
	)
	(_object
		(_port(_int CLK -1 0 181(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 182(_array -1((_dto i 10 i 0)))))
		(_port(_int Correct 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_port(_int myResult 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__188(_arch 0 0 188(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1515          1622224147017 ripple
(_unit VHDL(bist 0 202(ripple 0 206))
	(_version ve4)
	(_time 1622224147018 2021.05.28 20:49:07)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e7e2edb4e9b1b0f0e2e2f5bdbfe0e4e0e3e1e5e1ee)
	(_ent
		(_time 1622224147005)
	)
	(_inst G1 0 215(_ent . TestGenerator generator)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(answer))
			((Correct)(correct))
		)
	)
	(_inst G2 0 216(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(answer(d_10_0)))
		)
	)
	(_inst G3 0 217(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((Correct)(correct))
			((myResult)(answer))
		)
	)
	(_object
		(_sig(_int CLK -1 0 207(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 208(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 208(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 209(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 209(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 210(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 2 0 210(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 211(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__214(_arch 0 0 214(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622224147080 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 244))
	(_version ve4)
	(_time 1622224147081 2021.05.28 20:49:07)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 26232c22767127312174347c212075207520232124)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 245(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 246(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 247(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 247(_arch(_uni))))
		(_prcs
			(line__250(_arch 0 0 250(_assignment(_trgt(6))(_sens(7)))))
			(line__251(_arch 1 0 251(_assignment(_trgt(3))(_sens(7)))))
			(line__252(_arch 2 0 252(_assignment(_trgt(5))(_sens(7)))))
			(line__253(_arch 3 0 253(_assignment(_trgt(4))(_sens(7)))))
			(line__255(_arch 4 0 255(_prcs(_trgt(7))(_sens(0)(1)(2)(7)(8))(_dssslsensitivity 1)(_mon))))
			(line__278(_arch 5 0 278(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622224147123 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 310))
	(_version ve4)
	(_time 1622224147124 2021.05.28 20:49:07)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 45404d47441215534142571f414344434143414340)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__312(_arch 0 0 312(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622224147154 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 332))
	(_version ve4)
	(_time 1622224147155 2021.05.28 20:49:07)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 64606f64653337723036763e306263623163666261)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 333(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 333(_arch(_uni))))
		(_prcs
			(line__335(_arch 0 0 335(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__347(_arch 1 0 347(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622224147210 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 367))
	(_version ve4)
	(_time 1622224147211 2021.05.28 20:49:07)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a3a7a9f5a4f4f6b5a0a5b6fcf0a6f5a5f7a4a6a5f0)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 377(_ent((i 2)))))
				(_port(_int Clk -1 0 378(_ent (_in))))
				(_port(_int Q0 -1 0 379(_ent (_in))))
				(_port(_int Start -1 0 380(_ent (_in))))
				(_port(_int Load -1 0 381(_ent (_out))))
				(_port(_int Shift -1 0 382(_ent (_out))))
				(_port(_int AddA -1 0 383(_ent (_out))))
				(_port(_int Done -1 0 384(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 388(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 389(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 389(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 390(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 390(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 394(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 395(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 395(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 396(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 396(_ent (_out))))
				(_port(_int Clk -1 0 397(_ent (_in))))
				(_port(_int Load -1 0 398(_ent (_in))))
				(_port(_int Shift -1 0 399(_ent (_in))))
				(_port(_int Clear -1 0 400(_ent (_in))))
				(_port(_int SerIn -1 0 401(_ent (_in))))
			)
		)
	)
	(_inst C 0 407(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 409(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 411(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 413(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 415(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 371(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 371(_arch(_uni))))
		(_sig(_int Qout 2 0 371(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 372(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 372(_arch(_uni))))
		(_sig(_int Aout 3 0 372(_arch(_uni))))
		(_sig(_int Load -1 0 373(_arch(_uni))))
		(_sig(_int Shift -1 0 373(_arch(_uni))))
		(_sig(_int AddA -1 0 373(_arch(_uni))))
		(_prcs
			(line__417(_arch 0 0 417(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622224239465 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622224239466 2021.05.28 20:50:39)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code fdaaa8acacaafaeaf8fbb9a6a9fbaefaf9fba9faf8)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622224239528 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622224239529 2021.05.28 20:50:39)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3b6d3a3f6d6c6e2d383b2e646b3e6d3d6f3c3e3d68)
	(_ent
		(_time 1622224239482)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2821          1622224239610 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622224239611 2021.05.28 20:50:39)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 89df8f8785dfde9e8edc9ed3dd8fdc8f8c8e8b8f88)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_gen(_int N -2 0 130(_ent((i 4)))))
				(_gen(_int M -2 0 130(_ent((i 7)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 132(_array -1((_dto c 4 i 0)))))
				(_port(_int x 6 0 132(_ent (_in(_string \"0000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~13 0 133(_array -1((_dto c 5 i 0)))))
				(_port(_int y 7 0 133(_ent (_in(_string \"0000000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~13 0 134(_array -1((_dto c 6 i 0)))))
				(_port(_int result 8 0 134(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 149(_comp stage1_mult)
		(_gen
			((N)((i 4)))
			((M)((i 7)))
		)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_gen
				((N)((i 4)))
				((M)((i 7)))
			)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 138(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 3 0 138(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 139(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 4 0 139(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 140(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 5 0 140(_arch(_uni))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__145(_arch 1 0 145(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 159(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(1)(2)(5)))))
			(line__172(_arch 3 0 172(_assignment(_trgt(4))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 7 -1)
)
I 000049 55 1078          1622224239643 analyser
(_unit VHDL(resultanalyser 0 180(analyser 0 184))
	(_version ve4)
	(_time 1622224239644 2021.05.28 20:50:39)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b8eeb8ecb5eeefafbcbafbe3edbeb9beedbeb9beeb)
	(_ent
		(_time 1622224049835)
	)
	(_object
		(_port(_int CLK -1 0 181(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 182(_array -1((_dto i 10 i 0)))))
		(_port(_int Correct 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_port(_int myResult 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__188(_arch 0 0 188(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1515          1622224239676 ripple
(_unit VHDL(bist 0 202(ripple 0 206))
	(_version ve4)
	(_time 1622224239677 2021.05.28 20:50:39)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d780d785d98180c0d2d2c58d8fd0d4d0d3d1d5d1de)
	(_ent
		(_time 1622224147004)
	)
	(_inst G1 0 215(_ent . TestGenerator generator)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(answer))
			((Correct)(correct))
		)
	)
	(_inst G2 0 216(_ent . stage1_mult stage1_multBHV)
		(_gen
			((N)(_code 1))
			((M)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(answer(d_10_0)))
		)
	)
	(_inst G3 0 217(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((Correct)(correct))
			((myResult)(answer))
		)
	)
	(_object
		(_sig(_int CLK -1 0 207(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 208(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 208(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 209(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 209(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 210(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 2 0 210(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 211(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__214(_arch 0 0 214(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622224239740 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 244))
	(_version ve4)
	(_time 1622224239741 2021.05.28 20:50:39)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 16411611464117011144044c111045104510131114)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 245(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 246(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 247(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 247(_arch(_uni))))
		(_prcs
			(line__250(_arch 0 0 250(_assignment(_trgt(6))(_sens(7)))))
			(line__251(_arch 1 0 251(_assignment(_trgt(3))(_sens(7)))))
			(line__252(_arch 2 0 252(_assignment(_trgt(5))(_sens(7)))))
			(line__253(_arch 3 0 253(_assignment(_trgt(4))(_sens(7)))))
			(line__255(_arch 4 0 255(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__278(_arch 5 0 278(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622224239791 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 310))
	(_version ve4)
	(_time 1622224239792 2021.05.28 20:50:39)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 45124747441215534142571f414344434143414340)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__312(_arch 0 0 312(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622224239818 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 332))
	(_version ve4)
	(_time 1622224239819 2021.05.28 20:50:39)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 64326564653337723036763e306263623163666261)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 333(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 333(_arch(_uni))))
		(_prcs
			(line__335(_arch 0 0 335(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__347(_arch 1 0 347(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622224239868 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 367))
	(_version ve4)
	(_time 1622224239869 2021.05.28 20:50:39)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 93c5939d94c4c685909586ccc096c595c7949695c0)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 377(_ent((i 2)))))
				(_port(_int Clk -1 0 378(_ent (_in))))
				(_port(_int Q0 -1 0 379(_ent (_in))))
				(_port(_int Start -1 0 380(_ent (_in))))
				(_port(_int Load -1 0 381(_ent (_out))))
				(_port(_int Shift -1 0 382(_ent (_out))))
				(_port(_int AddA -1 0 383(_ent (_out))))
				(_port(_int Done -1 0 384(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 388(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 389(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 389(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 390(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 390(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 394(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 395(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 395(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 396(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 396(_ent (_out))))
				(_port(_int Clk -1 0 397(_ent (_in))))
				(_port(_int Load -1 0 398(_ent (_in))))
				(_port(_int Shift -1 0 399(_ent (_in))))
				(_port(_int Clear -1 0 400(_ent (_in))))
				(_port(_int SerIn -1 0 401(_ent (_in))))
			)
		)
	)
	(_inst C 0 407(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 409(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 411(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 413(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 415(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 371(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 371(_arch(_uni))))
		(_sig(_int Qout 2 0 371(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 372(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 372(_arch(_uni))))
		(_sig(_int Aout 3 0 372(_arch(_uni))))
		(_sig(_int Load -1 0 373(_arch(_uni))))
		(_sig(_int Shift -1 0 373(_arch(_uni))))
		(_sig(_int AddA -1 0 373(_arch(_uni))))
		(_prcs
			(line__417(_arch 0 0 417(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622224273004 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622224273005 2021.05.28 20:51:13)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 07035600055000100201435c530154000301530002)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622224273046 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622224273047 2021.05.28 20:51:13)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 272221222470723124273278772271217320222174)
	(_ent
		(_time 1622224239481)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2821          1622224273110 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622224273111 2021.05.28 20:51:13)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 65606465653332726230723f316330636062676364)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_gen(_int N -2 0 130(_ent((i 4)))))
				(_gen(_int M -2 0 130(_ent((i 7)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 132(_array -1((_dto c 4 i 0)))))
				(_port(_int x 6 0 132(_ent (_in(_string \"0000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~13 0 133(_array -1((_dto c 5 i 0)))))
				(_port(_int y 7 0 133(_ent (_in(_string \"0000000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~13 0 134(_array -1((_dto c 6 i 0)))))
				(_port(_int result 8 0 134(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 149(_comp stage1_mult)
		(_gen
			((N)((i 4)))
			((M)((i 7)))
		)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_gen
				((N)((i 4)))
				((M)((i 7)))
			)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 138(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 3 0 138(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 139(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 4 0 139(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 140(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 5 0 140(_arch(_uni))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__145(_arch 1 0 145(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 159(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(1)(2)))))
			(line__172(_arch 3 0 172(_assignment(_trgt(4))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 7 -1)
)
I 000049 55 1078          1622224273126 analyser
(_unit VHDL(resultanalyser 0 180(analyser 0 184))
	(_version ve4)
	(_time 1622224273127 2021.05.28 20:51:13)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8481838a85d2d3938086c7dfd1828582d1828582d7)
	(_ent
		(_time 1622224049835)
	)
	(_object
		(_port(_int CLK -1 0 181(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 182(_array -1((_dto i 10 i 0)))))
		(_port(_int Correct 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_port(_int myResult 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__188(_arch 0 0 188(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1515          1622224273156 ripple
(_unit VHDL(bist 0 202(ripple 0 206))
	(_version ve4)
	(_time 1622224273157 2021.05.28 20:51:13)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9490939b99c2c383919186cecc939793909296929d)
	(_ent
		(_time 1622224147004)
	)
	(_inst G1 0 215(_ent . TestGenerator generator)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(answer))
			((Correct)(correct))
		)
	)
	(_inst G2 0 216(_ent . stage1_mult stage1_multBHV)
		(_gen
			((N)(_code 1))
			((M)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(answer(d_10_0)))
		)
	)
	(_inst G3 0 217(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((Correct)(correct))
			((myResult)(answer))
		)
	)
	(_object
		(_sig(_int CLK -1 0 207(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 208(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 208(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 209(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 209(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 210(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 2 0 210(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 211(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__214(_arch 0 0 214(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622224273222 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 244))
	(_version ve4)
	(_time 1622224273223 2021.05.28 20:51:13)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e2e6e4b1b6b5e3f5e5b0f0b8e5e4b1e4b1e4e7e5e0)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 245(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 246(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 247(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 247(_arch(_uni))))
		(_prcs
			(line__250(_arch 0 0 250(_assignment(_trgt(6))(_sens(7)))))
			(line__251(_arch 1 0 251(_assignment(_trgt(3))(_sens(7)))))
			(line__252(_arch 2 0 252(_assignment(_trgt(5))(_sens(7)))))
			(line__253(_arch 3 0 253(_assignment(_trgt(4))(_sens(7)))))
			(line__255(_arch 4 0 255(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__278(_arch 5 0 278(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622224273262 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 310))
	(_version ve4)
	(_time 1622224273263 2021.05.28 20:51:13)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 01050607045651170506135b050700070507050704)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__312(_arch 0 0 312(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622224273292 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 332))
	(_version ve4)
	(_time 1622224273293 2021.05.28 20:51:13)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 21242525257672377573337b752726277426232724)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 333(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 333(_arch(_uni))))
		(_prcs
			(line__335(_arch 0 0 335(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__347(_arch 1 0 347(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622224273339 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 367))
	(_version ve4)
	(_time 1622224273340 2021.05.28 20:51:13)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 50555552540705465356450f035506560457555603)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 377(_ent((i 2)))))
				(_port(_int Clk -1 0 378(_ent (_in))))
				(_port(_int Q0 -1 0 379(_ent (_in))))
				(_port(_int Start -1 0 380(_ent (_in))))
				(_port(_int Load -1 0 381(_ent (_out))))
				(_port(_int Shift -1 0 382(_ent (_out))))
				(_port(_int AddA -1 0 383(_ent (_out))))
				(_port(_int Done -1 0 384(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 388(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 389(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 389(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 390(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 390(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 394(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 395(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 395(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 396(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 396(_ent (_out))))
				(_port(_int Clk -1 0 397(_ent (_in))))
				(_port(_int Load -1 0 398(_ent (_in))))
				(_port(_int Shift -1 0 399(_ent (_in))))
				(_port(_int Clear -1 0 400(_ent (_in))))
				(_port(_int SerIn -1 0 401(_ent (_in))))
			)
		)
	)
	(_inst C 0 407(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 409(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 411(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 413(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 415(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 371(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 371(_arch(_uni))))
		(_sig(_int Qout 2 0 371(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 372(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 372(_arch(_uni))))
		(_sig(_int Aout 3 0 372(_arch(_uni))))
		(_sig(_int Load -1 0 373(_arch(_uni))))
		(_sig(_int Shift -1 0 373(_arch(_uni))))
		(_sig(_int AddA -1 0 373(_arch(_uni))))
		(_prcs
			(line__417(_arch 0 0 417(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622233379325 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622233379326 2021.05.28 23:22:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8087dc8f85d787978586c4dbd486d3878486d48785)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000048 55 800           1622233437187 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622233437188 2021.05.28 23:23:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 93c3969d95c494849695d7c8c795c0949795c79496)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622233437318 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622233437319 2021.05.28 23:23:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 20717125247775362320357f702576267427252673)
	(_ent
		(_time 1622224239481)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2821          1622233437454 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622233437455 2021.05.28 23:23:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9dcccb92cccbca8a9ac88ac7c99bc89b989a9f9b9c)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_gen(_int N -2 0 130(_ent((i 4)))))
				(_gen(_int M -2 0 130(_ent((i 7)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 132(_array -1((_dto c 4 i 0)))))
				(_port(_int x 6 0 132(_ent (_in(_string \"0000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~13 0 133(_array -1((_dto c 5 i 0)))))
				(_port(_int y 7 0 133(_ent (_in(_string \"0000000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~13 0 134(_array -1((_dto c 6 i 0)))))
				(_port(_int result 8 0 134(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 149(_comp stage1_mult)
		(_gen
			((N)((i 4)))
			((M)((i 7)))
		)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_gen
				((N)((i 4)))
				((M)((i 7)))
			)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 138(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 3 0 138(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 139(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 4 0 139(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 140(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 5 0 140(_arch(_uni))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__145(_arch 1 0 145(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 159(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(1)(2)))))
			(line__172(_arch 3 0 172(_assignment(_trgt(4))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 7 -1)
)
I 000051 55 1667          1622233437602 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 244))
	(_version ve4)
	(_time 1622233437603 2021.05.28 23:23:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3969693c666e382e3e6b2b633e3f6a3f6a3f3c3e3b)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 245(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 246(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 247(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 247(_arch(_uni))))
		(_prcs
			(line__250(_arch 0 0 250(_assignment(_trgt(6))(_sens(7)))))
			(line__251(_arch 1 0 251(_assignment(_trgt(3))(_sens(7)))))
			(line__252(_arch 2 0 252(_assignment(_trgt(5))(_sens(7)))))
			(line__253(_arch 3 0 253(_assignment(_trgt(4))(_sens(7)))))
			(line__255(_arch 4 0 255(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__278(_arch 5 0 278(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622233437701 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 310))
	(_version ve4)
	(_time 1622233437702 2021.05.28 23:23:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 97c7c59894c0c781939085cd939196919391939192)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__312(_arch 0 0 312(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622233437791 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 332))
	(_version ve4)
	(_time 1622233437792 2021.05.28 23:23:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f5a4a4a5f5a2a6e3a1a7e7afa1f3f2f3a0f2f7f3f0)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 333(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 333(_arch(_uni))))
		(_prcs
			(line__335(_arch 0 0 335(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__347(_arch 1 0 347(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622233437939 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 367))
	(_version ve4)
	(_time 1622233437940 2021.05.28 23:23:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 81d0d68e84d6d497828794ded284d787d5868487d2)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 377(_ent((i 2)))))
				(_port(_int Clk -1 0 378(_ent (_in))))
				(_port(_int Q0 -1 0 379(_ent (_in))))
				(_port(_int Start -1 0 380(_ent (_in))))
				(_port(_int Load -1 0 381(_ent (_out))))
				(_port(_int Shift -1 0 382(_ent (_out))))
				(_port(_int AddA -1 0 383(_ent (_out))))
				(_port(_int Done -1 0 384(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 388(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 389(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 389(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 390(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 390(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 394(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 395(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 395(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 396(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 396(_ent (_out))))
				(_port(_int Clk -1 0 397(_ent (_in))))
				(_port(_int Load -1 0 398(_ent (_in))))
				(_port(_int Shift -1 0 399(_ent (_in))))
				(_port(_int Clear -1 0 400(_ent (_in))))
				(_port(_int SerIn -1 0 401(_ent (_in))))
			)
		)
	)
	(_inst C 0 407(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 409(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 411(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 413(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 415(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 371(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 371(_arch(_uni))))
		(_sig(_int Qout 2 0 371(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 372(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 372(_arch(_uni))))
		(_sig(_int Aout 3 0 372(_arch(_uni))))
		(_sig(_int Load -1 0 373(_arch(_uni))))
		(_sig(_int Shift -1 0 373(_arch(_uni))))
		(_sig(_int AddA -1 0 373(_arch(_uni))))
		(_prcs
			(line__417(_arch 0 0 417(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622233639520 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622233639521 2021.05.28 23:27:19)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code fbfcafaaacacfcecfefdbfa0affda8fcfffdaffcfe)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622233639562 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622233639563 2021.05.28 23:27:19)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1a1c181c4f4d4f0c191a0f454a1f4c1c4e1d1f1c49)
	(_ent
		(_time 1622224239481)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2821          1622233639628 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622233639629 2021.05.28 23:27:19)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 686e6d68653e3f7f6f3d7f323c6e3d6e6d6f6a6e69)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_gen(_int N -2 0 130(_ent((i 4)))))
				(_gen(_int M -2 0 130(_ent((i 7)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 132(_array -1((_dto c 4 i 0)))))
				(_port(_int x 6 0 132(_ent (_in(_string \"0000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~13 0 133(_array -1((_dto c 5 i 0)))))
				(_port(_int y 7 0 133(_ent (_in(_string \"0000000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~13 0 134(_array -1((_dto c 6 i 0)))))
				(_port(_int result 8 0 134(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 149(_comp stage1_mult)
		(_gen
			((N)((i 4)))
			((M)((i 7)))
		)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_gen
				((N)((i 4)))
				((M)((i 7)))
			)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 138(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 3 0 138(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 139(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 4 0 139(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 140(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 5 0 140(_arch(_uni))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__145(_arch 1 0 145(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 159(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(1)(2)))))
			(line__172(_arch 3 0 172(_assignment(_trgt(4))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 7 -1)
)
I 000049 55 1078          1622233639690 analyser
(_unit VHDL(resultanalyser 0 180(analyser 0 184))
	(_version ve4)
	(_time 1622233639691 2021.05.28 23:27:19)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9791949895c1c0809395d4ccc2919691c2919691c4)
	(_ent
		(_time 1622224049835)
	)
	(_object
		(_port(_int CLK -1 0 181(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 182(_array -1((_dto i 10 i 0)))))
		(_port(_int Correct 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_port(_int myResult 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__188(_arch 0 0 188(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000051 55 1667          1622233639838 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 244))
	(_version ve4)
	(_time 1622233639839 2021.05.28 23:27:19)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 24232520767325332376367e232277227722212326)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 245(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 246(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 247(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 247(_arch(_uni))))
		(_prcs
			(line__250(_arch 0 0 250(_assignment(_trgt(6))(_sens(7)))))
			(line__251(_arch 1 0 251(_assignment(_trgt(3))(_sens(7)))))
			(line__252(_arch 2 0 252(_assignment(_trgt(5))(_sens(7)))))
			(line__253(_arch 3 0 253(_assignment(_trgt(4))(_sens(7)))))
			(line__255(_arch 4 0 255(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__278(_arch 5 0 278(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622233639920 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 310))
	(_version ve4)
	(_time 1622233639921 2021.05.28 23:27:19)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8285818c84d5d294868590d8868483848684868487)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__312(_arch 0 0 312(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622233640016 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 332))
	(_version ve4)
	(_time 1622233640017 2021.05.28 23:27:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dfd9df8d8c888cc98b8dcd858bd9d8d98ad8ddd9da)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 333(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 333(_arch(_uni))))
		(_prcs
			(line__335(_arch 0 0 335(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__347(_arch 1 0 347(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622233640164 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 367))
	(_version ve4)
	(_time 1622233640165 2021.05.28 23:27:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7c7a7c7c2b2b296a7f7a69232f792a7a287b797a2f)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 377(_ent((i 2)))))
				(_port(_int Clk -1 0 378(_ent (_in))))
				(_port(_int Q0 -1 0 379(_ent (_in))))
				(_port(_int Start -1 0 380(_ent (_in))))
				(_port(_int Load -1 0 381(_ent (_out))))
				(_port(_int Shift -1 0 382(_ent (_out))))
				(_port(_int AddA -1 0 383(_ent (_out))))
				(_port(_int Done -1 0 384(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 388(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 389(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 389(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 390(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 390(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 394(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 395(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 395(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 396(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 396(_ent (_out))))
				(_port(_int Clk -1 0 397(_ent (_in))))
				(_port(_int Load -1 0 398(_ent (_in))))
				(_port(_int Shift -1 0 399(_ent (_in))))
				(_port(_int Clear -1 0 400(_ent (_in))))
				(_port(_int SerIn -1 0 401(_ent (_in))))
			)
		)
	)
	(_inst C 0 407(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 409(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 411(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 413(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 415(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 371(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 371(_arch(_uni))))
		(_sig(_int Qout 2 0 371(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 372(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 372(_arch(_uni))))
		(_sig(_int Aout 3 0 372(_arch(_uni))))
		(_sig(_int Load -1 0 373(_arch(_uni))))
		(_sig(_int Shift -1 0 373(_arch(_uni))))
		(_sig(_int AddA -1 0 373(_arch(_uni))))
		(_prcs
			(line__417(_arch 0 0 417(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622233673868 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622233673869 2021.05.28 23:27:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 232c70262574243426256778772570242725772426)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622233673900 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622233673901 2021.05.28 23:27:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 424c4641441517544142571d124714441645474411)
	(_ent
		(_time 1622224239481)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2821          1622233673946 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622233673947 2021.05.28 23:27:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 717f7270752726667624662b257724777476737770)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_gen(_int N -2 0 130(_ent((i 4)))))
				(_gen(_int M -2 0 130(_ent((i 7)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 132(_array -1((_dto c 4 i 0)))))
				(_port(_int x 6 0 132(_ent (_in(_string \"0000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~13 0 133(_array -1((_dto c 5 i 0)))))
				(_port(_int y 7 0 133(_ent (_in(_string \"0000000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~13 0 134(_array -1((_dto c 6 i 0)))))
				(_port(_int result 8 0 134(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 149(_comp stage1_mult)
		(_gen
			((N)((i 4)))
			((M)((i 7)))
		)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_gen
				((N)((i 4)))
				((M)((i 7)))
			)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 138(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 3 0 138(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 139(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 4 0 139(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 140(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 5 0 140(_arch(_uni))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__145(_arch 1 0 145(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 159(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(1)(2)))))
			(line__172(_arch 3 0 172(_assignment(_trgt(4))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 7 -1)
)
I 000049 55 1078          1622233673975 analyser
(_unit VHDL(resultanalyser 0 180(analyser 0 184))
	(_version ve4)
	(_time 1622233673976 2021.05.28 23:27:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 909e959f95c6c7879492d3cbc5969196c5969196c3)
	(_ent
		(_time 1622224049835)
	)
	(_object
		(_port(_int CLK -1 0 181(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 182(_array -1((_dto i 10 i 0)))))
		(_port(_int Correct 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_port(_int myResult 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__188(_arch 0 0 188(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1515          1622233674061 ripple
(_unit VHDL(bist 0 202(ripple 0 206))
	(_version ve4)
	(_time 1622233674062 2021.05.28 23:27:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ded1db8c828889c9dbdbcc8486d9ddd9dad8dcd8d7)
	(_ent
		(_time 1622224147004)
	)
	(_inst G1 0 215(_ent . TestGenerator generator)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(answer))
			((Correct)(correct))
		)
	)
	(_inst G2 0 216(_ent . stage1_mult stage1_multBHV)
		(_gen
			((N)(_code 1))
			((M)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(answer(d_10_0)))
		)
	)
	(_inst G3 0 217(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((Correct)(correct))
			((myResult)(answer))
		)
	)
	(_object
		(_sig(_int CLK -1 0 207(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 208(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 208(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 209(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 209(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 210(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 2 0 210(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 211(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__214(_arch 0 0 214(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622233674212 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 244))
	(_version ve4)
	(_time 1622233674213 2021.05.28 23:27:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7b74707a7f2c7a6c7c2969217c7d287d287d7e7c79)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 245(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 246(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 247(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 247(_arch(_uni))))
		(_prcs
			(line__250(_arch 0 0 250(_assignment(_trgt(6))(_sens(7)))))
			(line__251(_arch 1 0 251(_assignment(_trgt(3))(_sens(7)))))
			(line__252(_arch 2 0 252(_assignment(_trgt(5))(_sens(7)))))
			(line__253(_arch 3 0 253(_assignment(_trgt(4))(_sens(7)))))
			(line__255(_arch 4 0 255(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__278(_arch 5 0 278(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622233674301 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 310))
	(_version ve4)
	(_time 1622233674302 2021.05.28 23:27:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d8d7d18ad48f88cedcdfca82dcded9dedcdedcdedd)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__312(_arch 0 0 312(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622233674370 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 332))
	(_version ve4)
	(_time 1622233674371 2021.05.28 23:27:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 17191c10154044014345054d431110114210151112)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 333(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 333(_arch(_uni))))
		(_prcs
			(line__335(_arch 0 0 335(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__347(_arch 1 0 347(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622233674464 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 367))
	(_version ve4)
	(_time 1622233674465 2021.05.28 23:27:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 757b7f75742220637673602a267023732172707326)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 377(_ent((i 2)))))
				(_port(_int Clk -1 0 378(_ent (_in))))
				(_port(_int Q0 -1 0 379(_ent (_in))))
				(_port(_int Start -1 0 380(_ent (_in))))
				(_port(_int Load -1 0 381(_ent (_out))))
				(_port(_int Shift -1 0 382(_ent (_out))))
				(_port(_int AddA -1 0 383(_ent (_out))))
				(_port(_int Done -1 0 384(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 388(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 389(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 389(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 390(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 390(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 394(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 395(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 395(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 396(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 396(_ent (_out))))
				(_port(_int Clk -1 0 397(_ent (_in))))
				(_port(_int Load -1 0 398(_ent (_in))))
				(_port(_int Shift -1 0 399(_ent (_in))))
				(_port(_int Clear -1 0 400(_ent (_in))))
				(_port(_int SerIn -1 0 401(_ent (_in))))
			)
		)
	)
	(_inst C 0 407(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 409(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 411(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 413(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 415(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 371(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 371(_arch(_uni))))
		(_sig(_int Qout 2 0 371(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 372(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 372(_arch(_uni))))
		(_sig(_int Aout 3 0 372(_arch(_uni))))
		(_sig(_int Load -1 0 373(_arch(_uni))))
		(_sig(_int Shift -1 0 373(_arch(_uni))))
		(_sig(_int AddA -1 0 373(_arch(_uni))))
		(_prcs
			(line__417(_arch 0 0 417(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622233722577 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622233722578 2021.05.28 23:28:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 626133636535657567642639366431656664366567)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622233722608 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622233722609 2021.05.28 23:28:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8183878e84d6d497828194ded184d787d5868487d2)
	(_ent
		(_time 1622224239481)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2821          1622233722664 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622233722665 2021.05.28 23:28:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c0c2c195c59697d7c795d79a94c695c6c5c7c2c6c1)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_gen(_int N -2 0 130(_ent((i 4)))))
				(_gen(_int M -2 0 130(_ent((i 7)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 132(_array -1((_dto c 4 i 0)))))
				(_port(_int x 6 0 132(_ent (_in(_string \"0000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~13 0 133(_array -1((_dto c 5 i 0)))))
				(_port(_int y 7 0 133(_ent (_in(_string \"0000000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~13 0 134(_array -1((_dto c 6 i 0)))))
				(_port(_int result 8 0 134(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 149(_comp stage1_mult)
		(_gen
			((N)((i 4)))
			((M)((i 7)))
		)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_gen
				((N)((i 4)))
				((M)((i 7)))
			)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 138(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 3 0 138(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 139(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 4 0 139(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 140(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 5 0 140(_arch(_uni))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__145(_arch 1 0 145(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 159(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(1)(2)))))
			(line__172(_arch 3 0 172(_assignment(_trgt(4))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 7 -1)
)
I 000049 55 1078          1622233722707 analyser
(_unit VHDL(resultanalyser 0 180(analyser 0 184))
	(_version ve4)
	(_time 1622233722708 2021.05.28 23:28:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code efede8bcbcb9b8f8ebedacb4bae9eee9bae9eee9bc)
	(_ent
		(_time 1622224049835)
	)
	(_object
		(_port(_int CLK -1 0 181(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 182(_array -1((_dto i 10 i 0)))))
		(_port(_int Correct 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_port(_int myResult 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__188(_arch 0 0 188(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1538          1622233722795 ripple
(_unit VHDL(bist 0 202(ripple 0 206))
	(_version ve4)
	(_time 1622233722796 2021.05.28 23:28:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2d2e2929707b7a3a282f3f77752a2e2a292b2f2b24)
	(_ent
		(_time 1622233722742)
	)
	(_inst G1 0 216(_ent . TestGenerator generator)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(answer))
			((Correct)(correct))
		)
	)
	(_inst G2 0 217(_ent . stage1_mult stage1_multBHV)
		(_gen
			((N)(_code 1))
			((M)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(answer(d_10_0)))
		)
	)
	(_inst G3 0 218(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((Correct)(correct))
			((myResult)(answer))
		)
	)
	(_object
		(_sig(_int CLK -1 0 207(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 208(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 208(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 209(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 209(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 210(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 2 0 210(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 211(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__215(_arch 0 0 215(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622233722928 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 245))
	(_version ve4)
	(_time 1622233722929 2021.05.28 23:28:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c9cacc9c969ec8dece9bdb93cecf9acf9acfcccecb)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 246(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 247(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 248(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 248(_arch(_uni))))
		(_prcs
			(line__251(_arch 0 0 251(_assignment(_trgt(6))(_sens(7)))))
			(line__252(_arch 1 0 252(_assignment(_trgt(3))(_sens(7)))))
			(line__253(_arch 2 0 253(_assignment(_trgt(5))(_sens(7)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(7)))))
			(line__256(_arch 4 0 256(_prcs(_trgt(7))(_sens(0)(1)(2)(7)(8))(_dssslsensitivity 1)(_mon))))
			(line__279(_arch 5 0 279(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622233722998 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 311))
	(_version ve4)
	(_time 1622233722999 2021.05.28 23:28:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f8fbffa8f4afa8eefcffeaa2fcfef9fefcfefcfefd)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__313(_arch 0 0 313(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622233723091 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 333))
	(_version ve4)
	(_time 1622233723092 2021.05.28 23:28:43)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 66646366653135703234743c326061603361646063)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 334(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 334(_arch(_uni))))
		(_prcs
			(line__336(_arch 0 0 336(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__348(_arch 1 0 348(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622233723231 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 368))
	(_version ve4)
	(_time 1622233723232 2021.05.28 23:28:43)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e3e1e7b1e4b4b6f5e0e5f6bcb0e6b5e5b7e4e6e5b0)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 378(_ent((i 2)))))
				(_port(_int Clk -1 0 379(_ent (_in))))
				(_port(_int Q0 -1 0 380(_ent (_in))))
				(_port(_int Start -1 0 381(_ent (_in))))
				(_port(_int Load -1 0 382(_ent (_out))))
				(_port(_int Shift -1 0 383(_ent (_out))))
				(_port(_int AddA -1 0 384(_ent (_out))))
				(_port(_int Done -1 0 385(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 389(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 390(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 390(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 390(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 390(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 391(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 391(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 395(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 396(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 396(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 397(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 397(_ent (_out))))
				(_port(_int Clk -1 0 398(_ent (_in))))
				(_port(_int Load -1 0 399(_ent (_in))))
				(_port(_int Shift -1 0 400(_ent (_in))))
				(_port(_int Clear -1 0 401(_ent (_in))))
				(_port(_int SerIn -1 0 402(_ent (_in))))
			)
		)
	)
	(_inst C 0 408(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 410(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 412(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 414(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 416(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 372(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 372(_arch(_uni))))
		(_sig(_int Qout 2 0 372(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 373(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 373(_arch(_uni))))
		(_sig(_int Aout 3 0 373(_arch(_uni))))
		(_sig(_int Load -1 0 374(_arch(_uni))))
		(_sig(_int Shift -1 0 374(_arch(_uni))))
		(_sig(_int AddA -1 0 374(_arch(_uni))))
		(_prcs
			(line__418(_arch 0 0 418(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622234312883 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622234312884 2021.05.28 23:38:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4a4919491e1d4d5d4f4c0e111e4c194d4e4c1e4d4f)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622234312935 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622234312936 2021.05.28 23:38:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 797b7d79742e2c6f7a796c26297c2f7f2d7e7c7f2a)
	(_ent
		(_time 1622224239481)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000049 55 1078          1622234313102 analyser
(_unit VHDL(resultanalyser 0 180(analyser 0 183))
	(_version ve4)
	(_time 1622234313103 2021.05.28 23:38:33)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 25272f21257372322127667e702324237023242376)
	(_ent
		(_time 1622224049835)
	)
	(_object
		(_port(_int CLK -1 0 181(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 182(_array -1((_dto i 10 i 0)))))
		(_port(_int Correct 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_port(_int myResult 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__187(_arch 0 0 187(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1538          1622234313240 ripple
(_unit VHDL(bist 0 202(ripple 0 205))
	(_version ve4)
	(_time 1622234313241 2021.05.28 23:38:33)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a2a1a8f5a9f4f5b5a7a0b0f8faa5a1a5a6a4a0a4ab)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 215(_ent . TestGenerator generator)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(answer))
			((Correct)(correct))
		)
	)
	(_inst G2 0 216(_ent . stage1_mult stage1_multBHV)
		(_gen
			((N)(_code 1))
			((M)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(answer(d_10_0)))
		)
	)
	(_inst G3 0 217(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((Correct)(correct))
			((myResult)(answer))
		)
	)
	(_object
		(_sig(_int CLK -1 0 206(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 207(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 207(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 208(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 208(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 209(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 2 0 209(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 210(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__214(_arch 0 0 214(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622234313408 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 244))
	(_version ve4)
	(_time 1622234313409 2021.05.28 23:38:33)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4e4d444c4d194f59491c5c1449481d481d484b494c)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 245(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 246(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 247(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 247(_arch(_uni))))
		(_prcs
			(line__250(_arch 0 0 250(_assignment(_trgt(6))(_sens(7)))))
			(line__251(_arch 1 0 251(_assignment(_trgt(3))(_sens(7)))))
			(line__252(_arch 2 0 252(_assignment(_trgt(5))(_sens(7)))))
			(line__253(_arch 3 0 253(_assignment(_trgt(4))(_sens(7)))))
			(line__255(_arch 4 0 255(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__278(_arch 5 0 278(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622234313492 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 310))
	(_version ve4)
	(_time 1622234313493 2021.05.28 23:38:33)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code acafa4fbfbfbfcbaa8abbef6a8aaadaaa8aaa8aaa9)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__312(_arch 0 0 312(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622234313571 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 332))
	(_version ve4)
	(_time 1622234313572 2021.05.28 23:38:33)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code faf8f1aaaeada9ecaea8e8a0aefcfdfcaffdf8fcff)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 333(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 333(_arch(_uni))))
		(_prcs
			(line__335(_arch 0 0 335(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__347(_arch 1 0 347(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622234313705 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 367))
	(_version ve4)
	(_time 1622234313706 2021.05.28 23:38:33)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 777525777420226174716228247221712370727124)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 377(_ent((i 2)))))
				(_port(_int Clk -1 0 378(_ent (_in))))
				(_port(_int Q0 -1 0 379(_ent (_in))))
				(_port(_int Start -1 0 380(_ent (_in))))
				(_port(_int Load -1 0 381(_ent (_out))))
				(_port(_int Shift -1 0 382(_ent (_out))))
				(_port(_int AddA -1 0 383(_ent (_out))))
				(_port(_int Done -1 0 384(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 388(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 389(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 389(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 390(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 390(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 394(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 395(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 395(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 396(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 396(_ent (_out))))
				(_port(_int Clk -1 0 397(_ent (_in))))
				(_port(_int Load -1 0 398(_ent (_in))))
				(_port(_int Shift -1 0 399(_ent (_in))))
				(_port(_int Clear -1 0 400(_ent (_in))))
				(_port(_int SerIn -1 0 401(_ent (_in))))
			)
		)
	)
	(_inst C 0 407(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 409(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 411(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 413(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 415(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 371(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 371(_arch(_uni))))
		(_sig(_int Qout 2 0 371(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 372(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 372(_arch(_uni))))
		(_sig(_int Aout 3 0 372(_arch(_uni))))
		(_sig(_int Load -1 0 373(_arch(_uni))))
		(_sig(_int Shift -1 0 373(_arch(_uni))))
		(_sig(_int AddA -1 0 373(_arch(_uni))))
		(_prcs
			(line__417(_arch 0 0 417(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622234344197 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622234344198 2021.05.28 23:39:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9bc9ce95cccc9c8c9e9ddfc0cf9dc89c9f9dcf9c9e)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622234344327 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622234344328 2021.05.28 23:39:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 184b191e144f4d0e1b180d47481d4e1e4c1f1d1e4b)
	(_ent
		(_time 1622224239481)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2575          1622234344485 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622234344486 2021.05.28 23:39:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b4e7b2e0b5e2e3a3b3bba3eee0b2e1b2b1b3b6b2b5)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_port(_int x 3 0 131(_ent (_in(_string \"0000"\)))))
				(_port(_int y 4 0 132(_ent (_in(_string \"0000000"\)))))
				(_port(_int result 5 0 133(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 148(_comp stage1_mult)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 131(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 132(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 133(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 137(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 6 0 137(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 138(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 7 0 138(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 139(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 8 0 139(_arch(_uni))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__144(_arch 1 0 144(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 156(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(1)(2)))))
			(line__169(_arch 3 0 169(_assignment(_trgt(4))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 4 -1)
)
I 000049 55 1078          1622234344560 analyser
(_unit VHDL(resultanalyser 0 180(analyser 0 181))
	(_version ve4)
	(_time 1622234344561 2021.05.28 23:39:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 025103040554551506004159570403045704030451)
	(_ent
		(_time 1622224049835)
	)
	(_object
		(_port(_int CLK -1 0 181(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 182(_array -1((_dto i 10 i 0)))))
		(_port(_int Correct 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_port(_int myResult 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__185(_arch 0 0 185(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1538          1622234344658 ripple
(_unit VHDL(bist 0 202(ripple 0 203))
	(_version ve4)
	(_time 1622234344659 2021.05.28 23:39:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 60326160693637776562723a386763676466626669)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 213(_ent . TestGenerator generator)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(answer))
			((Correct)(correct))
		)
	)
	(_inst G2 0 214(_ent . stage1_mult stage1_multBHV)
		(_gen
			((N)(_code 1))
			((M)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(answer(d_10_0)))
		)
	)
	(_inst G3 0 215(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((Correct)(correct))
			((myResult)(answer))
		)
	)
	(_object
		(_sig(_int CLK -1 0 204(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 205(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 205(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 206(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 206(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 207(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 2 0 207(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 208(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__212(_arch 0 0 212(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622234344791 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 242))
	(_version ve4)
	(_time 1622234344792 2021.05.28 23:39:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dd8fdd8fdf8adccada8fcf87dadb8edb8edbd8dadf)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 243(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 244(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 245(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 245(_arch(_uni))))
		(_prcs
			(line__248(_arch 0 0 248(_assignment(_trgt(6))(_sens(7)))))
			(line__249(_arch 1 0 249(_assignment(_trgt(3))(_sens(7)))))
			(line__250(_arch 2 0 250(_assignment(_trgt(5))(_sens(7)))))
			(line__251(_arch 3 0 251(_assignment(_trgt(4))(_sens(7)))))
			(line__253(_arch 4 0 253(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__276(_arch 5 0 276(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622234344881 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 308))
	(_version ve4)
	(_time 1622234344882 2021.05.28 23:39:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4a184f481f1d1a5c4e4d58104e4c4b4c4e4c4e4c4f)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__310(_arch 0 0 310(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622234344978 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 330))
	(_version ve4)
	(_time 1622234344979 2021.05.28 23:39:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 99ca9f9695ceca8fcdcb8bc3cd9f9e9fcc9e9b9f9c)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 331(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 331(_arch(_uni))))
		(_prcs
			(line__333(_arch 0 0 333(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__345(_arch 1 0 345(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622234345146 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 365))
	(_version ve4)
	(_time 1622234345147 2021.05.28 23:39:05)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 54075256540301425752410b075102520053515207)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 375(_ent((i 2)))))
				(_port(_int Clk -1 0 376(_ent (_in))))
				(_port(_int Q0 -1 0 377(_ent (_in))))
				(_port(_int Start -1 0 378(_ent (_in))))
				(_port(_int Load -1 0 379(_ent (_out))))
				(_port(_int Shift -1 0 380(_ent (_out))))
				(_port(_int AddA -1 0 381(_ent (_out))))
				(_port(_int Done -1 0 382(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 386(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 387(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 387(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 387(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 387(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 388(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 388(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 392(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 393(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 393(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 394(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 394(_ent (_out))))
				(_port(_int Clk -1 0 395(_ent (_in))))
				(_port(_int Load -1 0 396(_ent (_in))))
				(_port(_int Shift -1 0 397(_ent (_in))))
				(_port(_int Clear -1 0 398(_ent (_in))))
				(_port(_int SerIn -1 0 399(_ent (_in))))
			)
		)
	)
	(_inst C 0 405(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 407(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 409(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 411(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 413(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 369(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 369(_arch(_uni))))
		(_sig(_int Qout 2 0 369(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 370(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 370(_arch(_uni))))
		(_sig(_int Aout 3 0 370(_arch(_uni))))
		(_sig(_int Load -1 0 371(_arch(_uni))))
		(_sig(_int Shift -1 0 371(_arch(_uni))))
		(_sig(_int AddA -1 0 371(_arch(_uni))))
		(_prcs
			(line__415(_arch 0 0 415(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622234370199 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622234370200 2021.05.28 23:39:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2b2e782e7c7c2c3c2e2d6f707f2d782c2f2d7f2c2e)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622234370240 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622234370241 2021.05.28 23:39:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5a5e5e580f0d0f4c595a4f050a5f0c5c0e5d5f5c09)
	(_ent
		(_time 1622224239481)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2575          1622234370301 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622234370302 2021.05.28 23:39:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 989c9b9795cecf8f9f978fc2cc9ecd9e9d9f9a9e99)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_port(_int x 3 0 131(_ent (_in(_string \"0000"\)))))
				(_port(_int y 4 0 132(_ent (_in(_string \"0000000"\)))))
				(_port(_int result 5 0 133(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 148(_comp stage1_mult)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 131(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 132(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 133(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 137(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 6 0 137(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 138(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 7 0 138(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 139(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 8 0 139(_arch(_uni))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__144(_arch 1 0 144(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 156(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(1)(2)))))
			(line__169(_arch 3 0 169(_assignment(_trgt(4))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 4 -1)
)
I 000049 55 1078          1622234370330 analyser
(_unit VHDL(resultanalyser 0 180(analyser 0 181))
	(_version ve4)
	(_time 1622234370331 2021.05.28 23:39:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b8bcbdecb5eeefafbcbafbe3edbeb9beedbeb9beeb)
	(_ent
		(_time 1622224049835)
	)
	(_object
		(_port(_int CLK -1 0 181(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 182(_array -1((_dto i 10 i 0)))))
		(_port(_int Correct 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_port(_int myResult 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__185(_arch 0 0 185(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1378          1622234370350 ripple
(_unit VHDL(bist 0 202(ripple 0 203))
	(_version ve4)
	(_time 1622234370351 2021.05.28 23:39:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c7c2c292c99190d0c2c5d59d9fc0c4c0c3c1c5c1ce)
	(_ent
		(_time 1622233722741)
	)
	(_inst G2 0 214(_ent . stage1_mult stage1_multBHV)
		(_gen
			((N)(_code 1))
			((M)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(answer(d_10_0)))
		)
	)
	(_inst G3 0 215(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((Correct)(correct))
			((myResult)(answer))
		)
	)
	(_object
		(_sig(_int CLK -1 0 204(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 205(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 205(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 206(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 206(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 207(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 2 0 207(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 208(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__212(_arch 0 0 212(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622234370375 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 242))
	(_version ve4)
	(_time 1622234370376 2021.05.28 23:39:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d7d2d3858680d6c0d085c58dd0d184d184d1d2d0d5)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 243(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 244(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 245(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 245(_arch(_uni))))
		(_prcs
			(line__248(_arch 0 0 248(_assignment(_trgt(6))(_sens(7)))))
			(line__249(_arch 1 0 249(_assignment(_trgt(3))(_sens(7)))))
			(line__250(_arch 2 0 250(_assignment(_trgt(5))(_sens(7)))))
			(line__251(_arch 3 0 251(_assignment(_trgt(4))(_sens(7)))))
			(line__253(_arch 4 0 253(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__276(_arch 5 0 276(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622234370403 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 308))
	(_version ve4)
	(_time 1622234370404 2021.05.28 23:39:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f6f3f0a6f4a1a6e0f2f1e4acf2f0f7f0f2f0f2f0f3)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__310(_arch 0 0 310(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622234370429 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 330))
	(_version ve4)
	(_time 1622234370430 2021.05.28 23:39:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 15111f12154246034147074f411312134012171310)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 331(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 331(_arch(_uni))))
		(_prcs
			(line__333(_arch 0 0 333(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__345(_arch 1 0 345(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622234370489 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 365))
	(_version ve4)
	(_time 1622234370490 2021.05.28 23:39:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 54505f56540301425752410b075102520053515207)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 375(_ent((i 2)))))
				(_port(_int Clk -1 0 376(_ent (_in))))
				(_port(_int Q0 -1 0 377(_ent (_in))))
				(_port(_int Start -1 0 378(_ent (_in))))
				(_port(_int Load -1 0 379(_ent (_out))))
				(_port(_int Shift -1 0 380(_ent (_out))))
				(_port(_int AddA -1 0 381(_ent (_out))))
				(_port(_int Done -1 0 382(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 386(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 387(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 387(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 387(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 387(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 388(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 388(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 392(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 393(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 393(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 394(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 394(_ent (_out))))
				(_port(_int Clk -1 0 395(_ent (_in))))
				(_port(_int Load -1 0 396(_ent (_in))))
				(_port(_int Shift -1 0 397(_ent (_in))))
				(_port(_int Clear -1 0 398(_ent (_in))))
				(_port(_int SerIn -1 0 399(_ent (_in))))
			)
		)
	)
	(_inst C 0 405(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 407(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 409(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 411(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 413(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 369(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 369(_arch(_uni))))
		(_sig(_int Qout 2 0 369(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 370(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 370(_arch(_uni))))
		(_sig(_int Aout 3 0 370(_arch(_uni))))
		(_sig(_int Load -1 0 371(_arch(_uni))))
		(_sig(_int Shift -1 0 371(_arch(_uni))))
		(_sig(_int AddA -1 0 371(_arch(_uni))))
		(_prcs
			(line__415(_arch 0 0 415(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622234771866 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622234771867 2021.05.28 23:46:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 33306f373564342436357768673560343735673436)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622234771945 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622234771946 2021.05.28 23:46:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 81838a8e84d6d497828194ded184d787d5868487d2)
	(_ent
		(_time 1622224239481)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2568          1622234772013 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622234772014 2021.05.28 23:46:12)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bfbdb3ebece9e8a8b8b0a8e5ebb9eab9bab8bdb9be)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_port(_int CLK -1 0 130(_ent (_in((i 2))))))
				(_port(_int x 3 0 131(_ent (_in(_string \"0000"\)))))
				(_port(_int y 4 0 132(_ent (_in(_string \"0000000"\)))))
				(_port(_int result 5 0 133(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 148(_comp stage1_mult)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 131(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 132(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 133(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 137(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 6 0 137(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 138(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 7 0 138(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 139(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 8 0 139(_arch(_uni))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__144(_arch 1 0 144(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 156(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 3 -1)
)
I 000049 55 1078          1622234772108 analyser
(_unit VHDL(resultanalyser 0 180(analyser 0 181))
	(_version ve4)
	(_time 1622234772109 2021.05.28 23:46:12)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1d1f161a4c4b4a0a191f5e46481b1c1b481b1c1b4e)
	(_ent
		(_time 1622224049835)
	)
	(_object
		(_port(_int CLK -1 0 181(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 182(_array -1((_dto i 10 i 0)))))
		(_port(_int Correct 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_port(_int myResult 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__185(_arch 0 0 185(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1538          1622234772208 ripple
(_unit VHDL(bist 0 202(ripple 0 203))
	(_version ve4)
	(_time 1622234772209 2021.05.28 23:46:12)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8b888085d0dddc9c8e8999d1d38c888c8f8d898d82)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 213(_ent . TestGenerator generator)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(answer))
			((Correct)(correct))
		)
	)
	(_inst G2 0 214(_ent . stage1_mult stage1_multBHV)
		(_gen
			((N)(_code 1))
			((M)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(answer(d_10_0)))
		)
	)
	(_inst G3 0 215(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((Correct)(correct))
			((myResult)(answer))
		)
	)
	(_object
		(_sig(_int CLK -1 0 204(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 205(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 205(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 206(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 206(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 207(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 2 0 207(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 208(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__212(_arch 0 0 212(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622234772358 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 242))
	(_version ve4)
	(_time 1622234772359 2021.05.28 23:46:12)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 17144510464016001045054d101144114411121015)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 243(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 244(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 245(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 245(_arch(_uni))))
		(_prcs
			(line__248(_arch 0 0 248(_assignment(_trgt(6))(_sens(7)))))
			(line__249(_arch 1 0 249(_assignment(_trgt(3))(_sens(7)))))
			(line__250(_arch 2 0 250(_assignment(_trgt(5))(_sens(7)))))
			(line__251(_arch 3 0 251(_assignment(_trgt(4))(_sens(7)))))
			(line__253(_arch 4 0 253(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__276(_arch 5 0 276(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622234772465 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 308))
	(_version ve4)
	(_time 1622234772466 2021.05.28 23:46:12)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8586d58b84d2d593818297df818384838183818380)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__310(_arch 0 0 310(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622234772573 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 330))
	(_version ve4)
	(_time 1622234772574 2021.05.28 23:46:12)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f2f0a1a2f5a5a1e4a6a0e0a8a6f4f5f4a7f5f0f4f7)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 331(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 331(_arch(_uni))))
		(_prcs
			(line__333(_arch 0 0 333(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__345(_arch 1 0 345(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622234772723 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 365))
	(_version ve4)
	(_time 1622234772724 2021.05.28 23:46:12)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7f7d2e7f2d282a697c796a202c7a29792b787a792c)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 375(_ent((i 2)))))
				(_port(_int Clk -1 0 376(_ent (_in))))
				(_port(_int Q0 -1 0 377(_ent (_in))))
				(_port(_int Start -1 0 378(_ent (_in))))
				(_port(_int Load -1 0 379(_ent (_out))))
				(_port(_int Shift -1 0 380(_ent (_out))))
				(_port(_int AddA -1 0 381(_ent (_out))))
				(_port(_int Done -1 0 382(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 386(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 387(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 387(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 387(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 387(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 388(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 388(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 392(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 393(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 393(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 394(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 394(_ent (_out))))
				(_port(_int Clk -1 0 395(_ent (_in))))
				(_port(_int Load -1 0 396(_ent (_in))))
				(_port(_int Shift -1 0 397(_ent (_in))))
				(_port(_int Clear -1 0 398(_ent (_in))))
				(_port(_int SerIn -1 0 399(_ent (_in))))
			)
		)
	)
	(_inst C 0 405(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 407(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 409(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 411(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 413(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 369(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 369(_arch(_uni))))
		(_sig(_int Qout 2 0 369(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 370(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 370(_arch(_uni))))
		(_sig(_int Aout 3 0 370(_arch(_uni))))
		(_sig(_int Load -1 0 371(_arch(_uni))))
		(_sig(_int Shift -1 0 371(_arch(_uni))))
		(_sig(_int AddA -1 0 371(_arch(_uni))))
		(_prcs
			(line__415(_arch 0 0 415(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622234819770 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622234819771 2021.05.28 23:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 55520257550252425053110e015306525153015250)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622234819834 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622234819835 2021.05.28 23:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9492949a94c3c182979481cbc491c292c0939192c7)
	(_ent
		(_time 1622224239481)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2508          1622234819895 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622234819896 2021.05.28 23:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d2d4d580d58485c5d5ddc58886d487d4d7d5d0d4d3)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_port(_int x 3 0 131(_ent (_in(_string \"0000"\)))))
				(_port(_int y 4 0 132(_ent (_in(_string \"0000000"\)))))
				(_port(_int result 5 0 133(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 148(_comp stage1_mult)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 131(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 132(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 133(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 137(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 6 0 137(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 138(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 7 0 138(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 139(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 8 0 139(_arch(_uni))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__144(_arch 1 0 144(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 156(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 3 -1)
)
I 000049 55 1078          1622234819963 analyser
(_unit VHDL(resultanalyser 0 180(analyser 0 181))
	(_version ve4)
	(_time 1622234819964 2021.05.28 23:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 11171716154746061513524a441710174417101742)
	(_ent
		(_time 1622224049835)
	)
	(_object
		(_port(_int CLK -1 0 181(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 182(_array -1((_dto i 10 i 0)))))
		(_port(_int Correct 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_port(_int myResult 0 0 182(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__185(_arch 0 0 185(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1538          1622234820064 ripple
(_unit VHDL(bist 0 202(ripple 0 203))
	(_version ve4)
	(_time 1622234820065 2021.05.28 23:47:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7e79787f222829697b7c6c2426797d797a787c7877)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 213(_ent . TestGenerator generator)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(answer))
			((Correct)(correct))
		)
	)
	(_inst G2 0 214(_ent . stage1_mult stage1_multBHV)
		(_gen
			((N)(_code 1))
			((M)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(answer(d_10_0)))
		)
	)
	(_inst G3 0 215(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((Correct)(correct))
			((myResult)(answer))
		)
	)
	(_object
		(_sig(_int CLK -1 0 204(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 205(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 205(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 206(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 206(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 207(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 2 0 207(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 208(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__212(_arch 0 0 212(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622234820199 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 242))
	(_version ve4)
	(_time 1622234820200 2021.05.28 23:47:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code fbfcfcabffacfaecfca9e9a1fcfda8fda8fdfefcf9)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 243(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 244(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 245(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 245(_arch(_uni))))
		(_prcs
			(line__248(_arch 0 0 248(_assignment(_trgt(6))(_sens(7)))))
			(line__249(_arch 1 0 249(_assignment(_trgt(3))(_sens(7)))))
			(line__250(_arch 2 0 250(_assignment(_trgt(5))(_sens(7)))))
			(line__251(_arch 3 0 251(_assignment(_trgt(4))(_sens(7)))))
			(line__253(_arch 4 0 253(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__276(_arch 5 0 276(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622234820297 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 308))
	(_version ve4)
	(_time 1622234820298 2021.05.28 23:47:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 595e5d5a540e094f5d5e4b035d5f585f5d5f5d5f5c)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__310(_arch 0 0 310(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622234820403 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 330))
	(_version ve4)
	(_time 1622234820404 2021.05.28 23:47:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c6c0c193c59195d09294d49c92c0c1c093c1c4c0c3)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 331(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 331(_arch(_uni))))
		(_prcs
			(line__333(_arch 0 0 333(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__345(_arch 1 0 345(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622234820606 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 365))
	(_version ve4)
	(_time 1622234820607 2021.05.28 23:47:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9197949f94c6c487929784cec294c797c5969497c2)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 375(_ent((i 2)))))
				(_port(_int Clk -1 0 376(_ent (_in))))
				(_port(_int Q0 -1 0 377(_ent (_in))))
				(_port(_int Start -1 0 378(_ent (_in))))
				(_port(_int Load -1 0 379(_ent (_out))))
				(_port(_int Shift -1 0 380(_ent (_out))))
				(_port(_int AddA -1 0 381(_ent (_out))))
				(_port(_int Done -1 0 382(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 386(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 387(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 387(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 387(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 387(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 388(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 388(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 392(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 393(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 393(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 394(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 394(_ent (_out))))
				(_port(_int Clk -1 0 395(_ent (_in))))
				(_port(_int Load -1 0 396(_ent (_in))))
				(_port(_int Shift -1 0 397(_ent (_in))))
				(_port(_int Clear -1 0 398(_ent (_in))))
				(_port(_int SerIn -1 0 399(_ent (_in))))
			)
		)
	)
	(_inst C 0 405(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 407(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 409(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 411(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 413(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 369(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 369(_arch(_uni))))
		(_sig(_int Qout 2 0 369(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 370(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 370(_arch(_uni))))
		(_sig(_int Aout 3 0 370(_arch(_uni))))
		(_sig(_int Load -1 0 371(_arch(_uni))))
		(_sig(_int Shift -1 0 371(_arch(_uni))))
		(_sig(_int AddA -1 0 371(_arch(_uni))))
		(_prcs
			(line__415(_arch 0 0 415(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622234927125 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622234927126 2021.05.28 23:48:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a5f1f7f3a5f2a2b2a0a3e1fef1a3f6a2a1a3f1a2a0)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622234927172 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622234927173 2021.05.28 23:48:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e3b6e6b1e4b4b6f5e0e3f6bcb3e6b5e5b7e4e6e5b0)
	(_ent
		(_time 1622224239481)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2575          1622234927348 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 128))
	(_version ve4)
	(_time 1622234927349 2021.05.28 23:48:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 80d5838e85d6d797878f97dad486d5868587828681)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_port(_int x 3 0 132(_ent (_in(_string \"0000"\)))))
				(_port(_int y 4 0 133(_ent (_in(_string \"0000000"\)))))
				(_port(_int result 5 0 134(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 149(_comp stage1_mult)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 132(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 133(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 134(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 138(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 6 0 138(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 139(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 7 0 139(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 140(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 8 0 140(_arch(_uni))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__145(_arch 1 0 145(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 157(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(1)(2)))))
			(line__170(_arch 3 0 170(_assignment(_trgt(4))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 4 -1)
)
I 000049 55 1076          1622234927424 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 182))
	(_version ve4)
	(_time 1622234927425 2021.05.28 23:48:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ce9bcb9b9e9899d9cacc8d959bc8cfc89bc8cfc89d)
	(_ent
		(_time 1622234927390)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__186(_arch 0 0 186(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1536          1622234927526 ripple
(_unit VHDL(bist 0 202(ripple 0 204))
	(_version ve4)
	(_time 1622234927527 2021.05.28 23:48:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2b7f212f707d7c3c2e293971732c282c2f2d292d22)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 214(_ent . TestGenerator generator)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(result))
			((Correct)(correct))
		)
	)
	(_inst G2 0 215(_ent . stage1_mult stage1_multBHV)
		(_gen
			((N)(_code 1))
			((M)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 216(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 205(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 206(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 206(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 207(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 207(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 208(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 208(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 209(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__213(_arch 0 0 213(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622234927682 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 243))
	(_version ve4)
	(_time 1622234927683 2021.05.28 23:48:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d783dc858680d6c0d085c58dd0d184d184d1d2d0d5)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 244(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 245(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 246(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 246(_arch(_uni))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment(_trgt(6))(_sens(7)))))
			(line__250(_arch 1 0 250(_assignment(_trgt(3))(_sens(7)))))
			(line__251(_arch 2 0 251(_assignment(_trgt(5))(_sens(7)))))
			(line__252(_arch 3 0 252(_assignment(_trgt(4))(_sens(7)))))
			(line__254(_arch 4 0 254(_prcs(_trgt(7))(_sens(0)(1)(2)(7)(8))(_dssslsensitivity 1)(_mon))))
			(line__277(_arch 5 0 277(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622234927800 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 309))
	(_version ve4)
	(_time 1622234927801 2021.05.28 23:48:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 45114d47441215534142571f414344434143414340)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__311(_arch 0 0 311(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622234927903 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 331))
	(_version ve4)
	(_time 1622234927904 2021.05.28 23:48:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b2e7b9e6b5e5e1a4e6e0a0e8e6b4b5b4e7b5b0b4b7)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 332(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 332(_arch(_uni))))
		(_prcs
			(line__334(_arch 0 0 334(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__346(_arch 1 0 346(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622234928063 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 366))
	(_version ve4)
	(_time 1622234928064 2021.05.28 23:48:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4e1b1c4d1f191b584d485b111d4b18481a494b481d)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 376(_ent((i 2)))))
				(_port(_int Clk -1 0 377(_ent (_in))))
				(_port(_int Q0 -1 0 378(_ent (_in))))
				(_port(_int Start -1 0 379(_ent (_in))))
				(_port(_int Load -1 0 380(_ent (_out))))
				(_port(_int Shift -1 0 381(_ent (_out))))
				(_port(_int AddA -1 0 382(_ent (_out))))
				(_port(_int Done -1 0 383(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 387(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 388(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 388(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 388(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 388(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 389(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 389(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 393(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 394(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 394(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 395(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 395(_ent (_out))))
				(_port(_int Clk -1 0 396(_ent (_in))))
				(_port(_int Load -1 0 397(_ent (_in))))
				(_port(_int Shift -1 0 398(_ent (_in))))
				(_port(_int Clear -1 0 399(_ent (_in))))
				(_port(_int SerIn -1 0 400(_ent (_in))))
			)
		)
	)
	(_inst C 0 406(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 408(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 410(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 412(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 414(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 370(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 370(_arch(_uni))))
		(_sig(_int Qout 2 0 370(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 371(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 371(_arch(_uni))))
		(_sig(_int Aout 3 0 371(_arch(_uni))))
		(_sig(_int Load -1 0 372(_arch(_uni))))
		(_sig(_int Shift -1 0 372(_arch(_uni))))
		(_sig(_int AddA -1 0 372(_arch(_uni))))
		(_prcs
			(line__416(_arch 0 0 416(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622235110342 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622235110343 2021.05.28 23:51:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 58560e5a550f5f4f5d5e1c030c5e0b5f5c5e0c5f5d)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622235110429 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622235110430 2021.05.28 23:51:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b5bab4e0b4e2e0a3b6b5a0eae5b0e3b3e1b2b0b3e6)
	(_ent
		(_time 1622224239481)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2575          1622235110500 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 128))
	(_version ve4)
	(_time 1622235110501 2021.05.28 23:51:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f4fbf2a4f5a2a3e3f3fbe3aea0f2a1f2f1f3f6f2f5)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_port(_int x 3 0 132(_ent (_in(_string \"0000"\)))))
				(_port(_int y 4 0 133(_ent (_in(_string \"0000000"\)))))
				(_port(_int result 5 0 134(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 149(_comp stage1_mult)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 132(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 133(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 134(_array -1((_dto i 10 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 138(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 6 0 138(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 139(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 7 0 139(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~136 0 140(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 8 0 140(_arch(_uni))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__145(_arch 1 0 145(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 157(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(1)(2)))))
			(line__170(_arch 3 0 170(_assignment(_trgt(4))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 4 -1)
)
I 000049 55 1076          1622235110522 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 182))
	(_version ve4)
	(_time 1622235110523 2021.05.28 23:51:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 131c12141545440417115048461512154615121540)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__186(_arch 0 0 186(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1537          1622235110562 ripple
(_unit VHDL(bist 0 202(ripple 0 204))
	(_version ve4)
	(_time 1622235110563 2021.05.28 23:51:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 323c333739646525373020686a353135363430343b)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 214(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(result))
			((Correct)(correct))
		)
	)
	(_inst G2 0 215(_ent . stage1_mult stage1_multBHV)
		(_gen
			((N)(_code 1))
			((M)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 216(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 205(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 206(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 206(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 207(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 207(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 208(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 208(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 209(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__213(_arch 0 0 213(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622235110601 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 243))
	(_version ve4)
	(_time 1622235110602 2021.05.28 23:51:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 616f6161363660766633733b666732673267646663)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 244(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 245(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 246(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 246(_arch(_uni))))
		(_prcs
			(line__249(_arch 0 0 249(_assignment(_trgt(6))(_sens(7)))))
			(line__250(_arch 1 0 250(_assignment(_trgt(3))(_sens(7)))))
			(line__251(_arch 2 0 251(_assignment(_trgt(5))(_sens(7)))))
			(line__252(_arch 3 0 252(_assignment(_trgt(4))(_sens(7)))))
			(line__254(_arch 4 0 254(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__277(_arch 5 0 277(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622235110642 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 309))
	(_version ve4)
	(_time 1622235110643 2021.05.28 23:51:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 909e929f94c7c086949782ca949691969496949695)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__311(_arch 0 0 311(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622235110660 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 331))
	(_version ve4)
	(_time 1622235110661 2021.05.28 23:51:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a0afa1f7a5f7f3b6f4f2b2faf4a6a7a6f5a7a2a6a5)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 332(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 332(_arch(_uni))))
		(_prcs
			(line__334(_arch 0 0 334(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__346(_arch 1 0 346(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622235110701 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 366))
	(_version ve4)
	(_time 1622235110702 2021.05.28 23:51:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bfb0bfeaede8eaa9bcb9aae0ecbae9b9ebb8bab9ec)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 376(_ent((i 2)))))
				(_port(_int Clk -1 0 377(_ent (_in))))
				(_port(_int Q0 -1 0 378(_ent (_in))))
				(_port(_int Start -1 0 379(_ent (_in))))
				(_port(_int Load -1 0 380(_ent (_out))))
				(_port(_int Shift -1 0 381(_ent (_out))))
				(_port(_int AddA -1 0 382(_ent (_out))))
				(_port(_int Done -1 0 383(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 387(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 388(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 388(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 388(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 388(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 389(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 389(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 393(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 394(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 394(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 395(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 395(_ent (_out))))
				(_port(_int Clk -1 0 396(_ent (_in))))
				(_port(_int Load -1 0 397(_ent (_in))))
				(_port(_int Shift -1 0 398(_ent (_in))))
				(_port(_int Clear -1 0 399(_ent (_in))))
				(_port(_int SerIn -1 0 400(_ent (_in))))
			)
		)
	)
	(_inst C 0 406(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 408(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 410(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 412(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 414(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 370(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 370(_arch(_uni))))
		(_sig(_int Qout 2 0 370(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 371(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 371(_arch(_uni))))
		(_sig(_int Aout 3 0 371(_arch(_uni))))
		(_sig(_int Load -1 0 372(_arch(_uni))))
		(_sig(_int Shift -1 0 372(_arch(_uni))))
		(_sig(_int AddA -1 0 372(_arch(_uni))))
		(_prcs
			(line__416(_arch 0 0 416(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622235195411 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622235195412 2021.05.28 23:53:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code aefbaff8fef9a9b9aba8eaf5faa8fda9aaa8faa9ab)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622235195531 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622235195532 2021.05.28 23:53:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1b4f4e1d4d4c4e0d181b0e444b1e4d1d4f1c1e1d48)
	(_ent
		(_time 1622224239481)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000049 55 1076          1622235195775 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 186))
	(_version ve4)
	(_time 1622235195776 2021.05.28 23:53:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 05560703055352120107465e500304035003040356)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__190(_arch 0 0 190(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1537          1622235195876 ripple
(_unit VHDL(bist 0 202(ripple 0 208))
	(_version ve4)
	(_time 1622235195877 2021.05.28 23:53:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7321717279252464767161292b747074777571757a)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 218(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(result))
			((Correct)(correct))
		)
	)
	(_inst G2 0 219(_ent . stage1_mult stage1_multBHV)
		(_gen
			((N)(_code 1))
			((M)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 220(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 209(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 210(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 210(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 211(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 211(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 212(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 212(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 213(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__217(_arch 0 0 217(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622235196023 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 247))
	(_version ve4)
	(_time 1622235196024 2021.05.28 23:53:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ffadfcafffa8fee8f8adeda5f8f9acf9acf9faf8fd)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 248(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 249(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 250(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 250(_arch(_uni))))
		(_prcs
			(line__253(_arch 0 0 253(_assignment(_trgt(6))(_sens(7)))))
			(line__254(_arch 1 0 254(_assignment(_trgt(3))(_sens(7)))))
			(line__255(_arch 2 0 255(_assignment(_trgt(5))(_sens(7)))))
			(line__256(_arch 3 0 256(_assignment(_trgt(4))(_sens(7)))))
			(line__258(_arch 4 0 258(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__281(_arch 5 0 281(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622235196089 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 313))
	(_version ve4)
	(_time 1622235196090 2021.05.28 23:53:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4e1c4e4c1f191e584a495c144a484f484a484a484b)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__315(_arch 0 0 315(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622235196202 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 335))
	(_version ve4)
	(_time 1622235196203 2021.05.28 23:53:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bbe8b8efecece8adefe9a9e1efbdbcbdeebcb9bdbe)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 336(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 336(_arch(_uni))))
		(_prcs
			(line__338(_arch 0 0 338(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__350(_arch 1 0 350(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622235196375 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 370))
	(_version ve4)
	(_time 1622235196376 2021.05.28 23:53:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 673466666430327164617238346231613360626134)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 380(_ent((i 2)))))
				(_port(_int Clk -1 0 381(_ent (_in))))
				(_port(_int Q0 -1 0 382(_ent (_in))))
				(_port(_int Start -1 0 383(_ent (_in))))
				(_port(_int Load -1 0 384(_ent (_out))))
				(_port(_int Shift -1 0 385(_ent (_out))))
				(_port(_int AddA -1 0 386(_ent (_out))))
				(_port(_int Done -1 0 387(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 391(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 392(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 392(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 392(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 392(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 393(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 393(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 397(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 398(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 398(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 399(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 399(_ent (_out))))
				(_port(_int Clk -1 0 400(_ent (_in))))
				(_port(_int Load -1 0 401(_ent (_in))))
				(_port(_int Shift -1 0 402(_ent (_in))))
				(_port(_int Clear -1 0 403(_ent (_in))))
				(_port(_int SerIn -1 0 404(_ent (_in))))
			)
		)
	)
	(_inst C 0 410(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 412(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 414(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 416(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 418(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 374(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 374(_arch(_uni))))
		(_sig(_int Qout 2 0 374(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 375(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 375(_arch(_uni))))
		(_sig(_int Aout 3 0 375(_arch(_uni))))
		(_sig(_int Load -1 0 376(_arch(_uni))))
		(_sig(_int Shift -1 0 376(_arch(_uni))))
		(_sig(_int AddA -1 0 376(_arch(_uni))))
		(_prcs
			(line__420(_arch 0 0 420(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622235270643 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622235270644 2021.05.28 23:54:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 90c0c09e95c797879596d4cbc496c3979496c49795)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622235270689 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622235270690 2021.05.28 23:54:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code affea8f9fdf8fab9acafbaf0ffaaf9a9fba8aaa9fc)
	(_ent
		(_time 1622224239481)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2821          1622235270761 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 128))
	(_version ve4)
	(_time 1622235270762 2021.05.28 23:54:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code fdacfdadacabaaeafaaeeaa7a9fba8fbf8fafffbfc)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_gen(_int N -2 0 131(_ent((i 4)))))
				(_gen(_int M -2 0 131(_ent((i 7)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 133(_array -1((_dto c 4 i 0)))))
				(_port(_int x 6 0 133(_ent (_in(_string \"0000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~13 0 134(_array -1((_dto c 5 i 0)))))
				(_port(_int y 7 0 134(_ent (_in(_string \"0000000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~13 0 135(_array -1((_dto c 6 i 0)))))
				(_port(_int result 8 0 135(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 150(_comp stage1_mult)
		(_gen
			((N)((i 4)))
			((M)((i 7)))
		)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_gen
				((N)((i 4)))
				((M)((i 7)))
			)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 139(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 3 0 139(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 140(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 4 0 140(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 141(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 5 0 141(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__146(_arch 1 0 146(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 162(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(1)(2)))))
			(line__175(_arch 3 0 175(_assignment(_trgt(4))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 7 -1)
)
I 000049 55 1076          1622235270844 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 187))
	(_version ve4)
	(_time 1622235270845 2021.05.28 23:54:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4c1d4b4e1a1a1b5b484e0f17194a4d4a194a4d4a1f)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__191(_arch 0 0 191(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1537          1622235270930 ripple
(_unit VHDL(bist 0 202(ripple 0 209))
	(_version ve4)
	(_time 1622235270931 2021.05.28 23:54:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a9f9aefea9fffebeacabbbf3f1aeaaaeadafabafa0)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 219(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(result))
			((Correct)(correct))
		)
	)
	(_inst G2 0 220(_ent . stage1_mult stage1_multBHV)
		(_gen
			((N)(_code 1))
			((M)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 221(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 210(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 211(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 211(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 212(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 212(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 213(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 213(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 214(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__218(_arch 0 0 218(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622235271075 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 248))
	(_version ve4)
	(_time 1622235271076 2021.05.28 23:54:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 36663333666137213164246c313065306530333134)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 249(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 250(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 251(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 251(_arch(_uni))))
		(_prcs
			(line__254(_arch 0 0 254(_assignment(_trgt(6))(_sens(7)))))
			(line__255(_arch 1 0 255(_assignment(_trgt(3))(_sens(7)))))
			(line__256(_arch 2 0 256(_assignment(_trgt(5))(_sens(7)))))
			(line__257(_arch 3 0 257(_assignment(_trgt(4))(_sens(7)))))
			(line__259(_arch 4 0 259(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__282(_arch 5 0 282(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622235271149 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 314))
	(_version ve4)
	(_time 1622235271150 2021.05.28 23:54:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 84d4838a84d3d492808396de808285828082808281)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__316(_arch 0 0 316(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622235271246 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 336))
	(_version ve4)
	(_time 1622235271247 2021.05.28 23:54:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e2b3e6b1e5b5b1f4b6b0f0b8b6e4e5e4b7e5e0e4e7)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 337(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 337(_arch(_uni))))
		(_prcs
			(line__339(_arch 0 0 339(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__351(_arch 1 0 351(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622235271377 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 371))
	(_version ve4)
	(_time 1622235271378 2021.05.28 23:54:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6e3f6a6f3f393b786d687b313d6b38683a696b683d)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 381(_ent((i 2)))))
				(_port(_int Clk -1 0 382(_ent (_in))))
				(_port(_int Q0 -1 0 383(_ent (_in))))
				(_port(_int Start -1 0 384(_ent (_in))))
				(_port(_int Load -1 0 385(_ent (_out))))
				(_port(_int Shift -1 0 386(_ent (_out))))
				(_port(_int AddA -1 0 387(_ent (_out))))
				(_port(_int Done -1 0 388(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 392(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 393(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 393(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 393(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 393(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 394(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 394(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 398(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 399(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 399(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 400(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 400(_ent (_out))))
				(_port(_int Clk -1 0 401(_ent (_in))))
				(_port(_int Load -1 0 402(_ent (_in))))
				(_port(_int Shift -1 0 403(_ent (_in))))
				(_port(_int Clear -1 0 404(_ent (_in))))
				(_port(_int SerIn -1 0 405(_ent (_in))))
			)
		)
	)
	(_inst C 0 411(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 413(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 415(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 417(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 419(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 375(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 375(_arch(_uni))))
		(_sig(_int Qout 2 0 375(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 376(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 376(_arch(_uni))))
		(_sig(_int Aout 3 0 376(_arch(_uni))))
		(_sig(_int Load -1 0 377(_arch(_uni))))
		(_sig(_int Shift -1 0 377(_arch(_uni))))
		(_sig(_int AddA -1 0 377(_arch(_uni))))
		(_prcs
			(line__421(_arch 0 0 421(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622235515034 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622235515035 2021.05.28 23:58:35)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 37603533356030203231736c633164303331633032)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622235515122 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622235515123 2021.05.28 23:58:35)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 85d3d08a84d2d093868590dad580d383d1828083d6)
	(_ent
		(_time 1622224239481)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 3)))
					((y)(y(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2818          1622235515212 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 128))
	(_version ve4)
	(_time 1622235515213 2021.05.28 23:58:35)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e3b5b1b0e5b5b4f4e4b0f4b9b7e5b6e5e6e4e1e5e2)
	(_ent
		(_time 1622224032942)
	)
	(_comp
		(stage1_mult
			(_object
				(_gen(_int N -2 0 131(_ent((i 4)))))
				(_gen(_int M -2 0 131(_ent((i 7)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 133(_array -1((_dto c 4 i 0)))))
				(_port(_int x 6 0 133(_ent (_in(_string \"0000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~13 0 134(_array -1((_dto c 5 i 0)))))
				(_port(_int y 7 0 134(_ent (_in(_string \"0000000"\)))))
				(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~13 0 135(_array -1((_dto c 6 i 0)))))
				(_port(_int result 8 0 135(_ent (_out(_string \"00000000000"\)))))
			)
		)
	)
	(_inst dut 0 150(_comp stage1_mult)
		(_gen
			((N)((i 4)))
			((M)((i 7)))
		)
		(_port
			((x)(xx))
			((y)(yy))
			((result)(answer))
		)
		(_use(_ent . stage1_mult)
			(_gen
				((N)((i 4)))
				((M)((i 7)))
			)
			(_port
				((x)(x))
				((y)(y))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 119(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 120(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 120(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int y 1 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 122(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 122(_ent(_out(_string \"00000000000"\)))))
		(_port(_int Correct 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 139(_array -1((_dto i 3 i 0)))))
		(_sig(_int xx 3 0 139(_arch(_uni(_string \"1111"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 140(_array -1((_dto i 6 i 0)))))
		(_sig(_int yy 4 0 140(_arch(_uni(_string \"0001010"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 141(_array -1((_dto i 10 i 0)))))
		(_sig(_int answer 5 0 141(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__146(_arch 1 0 146(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 162(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__175(_arch 3 0 175(_assignment(_trgt(4))(_sens(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 7 -1)
)
I 000049 55 1076          1622235515244 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 187))
	(_version ve4)
	(_time 1622235515245 2021.05.28 23:58:35)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 025700040554551506004159570403045704030451)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__191(_arch 0 0 191(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1537          1622235515274 ripple
(_unit VHDL(bist 0 202(ripple 0 209))
	(_version ve4)
	(_time 1622235515275 2021.05.28 23:58:35)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 21752325297776362423337b792622262527232728)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 219(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(result))
			((Correct)(correct))
		)
	)
	(_inst G2 0 220(_ent . stage1_mult stage1_multBHV)
		(_gen
			((N)(_code 1))
			((M)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 221(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 210(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 211(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 211(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 212(_array -1((_dto i 6 i 0)))))
		(_sig(_int y 1 0 212(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 213(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 213(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 214(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__218(_arch 0 0 218(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622235515304 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 248))
	(_version ve4)
	(_time 1622235515305 2021.05.28 23:58:35)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 40144342161741574712521a474613461346454742)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 249(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 250(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 251(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 251(_arch(_uni))))
		(_prcs
			(line__254(_arch 0 0 254(_assignment(_trgt(6))(_sens(7)))))
			(line__255(_arch 1 0 255(_assignment(_trgt(3))(_sens(7)))))
			(line__256(_arch 2 0 256(_assignment(_trgt(5))(_sens(7)))))
			(line__257(_arch 3 0 257(_assignment(_trgt(4))(_sens(7)))))
			(line__259(_arch 4 0 259(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__282(_arch 5 0 282(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622235515347 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 314))
	(_version ve4)
	(_time 1622235515348 2021.05.28 23:58:35)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6f3b6e6f3d383f796b687d356b696e696b696b696a)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__316(_arch 0 0 316(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622235515387 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 336))
	(_version ve4)
	(_time 1622235515388 2021.05.28 23:58:35)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8edb8c80ded9dd98dadc9cd4da888988db898c888b)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 337(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 337(_arch(_uni))))
		(_prcs
			(line__339(_arch 0 0 339(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__351(_arch 1 0 351(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622235515413 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 371))
	(_version ve4)
	(_time 1622235515414 2021.05.28 23:58:35)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code aefbadf8fff9fbb8ada8bbf1fdabf8a8faa9aba8fd)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 381(_ent((i 2)))))
				(_port(_int Clk -1 0 382(_ent (_in))))
				(_port(_int Q0 -1 0 383(_ent (_in))))
				(_port(_int Start -1 0 384(_ent (_in))))
				(_port(_int Load -1 0 385(_ent (_out))))
				(_port(_int Shift -1 0 386(_ent (_out))))
				(_port(_int AddA -1 0 387(_ent (_out))))
				(_port(_int Done -1 0 388(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 392(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 393(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 393(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 393(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 393(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 394(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 394(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 398(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 399(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 399(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 400(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 400(_ent (_out))))
				(_port(_int Clk -1 0 401(_ent (_in))))
				(_port(_int Load -1 0 402(_ent (_in))))
				(_port(_int Shift -1 0 403(_ent (_in))))
				(_port(_int Clear -1 0 404(_ent (_in))))
				(_port(_int SerIn -1 0 405(_ent (_in))))
			)
		)
	)
	(_inst C 0 411(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 413(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 415(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 417(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 419(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 375(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 375(_arch(_uni))))
		(_sig(_int Qout 2 0 375(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 376(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 376(_arch(_uni))))
		(_sig(_int Aout 3 0 376(_arch(_uni))))
		(_sig(_int Load -1 0 377(_arch(_uni))))
		(_sig(_int Shift -1 0 377(_arch(_uni))))
		(_sig(_int AddA -1 0 377(_arch(_uni))))
		(_prcs
			(line__421(_arch 0 0 421(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622236525059 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622236525060 2021.05.29 00:15:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9691ca9895c191819390d2cdc290c5919290c29193)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622236525199 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622236525200 2021.05.29 00:15:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 23252926247476352023367c732675257724262570)
	(_ent
		(_time 1622236525098)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000049 55 1076          1622236525352 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 158))
	(_version ve4)
	(_time 1622236525353 2021.05.29 00:15:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b0b6bbe4b5e6e7a7b4b2f3ebe5b6b1b6e5b6b1b6e3)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__162(_arch 0 0 162(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000051 55 1667          1622236525600 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 219))
	(_version ve4)
	(_time 1622236525601 2021.05.29 00:15:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b9beebede6eeb8aebeebabe3bebfeabfeabfbcbebb)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 220(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 221(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 222(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 222(_arch(_uni))))
		(_prcs
			(line__225(_arch 0 0 225(_assignment(_trgt(6))(_sens(7)))))
			(line__226(_arch 1 0 226(_assignment(_trgt(3))(_sens(7)))))
			(line__227(_arch 2 0 227(_assignment(_trgt(5))(_sens(7)))))
			(line__228(_arch 3 0 228(_assignment(_trgt(4))(_sens(7)))))
			(line__230(_arch 4 0 230(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__253(_arch 5 0 253(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622236525669 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 285))
	(_version ve4)
	(_time 1622236525670 2021.05.29 00:15:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f8ffa8a8f4afa8eefcffeaa2fcfef9fefcfefcfefd)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__287(_arch 0 0 287(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622236525753 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 307))
	(_version ve4)
	(_time 1622236525754 2021.05.29 00:15:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 46401644451115501214541c124041401341444043)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 308(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 308(_arch(_uni))))
		(_prcs
			(line__310(_arch 0 0 310(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__322(_arch 1 0 322(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622236525896 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 342))
	(_version ve4)
	(_time 1622236525897 2021.05.29 00:15:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e2e4b3b0e4b5b7f4e1e4f7bdb1e7b4e4b6e5e7e4b1)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 352(_ent((i 2)))))
				(_port(_int Clk -1 0 353(_ent (_in))))
				(_port(_int Q0 -1 0 354(_ent (_in))))
				(_port(_int Start -1 0 355(_ent (_in))))
				(_port(_int Load -1 0 356(_ent (_out))))
				(_port(_int Shift -1 0 357(_ent (_out))))
				(_port(_int AddA -1 0 358(_ent (_out))))
				(_port(_int Done -1 0 359(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 363(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 364(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 364(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 364(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 364(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 365(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 365(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 369(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 370(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 370(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 371(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 371(_ent (_out))))
				(_port(_int Clk -1 0 372(_ent (_in))))
				(_port(_int Load -1 0 373(_ent (_in))))
				(_port(_int Shift -1 0 374(_ent (_in))))
				(_port(_int Clear -1 0 375(_ent (_in))))
				(_port(_int SerIn -1 0 376(_ent (_in))))
			)
		)
	)
	(_inst C 0 382(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 384(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 386(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 388(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 390(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 346(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 346(_arch(_uni))))
		(_sig(_int Qout 2 0 346(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 347(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 347(_arch(_uni))))
		(_sig(_int Aout 3 0 347(_arch(_uni))))
		(_sig(_int Load -1 0 348(_arch(_uni))))
		(_sig(_int Shift -1 0 348(_arch(_uni))))
		(_sig(_int AddA -1 0 348(_arch(_uni))))
		(_prcs
			(line__392(_arch 0 0 392(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622236561972 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622236561973 2021.05.29 00:16:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d0878c83d587d7c7d5d6948b84d683d7d4d684d7d5)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622236562006 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622236562007 2021.05.29 00:16:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code efb9e4bdbdb8baf9eceffab0bfeab9e9bbe8eae9bc)
	(_ent
		(_time 1622236525097)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000049 55 1076          1622236562111 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 158))
	(_version ve4)
	(_time 1622236562112 2021.05.29 00:16:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5d0b565e0c0b0a4a595f1e06085b5c5b085b5c5b0e)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__162(_arch 0 0 162(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000051 55 1667          1622236562365 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 219))
	(_version ve4)
	(_time 1622236562366 2021.05.29 00:16:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 57000554060056405005450d505104510451525055)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 220(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 221(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 222(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 222(_arch(_uni))))
		(_prcs
			(line__225(_arch 0 0 225(_assignment(_trgt(6))(_sens(7)))))
			(line__226(_arch 1 0 226(_assignment(_trgt(3))(_sens(7)))))
			(line__227(_arch 2 0 227(_assignment(_trgt(5))(_sens(7)))))
			(line__228(_arch 3 0 228(_assignment(_trgt(4))(_sens(7)))))
			(line__230(_arch 4 0 230(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__253(_arch 5 0 253(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622236562471 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 285))
	(_version ve4)
	(_time 1622236562472 2021.05.29 00:16:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b5e2e5e1b4e2e5a3b1b2a7efb1b3b4b3b1b3b1b3b0)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__287(_arch 0 0 287(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622236562575 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 307))
	(_version ve4)
	(_time 1622236562576 2021.05.29 00:16:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 227472262575713476703078762425247725202427)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 308(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 308(_arch(_uni))))
		(_prcs
			(line__310(_arch 0 0 310(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__322(_arch 1 0 322(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622236562741 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 342))
	(_version ve4)
	(_time 1622236562742 2021.05.29 00:16:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ce989f9a9f999bd8cdc8db919dcb98c89ac9cbc89d)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 352(_ent((i 2)))))
				(_port(_int Clk -1 0 353(_ent (_in))))
				(_port(_int Q0 -1 0 354(_ent (_in))))
				(_port(_int Start -1 0 355(_ent (_in))))
				(_port(_int Load -1 0 356(_ent (_out))))
				(_port(_int Shift -1 0 357(_ent (_out))))
				(_port(_int AddA -1 0 358(_ent (_out))))
				(_port(_int Done -1 0 359(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 363(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 364(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 364(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 364(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 364(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 365(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 365(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 369(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 370(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 370(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 371(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 371(_ent (_out))))
				(_port(_int Clk -1 0 372(_ent (_in))))
				(_port(_int Load -1 0 373(_ent (_in))))
				(_port(_int Shift -1 0 374(_ent (_in))))
				(_port(_int Clear -1 0 375(_ent (_in))))
				(_port(_int SerIn -1 0 376(_ent (_in))))
			)
		)
	)
	(_inst C 0 382(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 384(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 386(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 388(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 390(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 346(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 346(_arch(_uni))))
		(_sig(_int Qout 2 0 346(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 347(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 347(_arch(_uni))))
		(_sig(_int Aout 3 0 347(_arch(_uni))))
		(_sig(_int Load -1 0 348(_arch(_uni))))
		(_sig(_int Shift -1 0 348(_arch(_uni))))
		(_sig(_int AddA -1 0 348(_arch(_uni))))
		(_prcs
			(line__392(_arch 0 0 392(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622236596826 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622236596827 2021.05.29 00:16:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ece9b8bebabbebfbe9eaa8b7b8eabfebe8eab8ebe9)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622236596872 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622236596873 2021.05.29 00:16:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1b1f191d4d4c4e0d181b0e444b1e4d1d4f1c1e1d48)
	(_ent
		(_time 1622236525097)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000049 55 1076          1622236596916 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 158))
	(_version ve4)
	(_time 1622236596917 2021.05.29 00:16:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4a4e49481e1c1d5d4e4809111f4c4b4c1f4c4b4c19)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__162(_arch 0 0 162(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622236596948 ripple
(_unit VHDL(bist 0 202(ripple 0 180))
	(_version ve4)
	(_time 1622236596949 2021.05.29 00:16:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 696c6a69693f3e7e6c6b7b33316e6a6e6d6f6b6f60)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 190(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 191(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 192(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 181(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 182(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 182(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 183(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 183(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 184(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 184(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 185(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622236597083 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 219))
	(_version ve4)
	(_time 1622236597084 2021.05.29 00:16:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e6e3e4b5b6b1e7f1e1b4f4bce1e0b5e0b5e0e3e1e4)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 220(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 221(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 222(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 222(_arch(_uni))))
		(_prcs
			(line__225(_arch 0 0 225(_assignment(_trgt(6))(_sens(7)))))
			(line__226(_arch 1 0 226(_assignment(_trgt(3))(_sens(7)))))
			(line__227(_arch 2 0 227(_assignment(_trgt(5))(_sens(7)))))
			(line__228(_arch 3 0 228(_assignment(_trgt(4))(_sens(7)))))
			(line__230(_arch 4 0 230(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__253(_arch 5 0 253(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622236597161 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 285))
	(_version ve4)
	(_time 1622236597162 2021.05.29 00:16:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 44414746441314524043561e404245424042404241)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__287(_arch 0 0 287(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622236597239 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 307))
	(_version ve4)
	(_time 1622236597240 2021.05.29 00:16:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8286828c85d5d194d6d090d8d6848584d785808487)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 308(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 308(_arch(_uni))))
		(_prcs
			(line__310(_arch 0 0 310(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__322(_arch 1 0 322(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622236597377 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 342))
	(_version ve4)
	(_time 1622236597378 2021.05.29 00:16:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0f0b0f085d585a190c091a505c0a59095b080a095c)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 352(_ent((i 2)))))
				(_port(_int Clk -1 0 353(_ent (_in))))
				(_port(_int Q0 -1 0 354(_ent (_in))))
				(_port(_int Start -1 0 355(_ent (_in))))
				(_port(_int Load -1 0 356(_ent (_out))))
				(_port(_int Shift -1 0 357(_ent (_out))))
				(_port(_int AddA -1 0 358(_ent (_out))))
				(_port(_int Done -1 0 359(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 363(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 364(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 364(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 364(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 364(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 365(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 365(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 369(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 370(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 370(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 371(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 371(_ent (_out))))
				(_port(_int Clk -1 0 372(_ent (_in))))
				(_port(_int Load -1 0 373(_ent (_in))))
				(_port(_int Shift -1 0 374(_ent (_in))))
				(_port(_int Clear -1 0 375(_ent (_in))))
				(_port(_int SerIn -1 0 376(_ent (_in))))
			)
		)
	)
	(_inst C 0 382(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 384(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 386(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 388(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 390(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 346(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 346(_arch(_uni))))
		(_sig(_int Qout 2 0 346(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 347(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 347(_arch(_uni))))
		(_sig(_int Aout 3 0 347(_arch(_uni))))
		(_sig(_int Load -1 0 348(_arch(_uni))))
		(_sig(_int Shift -1 0 348(_arch(_uni))))
		(_sig(_int AddA -1 0 348(_arch(_uni))))
		(_prcs
			(line__392(_arch 0 0 392(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622236706554 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622236706555 2021.05.29 00:18:26)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 92c0929c95c595859794d6c9c694c1959694c69597)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622236706656 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622236706657 2021.05.29 00:18:26)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f0a3a7a1f4a7a5e6f3f0e5afa0f5a6f6a4f7f5f6a3)
	(_ent
		(_time 1622236525097)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 1606          1622236706773 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622236706774 2021.05.29 00:18:26)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5d0e0c5e0c0b0a4a5b0a4a07095b085b585a5f5b5c)
	(_ent
		(_time 1622236525240)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 124(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 124(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 129(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 129(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 130(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 130(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((xx)(x)))(_trgt(4))(_sens(1)))))
			(line__135(_arch 1 0 135(_assignment(_alias((yy)(y)))(_trgt(5))(_sens(2)))))
			(line__138(_arch 2 0 138(_prcs(_trgt(4)(5)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 3 -1)
)
I 000049 55 1076          1622236706845 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 165))
	(_version ve4)
	(_time 1622236706846 2021.05.29 00:18:26)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bbe8ecefecedecacbfb9f8e0eebdbabdeebdbabde8)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__169(_arch 0 0 169(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622236706954 ripple
(_unit VHDL(bist 0 202(ripple 0 187))
	(_version ve4)
	(_time 1622236706955 2021.05.29 00:18:26)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 297b7d2d297f7e3e2c2b3b73712e2a2e2d2f2b2f20)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 197(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 198(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 199(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 188(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 189(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 189(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 190(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 190(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 191(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 191(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 192(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__196(_arch 0 0 196(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622236707176 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 226))
	(_version ve4)
	(_time 1622236707177 2021.05.29 00:18:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 035000055654021404511159040550055005060401)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 227(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 228(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 229(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 229(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_trgt(6))(_sens(7)))))
			(line__233(_arch 1 0 233(_assignment(_trgt(3))(_sens(7)))))
			(line__234(_arch 2 0 234(_assignment(_trgt(5))(_sens(7)))))
			(line__235(_arch 3 0 235(_assignment(_trgt(4))(_sens(7)))))
			(line__237(_arch 4 0 237(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__260(_arch 5 0 260(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622236707289 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 292))
	(_version ve4)
	(_time 1622236707290 2021.05.29 00:18:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 71227070742621677576632b757770777577757774)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__294(_arch 0 0 294(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622236707383 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 314))
	(_version ve4)
	(_time 1622236707384 2021.05.29 00:18:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ce9ccc9b9e999dd89a9cdc949ac8c9c89bc9ccc8cb)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 315(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 315(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 0 317(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__329(_arch 1 0 329(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622236707535 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 349))
	(_version ve4)
	(_time 1622236707536 2021.05.29 00:18:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6b39696a3d3c3e7d686d7e34386e3d6d3f6c6e6d38)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 359(_ent((i 2)))))
				(_port(_int Clk -1 0 360(_ent (_in))))
				(_port(_int Q0 -1 0 361(_ent (_in))))
				(_port(_int Start -1 0 362(_ent (_in))))
				(_port(_int Load -1 0 363(_ent (_out))))
				(_port(_int Shift -1 0 364(_ent (_out))))
				(_port(_int AddA -1 0 365(_ent (_out))))
				(_port(_int Done -1 0 366(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 370(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 371(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 371(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 372(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 372(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 376(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 377(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 378(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 378(_ent (_out))))
				(_port(_int Clk -1 0 379(_ent (_in))))
				(_port(_int Load -1 0 380(_ent (_in))))
				(_port(_int Shift -1 0 381(_ent (_in))))
				(_port(_int Clear -1 0 382(_ent (_in))))
				(_port(_int SerIn -1 0 383(_ent (_in))))
			)
		)
	)
	(_inst C 0 389(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 391(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 393(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 395(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 397(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 353(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 353(_arch(_uni))))
		(_sig(_int Qout 2 0 353(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 354(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 354(_arch(_uni))))
		(_sig(_int Aout 3 0 354(_arch(_uni))))
		(_sig(_int Load -1 0 355(_arch(_uni))))
		(_sig(_int Shift -1 0 355(_arch(_uni))))
		(_sig(_int AddA -1 0 355(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622236736072 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622236736073 2021.05.29 00:18:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dedd8a8d8e89d9c9dbd89a858ad88dd9dad88ad9db)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622236736182 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622236736183 2021.05.29 00:18:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4b4949481d1c1e5d484b5e141b4e1d4d1f4c4e4d18)
	(_ent
		(_time 1622236525097)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 1606          1622236736223 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622236736224 2021.05.29 00:18:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7a787f7b2e2c2d6d7c2d6d202e7c2f7c7f7d787c7b)
	(_ent
		(_time 1622236525240)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 124(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 124(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 129(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 129(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 130(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 130(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((xx)(x)))(_trgt(4))(_sens(1)))))
			(line__135(_arch 1 0 135(_assignment(_alias((yy)(y)))(_trgt(5))(_sens(2)))))
			(line__138(_arch 2 0 138(_prcs(_trgt(4)(5)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 3 -1)
)
I 000049 55 1076          1622236736232 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 165))
	(_version ve4)
	(_time 1622236736233 2021.05.29 00:18:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7a78797b2e2c2d6d7e7839212f7c7b7c2f7c7b7c29)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__169(_arch 0 0 169(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622236736272 ripple
(_unit VHDL(bist 0 202(ripple 0 187))
	(_version ve4)
	(_time 1622236736273 2021.05.29 00:18:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a9aaaafea9fffebeacabbbf3f1aeaaaeadafabafa0)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 197(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 198(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 199(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 188(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 189(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 189(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 190(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 190(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 191(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 191(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 192(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__196(_arch 0 0 196(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622236736327 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 226))
	(_version ve4)
	(_time 1622236736328 2021.05.29 00:18:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d8dbda8a868fd9cfdf8aca82dfde8bde8bdedddfda)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 227(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 228(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 229(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 229(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_trgt(6))(_sens(7)))))
			(line__233(_arch 1 0 233(_assignment(_trgt(3))(_sens(7)))))
			(line__234(_arch 2 0 234(_assignment(_trgt(5))(_sens(7)))))
			(line__235(_arch 3 0 235(_assignment(_trgt(4))(_sens(7)))))
			(line__237(_arch 4 0 237(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__260(_arch 5 0 260(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622236736355 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 292))
	(_version ve4)
	(_time 1622236736356 2021.05.29 00:18:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f7f4f7a7f4a0a7e1f3f0e5adf3f1f6f1f3f1f3f1f2)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__294(_arch 0 0 294(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622236736373 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 314))
	(_version ve4)
	(_time 1622236736374 2021.05.29 00:18:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 07050701055054115355155d530100015200050102)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 315(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 315(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 0 317(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__329(_arch 1 0 329(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622236736409 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 349))
	(_version ve4)
	(_time 1622236736410 2021.05.29 00:18:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 363437323461632035302369653360306231333065)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 359(_ent((i 2)))))
				(_port(_int Clk -1 0 360(_ent (_in))))
				(_port(_int Q0 -1 0 361(_ent (_in))))
				(_port(_int Start -1 0 362(_ent (_in))))
				(_port(_int Load -1 0 363(_ent (_out))))
				(_port(_int Shift -1 0 364(_ent (_out))))
				(_port(_int AddA -1 0 365(_ent (_out))))
				(_port(_int Done -1 0 366(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 370(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 371(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 371(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 372(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 372(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 376(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 377(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 378(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 378(_ent (_out))))
				(_port(_int Clk -1 0 379(_ent (_in))))
				(_port(_int Load -1 0 380(_ent (_in))))
				(_port(_int Shift -1 0 381(_ent (_in))))
				(_port(_int Clear -1 0 382(_ent (_in))))
				(_port(_int SerIn -1 0 383(_ent (_in))))
			)
		)
	)
	(_inst C 0 389(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 391(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 393(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 395(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 397(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 353(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 353(_arch(_uni))))
		(_sig(_int Qout 2 0 353(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 354(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 354(_arch(_uni))))
		(_sig(_int Aout 3 0 354(_arch(_uni))))
		(_sig(_int Load -1 0 355(_arch(_uni))))
		(_sig(_int Shift -1 0 355(_arch(_uni))))
		(_sig(_int AddA -1 0 355(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622236909873 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622236909874 2021.05.29 00:21:49)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c3939097c594c4d4c6c5879897c590c4c7c597c4c6)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622236909954 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622236909955 2021.05.29 00:21:49)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 21702a24247674372221347e712477277526242772)
	(_ent
		(_time 1622236525097)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 1606          1622236909993 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622236909994 2021.05.29 00:21:49)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 40114c42451617574617571a144615464547424641)
	(_ent
		(_time 1622236525240)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 124(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 124(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 129(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 129(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 130(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 130(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((xx)(x)))(_trgt(4))(_sens(1)))))
			(line__135(_arch 1 0 135(_assignment(_alias((yy)(y)))(_trgt(5))(_sens(2)))))
			(line__138(_arch 2 0 138(_prcs(_trgt(4)(5)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 3 -1)
)
I 000049 55 1076          1622236910021 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 165))
	(_version ve4)
	(_time 1622236910022 2021.05.29 00:21:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5f0e555c0c0908485b5d1c040a595e590a595e590c)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__169(_arch 0 0 169(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622236910061 ripple
(_unit VHDL(bist 0 202(ripple 0 187))
	(_version ve4)
	(_time 1622236910062 2021.05.29 00:21:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7e2e747f222829697b7c6c2426797d797a787c7877)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 197(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 198(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 199(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 188(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 189(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 189(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 190(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 190(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 191(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 191(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 192(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__196(_arch 0 0 196(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622236910125 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 226))
	(_version ve4)
	(_time 1622236910126 2021.05.29 00:21:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bdedb6e9bfeabcaabaefafe7babbeebbeebbb8babf)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 227(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 228(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 229(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 229(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_trgt(6))(_sens(7)))))
			(line__233(_arch 1 0 233(_assignment(_trgt(3))(_sens(7)))))
			(line__234(_arch 2 0 234(_assignment(_trgt(5))(_sens(7)))))
			(line__235(_arch 3 0 235(_assignment(_trgt(4))(_sens(7)))))
			(line__237(_arch 4 0 237(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__260(_arch 5 0 260(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622236910148 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 292))
	(_version ve4)
	(_time 1622236910149 2021.05.29 00:21:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dc8cd58e8b8b8ccad8dbce86d8dadddad8dad8dad9)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__294(_arch 0 0 294(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622236910162 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 314))
	(_version ve4)
	(_time 1622236910163 2021.05.29 00:21:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ecbde6bfbabbbffab8befeb6b8eaebeab9ebeeeae9)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 315(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 315(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 0 317(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__329(_arch 1 0 329(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622236910193 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 349))
	(_version ve4)
	(_time 1622236910194 2021.05.29 00:21:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0b5a010c5d5c5e1d080d1e54580e5d0d5f0c0e0d58)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 359(_ent((i 2)))))
				(_port(_int Clk -1 0 360(_ent (_in))))
				(_port(_int Q0 -1 0 361(_ent (_in))))
				(_port(_int Start -1 0 362(_ent (_in))))
				(_port(_int Load -1 0 363(_ent (_out))))
				(_port(_int Shift -1 0 364(_ent (_out))))
				(_port(_int AddA -1 0 365(_ent (_out))))
				(_port(_int Done -1 0 366(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 370(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 371(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 371(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 372(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 372(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 376(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 377(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 378(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 378(_ent (_out))))
				(_port(_int Clk -1 0 379(_ent (_in))))
				(_port(_int Load -1 0 380(_ent (_in))))
				(_port(_int Shift -1 0 381(_ent (_in))))
				(_port(_int Clear -1 0 382(_ent (_in))))
				(_port(_int SerIn -1 0 383(_ent (_in))))
			)
		)
	)
	(_inst C 0 389(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 391(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 393(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 395(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 397(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 353(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 353(_arch(_uni))))
		(_sig(_int Qout 2 0 353(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 354(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 354(_arch(_uni))))
		(_sig(_int Aout 3 0 354(_arch(_uni))))
		(_sig(_int Load -1 0 355(_arch(_uni))))
		(_sig(_int Shift -1 0 355(_arch(_uni))))
		(_sig(_int AddA -1 0 355(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622237011064 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622237011065 2021.05.29 00:23:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 16184110154111011310524d421045111210421113)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622237011139 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622237011140 2021.05.29 00:23:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 545b5456540301425754410b045102520053515207)
	(_ent
		(_time 1622236525097)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 1606          1622237011186 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622237011187 2021.05.29 00:23:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 838c848d85d5d49485d494d9d785d6858684818582)
	(_ent
		(_time 1622236525240)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 124(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 124(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 129(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 129(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 130(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 130(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((xx)(x)))(_trgt(4))(_sens(1)))))
			(line__135(_arch 1 0 135(_assignment(_alias((yy)(y)))(_trgt(5))(_sens(2)))))
			(line__138(_arch 2 0 138(_prcs(_trgt(4)(5)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 3 -1)
)
I 000049 55 1076          1622237011207 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 165))
	(_version ve4)
	(_time 1622237011208 2021.05.29 00:23:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a3aca2f4a5f5f4b4a7a1e0f8f6a5a2a5f6a5a2a5f0)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__169(_arch 0 0 169(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622237011259 ripple
(_unit VHDL(bist 0 202(ripple 0 187))
	(_version ve4)
	(_time 1622237011260 2021.05.29 00:23:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d1dfd083d98786c6d4d3c38b89d6d2d6d5d7d3d7d8)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 197(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 198(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 199(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 188(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 189(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 189(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 190(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 190(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 191(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 191(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 192(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__196(_arch 0 0 196(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622237011316 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 226))
	(_version ve4)
	(_time 1622237011317 2021.05.29 00:23:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 101e1717464711071742024a171643164316151712)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 227(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 228(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 229(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 229(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_trgt(6))(_sens(7)))))
			(line__233(_arch 1 0 233(_assignment(_trgt(3))(_sens(7)))))
			(line__234(_arch 2 0 234(_assignment(_trgt(5))(_sens(7)))))
			(line__235(_arch 3 0 235(_assignment(_trgt(4))(_sens(7)))))
			(line__237(_arch 4 0 237(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__260(_arch 5 0 260(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622237011345 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 292))
	(_version ve4)
	(_time 1622237011346 2021.05.29 00:23:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 202e2524247770362427327a242621262426242625)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__294(_arch 0 0 294(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622237011370 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 314))
	(_version ve4)
	(_time 1622237011371 2021.05.29 00:23:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3f30393a6c686c296b6d2d656b3938396a383d393a)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 315(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 315(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 0 317(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__329(_arch 1 0 329(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622237011409 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 349))
	(_version ve4)
	(_time 1622237011410 2021.05.29 00:23:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6e61696f3f393b786d687b313d6b38683a696b683d)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 359(_ent((i 2)))))
				(_port(_int Clk -1 0 360(_ent (_in))))
				(_port(_int Q0 -1 0 361(_ent (_in))))
				(_port(_int Start -1 0 362(_ent (_in))))
				(_port(_int Load -1 0 363(_ent (_out))))
				(_port(_int Shift -1 0 364(_ent (_out))))
				(_port(_int AddA -1 0 365(_ent (_out))))
				(_port(_int Done -1 0 366(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 370(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 371(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 371(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 372(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 372(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 376(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 377(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 378(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 378(_ent (_out))))
				(_port(_int Clk -1 0 379(_ent (_in))))
				(_port(_int Load -1 0 380(_ent (_in))))
				(_port(_int Shift -1 0 381(_ent (_in))))
				(_port(_int Clear -1 0 382(_ent (_in))))
				(_port(_int SerIn -1 0 383(_ent (_in))))
			)
		)
	)
	(_inst C 0 389(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 391(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 393(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 395(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 397(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 353(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 353(_arch(_uni))))
		(_sig(_int Qout 2 0 353(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 354(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 354(_arch(_uni))))
		(_sig(_int Aout 3 0 354(_arch(_uni))))
		(_sig(_int Load -1 0 355(_arch(_uni))))
		(_sig(_int Shift -1 0 355(_arch(_uni))))
		(_sig(_int AddA -1 0 355(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622237102468 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622237102469 2021.05.29 00:25:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 15464913154212021013514e411346121113411210)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622237102530 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622237102531 2021.05.29 00:25:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 53015851540406455053460c035605550754565500)
	(_ent
		(_time 1622236525097)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 1606          1622237102594 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622237102595 2021.05.29 00:25:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a1f3adf6a5f7f6b6a7f6b6fbf5a7f4a7a4a6a3a7a0)
	(_ent
		(_time 1622236525240)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 124(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 124(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 129(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 129(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 130(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 130(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((xx)(x)))(_trgt(4))(_sens(1)))))
			(line__135(_arch 1 0 135(_assignment(_alias((yy)(y)))(_trgt(5))(_sens(2)))))
			(line__138(_arch 2 0 138(_prcs(_trgt(4)(5)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 3 -1)
)
I 000049 55 1076          1622237102622 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 165))
	(_version ve4)
	(_time 1622237102623 2021.05.29 00:25:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b1e3bbe5b5e7e6a6b5b3f2eae4b7b0b7e4b7b0b7e2)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__169(_arch 0 0 169(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622237102687 ripple
(_unit VHDL(bist 0 202(ripple 0 187))
	(_version ve4)
	(_time 1622237102688 2021.05.29 00:25:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code efbce5bcb0b9b8f8eaedfdb5b7e8ece8ebe9ede9e6)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 197(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 198(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 199(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 188(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 189(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 189(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 190(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 190(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 191(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 191(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 192(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__196(_arch 0 0 196(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622237102733 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 226))
	(_version ve4)
	(_time 1622237102734 2021.05.29 00:25:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1e4d14191d491f09194c0c4419184d184d181b191c)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 227(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 228(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 229(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 229(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_trgt(6))(_sens(7)))))
			(line__233(_arch 1 0 233(_assignment(_trgt(3))(_sens(7)))))
			(line__234(_arch 2 0 234(_assignment(_trgt(5))(_sens(7)))))
			(line__235(_arch 3 0 235(_assignment(_trgt(4))(_sens(7)))))
			(line__237(_arch 4 0 237(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__260(_arch 5 0 260(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622237102762 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 292))
	(_version ve4)
	(_time 1622237102763 2021.05.29 00:25:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3d6e35386d6a6d2b393a2f67393b3c3b393b393b38)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__294(_arch 0 0 294(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622237102779 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 314))
	(_version ve4)
	(_time 1622237102780 2021.05.29 00:25:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4d1f464f1c1a1e5b191f5f17194b4a4b184a4f4b48)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 315(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 315(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 0 317(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__329(_arch 1 0 329(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622237102815 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 349))
	(_version ve4)
	(_time 1622237102816 2021.05.29 00:25:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7c2e767c2b2b296a7f7a69232f792a7a287b797a2f)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 359(_ent((i 2)))))
				(_port(_int Clk -1 0 360(_ent (_in))))
				(_port(_int Q0 -1 0 361(_ent (_in))))
				(_port(_int Start -1 0 362(_ent (_in))))
				(_port(_int Load -1 0 363(_ent (_out))))
				(_port(_int Shift -1 0 364(_ent (_out))))
				(_port(_int AddA -1 0 365(_ent (_out))))
				(_port(_int Done -1 0 366(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 370(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 371(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 371(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 372(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 372(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 376(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 377(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 378(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 378(_ent (_out))))
				(_port(_int Clk -1 0 379(_ent (_in))))
				(_port(_int Load -1 0 380(_ent (_in))))
				(_port(_int Shift -1 0 381(_ent (_in))))
				(_port(_int Clear -1 0 382(_ent (_in))))
				(_port(_int SerIn -1 0 383(_ent (_in))))
			)
		)
	)
	(_inst C 0 389(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 391(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 393(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 395(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 397(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 353(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 353(_arch(_uni))))
		(_sig(_int Qout 2 0 353(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 354(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 354(_arch(_uni))))
		(_sig(_int Aout 3 0 354(_arch(_uni))))
		(_sig(_int Load -1 0 355(_arch(_uni))))
		(_sig(_int Shift -1 0 355(_arch(_uni))))
		(_sig(_int AddA -1 0 355(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622237131027 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622237131028 2021.05.29 00:25:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a7a4f4f1a5f0a0b0a2a1e3fcf3a1f4a0a3a1f3a0a2)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622237131080 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622237131081 2021.05.29 00:25:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e6e4e2b4e4b1b3f0e5e6f3b9b6e3b0e0b2e1e3e0b5)
	(_ent
		(_time 1622237131043)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 41(_ent gms)))
		(_gen(_int M -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 1606          1622237131144 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622237131145 2021.05.29 00:25:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 24262820257273332273337e702271222123262225)
	(_ent
		(_time 1622236525240)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 124(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 124(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 129(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 129(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 130(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 130(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((xx)(x)))(_trgt(4))(_sens(1)))))
			(line__135(_arch 1 0 135(_assignment(_alias((yy)(y)))(_trgt(5))(_sens(2)))))
			(line__138(_arch 2 0 138(_prcs(_trgt(4)(5)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 3 -1)
)
I 000049 55 1076          1622237131175 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 165))
	(_version ve4)
	(_time 1622237131176 2021.05.29 00:25:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 434149414515145447410018164542451645424510)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__169(_arch 0 0 169(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622237131237 ripple
(_unit VHDL(bist 0 202(ripple 0 187))
	(_version ve4)
	(_time 1622237131238 2021.05.29 00:25:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8281888c89d4d595878090d8da858185868480848b)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 197(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 198(_ent . stage1_mult stage1_multBHV)
		(_gen
			((N)(_code 1))
			((M)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 199(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 188(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 189(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 189(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 190(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 190(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 191(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 191(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 192(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__196(_arch 0 0 196(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622237131292 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 226))
	(_version ve4)
	(_time 1622237131293 2021.05.29 00:25:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b1b2bae5e6e6b0a6b6e3a3ebb6b7e2b7e2b7b4b6b3)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 227(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 228(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 229(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 229(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_trgt(6))(_sens(7)))))
			(line__233(_arch 1 0 233(_assignment(_trgt(3))(_sens(7)))))
			(line__234(_arch 2 0 234(_assignment(_trgt(5))(_sens(7)))))
			(line__235(_arch 3 0 235(_assignment(_trgt(4))(_sens(7)))))
			(line__237(_arch 4 0 237(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__260(_arch 5 0 260(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622237131321 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 292))
	(_version ve4)
	(_time 1622237131322 2021.05.29 00:25:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d0d3d982d48780c6d4d7c28ad4d6d1d6d4d6d4d6d5)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__294(_arch 0 0 294(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622237131339 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 314))
	(_version ve4)
	(_time 1622237131340 2021.05.29 00:25:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e0e2eab3e5b7b3f6b4b2f2bab4e6e7e6b5e7e2e6e5)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 315(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 315(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 0 317(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__329(_arch 1 0 329(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622237131377 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 349))
	(_version ve4)
	(_time 1622237131378 2021.05.29 00:25:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0e0c04095f595b180d081b515d0b58085a090b085d)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 359(_ent((i 2)))))
				(_port(_int Clk -1 0 360(_ent (_in))))
				(_port(_int Q0 -1 0 361(_ent (_in))))
				(_port(_int Start -1 0 362(_ent (_in))))
				(_port(_int Load -1 0 363(_ent (_out))))
				(_port(_int Shift -1 0 364(_ent (_out))))
				(_port(_int AddA -1 0 365(_ent (_out))))
				(_port(_int Done -1 0 366(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 370(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 371(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 371(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 372(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 372(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 376(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 377(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 378(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 378(_ent (_out))))
				(_port(_int Clk -1 0 379(_ent (_in))))
				(_port(_int Load -1 0 380(_ent (_in))))
				(_port(_int Shift -1 0 381(_ent (_in))))
				(_port(_int Clear -1 0 382(_ent (_in))))
				(_port(_int SerIn -1 0 383(_ent (_in))))
			)
		)
	)
	(_inst C 0 389(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 391(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 393(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 395(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 397(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 353(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 353(_arch(_uni))))
		(_sig(_int Qout 2 0 353(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 354(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 354(_arch(_uni))))
		(_sig(_int Aout 3 0 354(_arch(_uni))))
		(_sig(_int Load -1 0 355(_arch(_uni))))
		(_sig(_int Shift -1 0 355(_arch(_uni))))
		(_sig(_int AddA -1 0 355(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622237253738 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622237253739 2021.05.29 00:27:33)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 06035501055101110300425d520055010200520103)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622237253813 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622237253814 2021.05.29 00:27:33)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 54505056540301425754410b045102520053515207)
	(_ent
		(_time 1622237253759)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 1606          1622237253880 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622237253881 2021.05.29 00:27:33)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9296919d95c4c58594c585c8c694c7949795909493)
	(_ent
		(_time 1622236525240)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 124(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 124(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 129(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 129(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 130(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 130(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((xx)(x)))(_trgt(4))(_sens(1)))))
			(line__135(_arch 1 0 135(_assignment(_alias((yy)(y)))(_trgt(5))(_sens(2)))))
			(line__138(_arch 2 0 138(_prcs(_trgt(4)(5)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 3 -1)
)
I 000049 55 1076          1622237253902 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 165))
	(_version ve4)
	(_time 1622237253903 2021.05.29 00:27:33)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a2a6a7f5a5f4f5b5a6a0e1f9f7a4a3a4f7a4a3a4f1)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__169(_arch 0 0 169(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622237253959 ripple
(_unit VHDL(bist 0 202(ripple 0 187))
	(_version ve4)
	(_time 1622237253960 2021.05.29 00:27:33)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e1e4e4b2e9b7b6f6e4e3f3bbb9e6e2e6e5e7e3e7e8)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 197(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 198(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 199(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 188(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 189(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 189(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 190(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 190(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 191(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 191(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 192(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__196(_arch 0 0 196(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622237254000 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 226))
	(_version ve4)
	(_time 1622237254001 2021.05.29 00:27:33)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 00050b06565701170752125a070653065306050702)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 227(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 228(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 229(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 229(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_trgt(6))(_sens(7)))))
			(line__233(_arch 1 0 233(_assignment(_trgt(3))(_sens(7)))))
			(line__234(_arch 2 0 234(_assignment(_trgt(5))(_sens(7)))))
			(line__235(_arch 3 0 235(_assignment(_trgt(4))(_sens(7)))))
			(line__237(_arch 4 0 237(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__260(_arch 5 0 260(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622237254031 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 292))
	(_version ve4)
	(_time 1622237254032 2021.05.29 00:27:34)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1f1a16184d484f091b180d451b191e191b191b191a)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__294(_arch 0 0 294(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622237254051 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 314))
	(_version ve4)
	(_time 1622237254052 2021.05.29 00:27:34)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3e3a343b6e696d286a6c2c646a3839386b393c383b)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 315(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 315(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 0 317(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__329(_arch 1 0 329(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622237254089 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 349))
	(_version ve4)
	(_time 1622237254090 2021.05.29 00:27:34)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5e5a555c0f090b485d584b010d5b08580a595b580d)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 359(_ent((i 2)))))
				(_port(_int Clk -1 0 360(_ent (_in))))
				(_port(_int Q0 -1 0 361(_ent (_in))))
				(_port(_int Start -1 0 362(_ent (_in))))
				(_port(_int Load -1 0 363(_ent (_out))))
				(_port(_int Shift -1 0 364(_ent (_out))))
				(_port(_int AddA -1 0 365(_ent (_out))))
				(_port(_int Done -1 0 366(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 370(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 371(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 371(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 372(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 372(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 376(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 377(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 378(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 378(_ent (_out))))
				(_port(_int Clk -1 0 379(_ent (_in))))
				(_port(_int Load -1 0 380(_ent (_in))))
				(_port(_int Shift -1 0 381(_ent (_in))))
				(_port(_int Clear -1 0 382(_ent (_in))))
				(_port(_int SerIn -1 0 383(_ent (_in))))
			)
		)
	)
	(_inst C 0 389(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 391(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 393(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 395(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 397(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 353(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 353(_arch(_uni))))
		(_sig(_int Qout 2 0 353(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 354(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 354(_arch(_uni))))
		(_sig(_int Aout 3 0 354(_arch(_uni))))
		(_sig(_int Load -1 0 355(_arch(_uni))))
		(_sig(_int Shift -1 0 355(_arch(_uni))))
		(_sig(_int AddA -1 0 355(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622237306950 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622237306951 2021.05.29 00:28:26)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d9df8b8ad58edecedcdf9d828ddf8adedddf8ddedc)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622237307120 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622237307121 2021.05.29 00:28:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8582818a84d2d093868590dad580d383d1828083d6)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 1606          1622237307241 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622237307242 2021.05.29 00:28:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 02050e040554551504551558560457040705000403)
	(_ent
		(_time 1622236525240)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 124(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 124(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 129(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 129(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 130(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 130(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((xx)(x)))(_trgt(4))(_sens(1)))))
			(line__135(_arch 1 0 135(_assignment(_alias((yy)(y)))(_trgt(5))(_sens(2)))))
			(line__138(_arch 2 0 138(_prcs(_trgt(4)(5)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 3 -1)
)
I 000049 55 1076          1622237307316 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 165))
	(_version ve4)
	(_time 1622237307317 2021.05.29 00:28:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 40474a42451617574442031b154641461546414613)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__169(_arch 0 0 169(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622237307405 ripple
(_unit VHDL(bist 0 202(ripple 0 187))
	(_version ve4)
	(_time 1622237307406 2021.05.29 00:28:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9e989491c2c8c9899b9c8cc4c6999d999a989c9897)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 197(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 198(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 199(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 188(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 189(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 189(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 190(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 190(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 191(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 191(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 192(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__196(_arch 0 0 196(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622237307546 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 226))
	(_version ve4)
	(_time 1622237307547 2021.05.29 00:28:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2b2d212f2f7c2a3c2c7939712c2d782d782d2e2c29)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 227(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 228(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 229(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 229(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_trgt(6))(_sens(7)))))
			(line__233(_arch 1 0 233(_assignment(_trgt(3))(_sens(7)))))
			(line__234(_arch 2 0 234(_assignment(_trgt(5))(_sens(7)))))
			(line__235(_arch 3 0 235(_assignment(_trgt(4))(_sens(7)))))
			(line__237(_arch 4 0 237(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__260(_arch 5 0 260(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622237307610 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 292))
	(_version ve4)
	(_time 1622237307611 2021.05.29 00:28:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 696f6169643e397f6d6e7b336d6f686f6d6f6d6f6c)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__294(_arch 0 0 294(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622237307699 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 314))
	(_version ve4)
	(_time 1622237307700 2021.05.29 00:28:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c7c0cc92c59094d19395d59d93c1c0c192c0c5c1c2)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 315(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 315(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 0 317(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__329(_arch 1 0 329(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622237307848 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 349))
	(_version ve4)
	(_time 1622237307849 2021.05.29 00:28:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 54530656540301425752410b075102520053515207)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 359(_ent((i 2)))))
				(_port(_int Clk -1 0 360(_ent (_in))))
				(_port(_int Q0 -1 0 361(_ent (_in))))
				(_port(_int Start -1 0 362(_ent (_in))))
				(_port(_int Load -1 0 363(_ent (_out))))
				(_port(_int Shift -1 0 364(_ent (_out))))
				(_port(_int AddA -1 0 365(_ent (_out))))
				(_port(_int Done -1 0 366(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 370(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 371(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 371(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 372(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 372(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 376(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 377(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 378(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 378(_ent (_out))))
				(_port(_int Clk -1 0 379(_ent (_in))))
				(_port(_int Load -1 0 380(_ent (_in))))
				(_port(_int Shift -1 0 381(_ent (_in))))
				(_port(_int Clear -1 0 382(_ent (_in))))
				(_port(_int SerIn -1 0 383(_ent (_in))))
			)
		)
	)
	(_inst C 0 389(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 391(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 393(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 395(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 397(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 353(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 353(_arch(_uni))))
		(_sig(_int Qout 2 0 353(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 354(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 354(_arch(_uni))))
		(_sig(_int Aout 3 0 354(_arch(_uni))))
		(_sig(_int Load -1 0 355(_arch(_uni))))
		(_sig(_int Shift -1 0 355(_arch(_uni))))
		(_sig(_int AddA -1 0 355(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
V 000051 55 4649          1622237307990 behavioral
(_unit VHDL(top_mult 0 409(behavioral 0 416))
	(_version ve4)
	(_time 1622237307991 2021.05.29 00:28:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f0f7a5a0a6a6a4e5a2f0b4aba4f6a3f7f4f7f4f6a6)
	(_ent
		(_time 1622237307895)
	)
	(_comp
		(mult
			(_object
				(_port(_int a -2 0 421(_ent (_in))))
				(_port(_int b -2 0 422(_ent (_in))))
				(_port(_int pin -2 0 423(_ent (_in))))
				(_port(_int cin -2 0 424(_ent (_in))))
				(_port(_int pout -2 0 425(_ent (_out))))
				(_port(_int cout -2 0 426(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 438(_for 5 )
		(_generate n_loop 0 439(_for 10 )
			(_inst mult_inst 0 440(_comp mult)
				(_port
					((a)(a(_object 3)))
					((b)(b(_object 2)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_implicit)
					(_port
						((a)(a))
						((b)(b))
						((pin)(pin))
						((cin)(cin))
						((pout)(pout))
						((cout)(cout))
					)
				)
			)
			(_object
				(_cnst(_int j 10 0 439(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 438(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 439(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 451(_for 6 )
		(_object
			(_cnst(_int j 6 0 451(_arch)))
			(_prcs
				(line__452(_arch 0 0 452(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 455(_for 7 )
		(_generate cin_nloop 0 456(_for 11 )
			(_object
				(_cnst(_int j 11 0 456(_arch)))
				(_prcs
					(line__457(_arch 1 0 457(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 455(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 456(_scalar (_to i 0 c 16))))
			(_prcs
				(line__459(_arch 2 0 459(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 462(_for 8 )
		(_generate pin_nloop 0 464(_for 12 )
			(_object
				(_cnst(_int j 12 0 464(_arch)))
				(_prcs
					(line__465(_arch 4 0 465(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 462(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 464(_scalar (_to i 1 c 27))))
			(_prcs
				(line__463(_arch 3 0 463(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 469(_for 9 )
		(_object
			(_cnst(_int j 9 0 469(_arch)))
			(_prcs
				(line__470(_arch 5 0 470(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int N -1 0 410(_ent gms)))
		(_gen(_int M -1 0 410(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 411(_array -2((_dto c 32 i 0)))))
		(_port(_int a 0 0 411(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 412(_array -2((_dto c 33 i 0)))))
		(_port(_int b 1 0 412(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 413(_array -2((_dto c 34 i 0)))))
		(_port(_int prod 2 0 413(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 430(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 430(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 431(_arch(_uni))))
		(_sig(_int cout 4 0 432(_arch(_uni))))
		(_sig(_int pin 4 0 433(_arch(_uni))))
		(_sig(_int pout 4 0 434(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 438(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 451(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 455(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 462(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 469(_scalar (_to i 0 c 41))))
		(_prcs
			(line__473(_arch 6 0 473(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__474(_arch 7 0 474(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behavioral 54 -1)
)
I 000048 55 800           1622281760591 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622281760592 2021.05.29 12:49:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e2e1b3b0e5b5e5f5e7e4a6b9b6e4b1e5e6e4b6e5e7)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622281760795 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622281760796 2021.05.29 12:49:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code adafa8fbfdfaf8bbaeadb8f2fda8fbabf9aaa8abfe)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 1606          1622281760926 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622281760927 2021.05.29 12:49:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 393b3a3c356f6e2e3f6e2e636d3f6c3f3c3e3b3f38)
	(_ent
		(_time 1622236525240)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 124(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 124(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 129(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 129(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 130(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 130(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((xx)(x)))(_trgt(4))(_sens(1)))))
			(line__135(_arch 1 0 135(_assignment(_alias((yy)(y)))(_trgt(5))(_sens(2)))))
			(line__138(_arch 2 0 138(_prcs(_trgt(4)(5)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 3 -1)
)
I 000049 55 1076          1622281761014 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 165))
	(_version ve4)
	(_time 1622281761015 2021.05.29 12:49:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8785828985d1d0908385c4dcd2818681d2818681d4)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__169(_arch 0 0 169(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622281761113 ripple
(_unit VHDL(bist 0 202(ripple 0 187))
	(_version ve4)
	(_time 1622281761114 2021.05.29 12:49:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f5f6f0a5f9a3a2e2f0f7e7afadf2f6f2f1f3f7f3fc)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 197(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 198(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 199(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 188(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 189(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 189(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 190(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 190(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 191(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 191(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 192(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__196(_arch 0 0 196(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622281761279 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 226))
	(_version ve4)
	(_time 1622281761280 2021.05.29 12:49:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 91929a9ec6c6908696c383cb9697c297c297949693)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 227(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 228(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 229(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 229(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_trgt(6))(_sens(7)))))
			(line__233(_arch 1 0 233(_assignment(_trgt(3))(_sens(7)))))
			(line__234(_arch 2 0 234(_assignment(_trgt(5))(_sens(7)))))
			(line__235(_arch 3 0 235(_assignment(_trgt(4))(_sens(7)))))
			(line__237(_arch 4 0 237(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__260(_arch 5 0 260(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622281761368 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 292))
	(_version ve4)
	(_time 1622281761369 2021.05.29 12:49:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dfdcd68d8d888fc9dbd8cd85dbd9ded9dbd9dbd9da)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__294(_arch 0 0 294(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622281761460 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 314))
	(_version ve4)
	(_time 1622281761461 2021.05.29 12:49:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4d4f464f1c1a1e5b191f5f17194b4a4b184a4f4b48)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 315(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 315(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 0 317(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__329(_arch 1 0 329(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622281761585 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 349))
	(_version ve4)
	(_time 1622281761586 2021.05.29 12:49:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bab8b0efefedefacb9bcafe5e9bfecbceebdbfbce9)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 359(_ent((i 2)))))
				(_port(_int Clk -1 0 360(_ent (_in))))
				(_port(_int Q0 -1 0 361(_ent (_in))))
				(_port(_int Start -1 0 362(_ent (_in))))
				(_port(_int Load -1 0 363(_ent (_out))))
				(_port(_int Shift -1 0 364(_ent (_out))))
				(_port(_int AddA -1 0 365(_ent (_out))))
				(_port(_int Done -1 0 366(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 370(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 371(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 371(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 372(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 372(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 376(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 377(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 378(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 378(_ent (_out))))
				(_port(_int Clk -1 0 379(_ent (_in))))
				(_port(_int Load -1 0 380(_ent (_in))))
				(_port(_int Shift -1 0 381(_ent (_in))))
				(_port(_int Clear -1 0 382(_ent (_in))))
				(_port(_int SerIn -1 0 383(_ent (_in))))
			)
		)
	)
	(_inst C 0 389(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 391(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 393(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 395(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 397(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 353(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 353(_arch(_uni))))
		(_sig(_int Qout 2 0 353(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 354(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 354(_arch(_uni))))
		(_sig(_int Aout 3 0 354(_arch(_uni))))
		(_sig(_int Load -1 0 355(_arch(_uni))))
		(_sig(_int Shift -1 0 355(_arch(_uni))))
		(_sig(_int AddA -1 0 355(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1667          1622371829322 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 226))
	(_version ve4)
	(_time 1622371829323 2021.05.30 13:50:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e0b7b0b3b6b7e1f7e7b2f2bae7e6b3e6b3e6e5e7e2)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 227(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 228(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 229(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 229(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_trgt(6))(_sens(7)))))
			(line__233(_arch 1 0 233(_assignment(_trgt(3))(_sens(7)))))
			(line__234(_arch 2 0 234(_assignment(_trgt(5))(_sens(7)))))
			(line__235(_arch 3 0 235(_assignment(_trgt(4))(_sens(7)))))
			(line__237(_arch 4 0 237(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__260(_arch 5 0 260(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622371829347 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 292))
	(_version ve4)
	(_time 1622371829348 2021.05.30 13:50:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ffa8adafada8afe9fbf8eda5fbf9fef9fbf9fbf9fa)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__294(_arch 0 0 294(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622371829370 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 314))
	(_version ve4)
	(_time 1622371829371 2021.05.30 13:50:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0f5959095c585c195b5d1d555b0908095a080d090a)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 315(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 315(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 0 317(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__329(_arch 1 0 329(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622371829397 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 349))
	(_version ve4)
	(_time 1622371829398 2021.05.30 13:50:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2e78792b7f797b382d283b717d2b78287a292b287d)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 359(_ent((i 2)))))
				(_port(_int Clk -1 0 360(_ent (_in))))
				(_port(_int Q0 -1 0 361(_ent (_in))))
				(_port(_int Start -1 0 362(_ent (_in))))
				(_port(_int Load -1 0 363(_ent (_out))))
				(_port(_int Shift -1 0 364(_ent (_out))))
				(_port(_int AddA -1 0 365(_ent (_out))))
				(_port(_int Done -1 0 366(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 370(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 371(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 371(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 372(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 372(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 376(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 377(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 378(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 378(_ent (_out))))
				(_port(_int Clk -1 0 379(_ent (_in))))
				(_port(_int Load -1 0 380(_ent (_in))))
				(_port(_int Shift -1 0 381(_ent (_in))))
				(_port(_int Clear -1 0 382(_ent (_in))))
				(_port(_int SerIn -1 0 383(_ent (_in))))
			)
		)
	)
	(_inst C 0 389(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 391(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 393(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 395(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 397(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 353(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 353(_arch(_uni))))
		(_sig(_int Qout 2 0 353(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 354(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 354(_arch(_uni))))
		(_sig(_int Aout 3 0 354(_arch(_uni))))
		(_sig(_int Load -1 0 355(_arch(_uni))))
		(_sig(_int Shift -1 0 355(_arch(_uni))))
		(_sig(_int AddA -1 0 355(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1667          1622372717018 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 226))
	(_version ve4)
	(_time 1622372717019 2021.05.30 14:05:17)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 77727c76262076607025652d707124712471727075)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 227(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 228(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 229(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 229(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_trgt(6))(_sens(7)))))
			(line__233(_arch 1 0 233(_assignment(_trgt(3))(_sens(7)))))
			(line__234(_arch 2 0 234(_assignment(_trgt(5))(_sens(7)))))
			(line__235(_arch 3 0 235(_assignment(_trgt(4))(_sens(7)))))
			(line__237(_arch 4 0 237(_prcs(_trgt(7))(_sens(0)(1)(2)(7)(8))(_dssslsensitivity 1)(_mon))))
			(line__260(_arch 5 0 260(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622372717035 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 292))
	(_version ve4)
	(_time 1622372717036 2021.05.30 14:05:17)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 87828e8984d0d791838095dd838186818381838182)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__294(_arch 0 0 294(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622372717041 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 314))
	(_version ve4)
	(_time 1622372717042 2021.05.30 14:05:17)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 87838d8985d0d491d3d595ddd3818081d280858182)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 315(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 315(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 0 317(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__329(_arch 1 0 329(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622372717053 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 349))
	(_version ve4)
	(_time 1622372717054 2021.05.30 14:05:17)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 96929d9894c1c380959083c9c593c090c2919390c5)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 359(_ent((i 2)))))
				(_port(_int Clk -1 0 360(_ent (_in))))
				(_port(_int Q0 -1 0 361(_ent (_in))))
				(_port(_int Start -1 0 362(_ent (_in))))
				(_port(_int Load -1 0 363(_ent (_out))))
				(_port(_int Shift -1 0 364(_ent (_out))))
				(_port(_int AddA -1 0 365(_ent (_out))))
				(_port(_int Done -1 0 366(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 370(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 371(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 371(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 372(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 372(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 376(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 377(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 378(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 378(_ent (_out))))
				(_port(_int Clk -1 0 379(_ent (_in))))
				(_port(_int Load -1 0 380(_ent (_in))))
				(_port(_int Shift -1 0 381(_ent (_in))))
				(_port(_int Clear -1 0 382(_ent (_in))))
				(_port(_int SerIn -1 0 383(_ent (_in))))
			)
		)
	)
	(_inst C 0 389(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 391(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 393(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 395(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 397(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 353(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 353(_arch(_uni))))
		(_sig(_int Qout 2 0 353(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 354(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 354(_arch(_uni))))
		(_sig(_int Aout 3 0 354(_arch(_uni))))
		(_sig(_int Load -1 0 355(_arch(_uni))))
		(_sig(_int Shift -1 0 355(_arch(_uni))))
		(_sig(_int AddA -1 0 355(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1667          1622372754297 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 226))
	(_version ve4)
	(_time 1622372754298 2021.05.30 14:05:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 095c5b0f565e081e0e5b1b530e0f5a0f5a0f0c0e0b)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 227(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 228(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 229(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 229(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_trgt(6))(_sens(7)))))
			(line__233(_arch 1 0 233(_assignment(_trgt(3))(_sens(7)))))
			(line__234(_arch 2 0 234(_assignment(_trgt(5))(_sens(7)))))
			(line__235(_arch 3 0 235(_assignment(_trgt(4))(_sens(7)))))
			(line__237(_arch 4 0 237(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__260(_arch 5 0 260(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622372754318 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 292))
	(_version ve4)
	(_time 1622372754319 2021.05.30 14:05:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 287d782c247f783e2c2f3a722c2e292e2c2e2c2e2d)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__294(_arch 0 0 294(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622372754324 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 314))
	(_version ve4)
	(_time 1622372754325 2021.05.30 14:05:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 287c7b2c257f7b3e7c7a3a727c2e2f2e7d2f2a2e2d)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 315(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 315(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 0 317(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__329(_arch 1 0 329(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622372754333 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 349))
	(_version ve4)
	(_time 1622372754334 2021.05.30 14:05:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 386c6a3c346f6d2e3b3e2d676b3d6e3e6c3f3d3e6b)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 359(_ent((i 2)))))
				(_port(_int Clk -1 0 360(_ent (_in))))
				(_port(_int Q0 -1 0 361(_ent (_in))))
				(_port(_int Start -1 0 362(_ent (_in))))
				(_port(_int Load -1 0 363(_ent (_out))))
				(_port(_int Shift -1 0 364(_ent (_out))))
				(_port(_int AddA -1 0 365(_ent (_out))))
				(_port(_int Done -1 0 366(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 370(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 371(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 371(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 372(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 372(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 376(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 377(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 378(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 378(_ent (_out))))
				(_port(_int Clk -1 0 379(_ent (_in))))
				(_port(_int Load -1 0 380(_ent (_in))))
				(_port(_int Shift -1 0 381(_ent (_in))))
				(_port(_int Clear -1 0 382(_ent (_in))))
				(_port(_int SerIn -1 0 383(_ent (_in))))
			)
		)
	)
	(_inst C 0 389(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 391(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 393(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 395(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 397(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 353(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 353(_arch(_uni))))
		(_sig(_int Qout 2 0 353(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 354(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 354(_arch(_uni))))
		(_sig(_int Aout 3 0 354(_arch(_uni))))
		(_sig(_int Load -1 0 355(_arch(_uni))))
		(_sig(_int Shift -1 0 355(_arch(_uni))))
		(_sig(_int AddA -1 0 355(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1390          1622372754340 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 412))
	(_version ve4)
	(_time 1622372754341 2021.05.30 14:05:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 386c6d3d326f6f2e30372a626a3f3d3e313f3c3f3c)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 420(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 413(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 413(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 413(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 414(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 414(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 415(_arch(_uni))))
		(_sig(_int Clk -1 0 415(_arch(_uni))))
		(_sig(_int Done -1 0 415(_arch(_uni))))
		(_prcs
			(line__422(_arch 0 0 422(_assignment(_trgt(4))(_sens(4)))))
			(line__424(_arch 1 0 424(_assignment(_trgt(3))(_sens(3)))))
			(line__426(_arch 2 0 426(_assignment(_trgt(0)))))
			(line__427(_arch 3 0 427(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019)
		(33686274)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000051 55 1667          1622372908700 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 226))
	(_version ve4)
	(_time 1622372908701 2021.05.30 14:08:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2f2b292b2f782e38287d3d7528297c297c292a282d)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 227(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 228(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 229(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 229(_arch(_uni))))
		(_prcs
			(line__232(_arch 0 0 232(_assignment(_trgt(6))(_sens(7)))))
			(line__233(_arch 1 0 233(_assignment(_trgt(3))(_sens(7)))))
			(line__234(_arch 2 0 234(_assignment(_trgt(5))(_sens(7)))))
			(line__235(_arch 3 0 235(_assignment(_trgt(4))(_sens(7)))))
			(line__237(_arch 4 0 237(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__260(_arch 5 0 260(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622372908713 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 292))
	(_version ve4)
	(_time 1622372908714 2021.05.30 14:08:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3f3b3b3a6d686f293b382d653b393e393b393b393a)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__294(_arch 0 0 294(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622372908719 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 314))
	(_version ve4)
	(_time 1622372908720 2021.05.30 14:08:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3f3a383a6c686c296b6d2d656b3938396a383d393a)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 315(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 315(_arch(_uni))))
		(_prcs
			(line__317(_arch 0 0 317(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__329(_arch 1 0 329(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622372908725 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 349))
	(_version ve4)
	(_time 1622372908726 2021.05.30 14:08:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4e4b484d1f191b584d485b111d4b18481a494b481d)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 359(_ent((i 2)))))
				(_port(_int Clk -1 0 360(_ent (_in))))
				(_port(_int Q0 -1 0 361(_ent (_in))))
				(_port(_int Start -1 0 362(_ent (_in))))
				(_port(_int Load -1 0 363(_ent (_out))))
				(_port(_int Shift -1 0 364(_ent (_out))))
				(_port(_int AddA -1 0 365(_ent (_out))))
				(_port(_int Done -1 0 366(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 370(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 371(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 371(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 371(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 372(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 372(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 376(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 377(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 378(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 378(_ent (_out))))
				(_port(_int Clk -1 0 379(_ent (_in))))
				(_port(_int Load -1 0 380(_ent (_in))))
				(_port(_int Shift -1 0 381(_ent (_in))))
				(_port(_int Clear -1 0 382(_ent (_in))))
				(_port(_int SerIn -1 0 383(_ent (_in))))
			)
		)
	)
	(_inst C 0 389(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 391(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 393(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 395(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 397(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 353(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 353(_arch(_uni))))
		(_sig(_int Qout 2 0 353(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 354(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 354(_arch(_uni))))
		(_sig(_int Aout 3 0 354(_arch(_uni))))
		(_sig(_int Load -1 0 355(_arch(_uni))))
		(_sig(_int Shift -1 0 355(_arch(_uni))))
		(_sig(_int AddA -1 0 355(_arch(_uni))))
		(_prcs
			(line__399(_arch 0 0 399(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1390          1622372908731 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 412))
	(_version ve4)
	(_time 1622372908732 2021.05.30 14:08:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4e4b4f4c1919195846415c141c494b4847494a494a)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 420(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 413(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 413(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 413(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 414(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 414(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 415(_arch(_uni))))
		(_sig(_int Clk -1 0 415(_arch(_uni))))
		(_sig(_int Done -1 0 415(_arch(_uni))))
		(_prcs
			(line__422(_arch 0 0 422(_assignment(_trgt(4))(_sens(4)))))
			(line__424(_arch 1 0 424(_assignment(_trgt(3))(_sens(3)))))
			(line__426(_arch 2 0 426(_assignment(_trgt(0)))))
			(line__427(_arch 3 0 427(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019)
		(33686274)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000051 55 1667          1622382263953 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 230))
	(_version ve4)
	(_time 1622382263954 2021.05.30 16:44:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 21722725767620362673337b262772277227242623)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 231(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 232(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 233(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 233(_arch(_uni))))
		(_prcs
			(line__236(_arch 0 0 236(_assignment(_trgt(6))(_sens(7)))))
			(line__237(_arch 1 0 237(_assignment(_trgt(3))(_sens(7)))))
			(line__238(_arch 2 0 238(_assignment(_trgt(5))(_sens(7)))))
			(line__239(_arch 3 0 239(_assignment(_trgt(4))(_sens(7)))))
			(line__241(_arch 4 0 241(_prcs(_trgt(7))(_sens(0)(1)(2)(7)(8))(_dssslsensitivity 1)(_mon))))
			(line__264(_arch 5 0 264(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622382263982 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 296))
	(_version ve4)
	(_time 1622382263983 2021.05.30 16:44:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 40134442441710564447521a444641464446444645)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__298(_arch 0 0 298(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622382264008 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 318))
	(_version ve4)
	(_time 1622382264009 2021.05.30 16:44:24)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5f0d585c0c080c490b0d4d050b5958590a585d595a)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 319(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 319(_arch(_uni))))
		(_prcs
			(line__321(_arch 0 0 321(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__333(_arch 1 0 333(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622382264040 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 353))
	(_version ve4)
	(_time 1622382264041 2021.05.30 16:44:24)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7f2d797f2d282a697c796a202c7a29792b787a792c)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 363(_ent((i 2)))))
				(_port(_int Clk -1 0 364(_ent (_in))))
				(_port(_int Q0 -1 0 365(_ent (_in))))
				(_port(_int Start -1 0 366(_ent (_in))))
				(_port(_int Load -1 0 367(_ent (_out))))
				(_port(_int Shift -1 0 368(_ent (_out))))
				(_port(_int AddA -1 0 369(_ent (_out))))
				(_port(_int Done -1 0 370(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 374(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 375(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 375(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 375(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 375(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 376(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 376(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 380(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 381(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 381(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 382(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 382(_ent (_out))))
				(_port(_int Clk -1 0 383(_ent (_in))))
				(_port(_int Load -1 0 384(_ent (_in))))
				(_port(_int Shift -1 0 385(_ent (_in))))
				(_port(_int Clear -1 0 386(_ent (_in))))
				(_port(_int SerIn -1 0 387(_ent (_in))))
			)
		)
	)
	(_inst C 0 393(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 395(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 397(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 399(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 401(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 357(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 357(_arch(_uni))))
		(_sig(_int Qout 2 0 357(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 358(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 358(_arch(_uni))))
		(_sig(_int Aout 3 0 358(_arch(_uni))))
		(_sig(_int Load -1 0 359(_arch(_uni))))
		(_sig(_int Shift -1 0 359(_arch(_uni))))
		(_sig(_int AddA -1 0 359(_arch(_uni))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622384304422 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622384304423 2021.05.30 17:18:24)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b6b0e5e3b5e1b1a1b3b0f2ede2b0e5b1b2b0e2b1b3)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622384304590 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622384304591 2021.05.30 17:18:24)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 52555950540507445152470d025704540655575401)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 1606          1622384304720 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622384304721 2021.05.30 17:18:24)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code eee9e2bdbeb8b9f9e8b9f9b4bae8bbe8ebe9ece8ef)
	(_ent
		(_time 1622236525240)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 124(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 124(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 129(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 129(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 130(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 130(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((xx)(x)))(_trgt(4))(_sens(1)))))
			(line__135(_arch 1 0 135(_assignment(_alias((yy)(y)))(_trgt(5))(_sens(2)))))
			(line__138(_arch 2 0 138(_prcs(_trgt(4)(5)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behavioral 3 -1)
)
I 000049 55 1076          1622384304806 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 165))
	(_version ve4)
	(_time 1622384304807 2021.05.30 17:18:24)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2d2a26297c7b7a3a292f6e76782b2c2b782b2c2b7e)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__169(_arch 0 0 169(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622384304920 ripple
(_unit VHDL(bist 0 202(ripple 0 187))
	(_version ve4)
	(_time 1622384304921 2021.05.30 17:18:24)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code aaaca1fdf2fcfdbdafa8b8f0f2ada9adaeaca8aca3)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 197(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 198(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 199(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 188(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 189(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 189(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 190(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 190(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 191(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 191(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 192(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__196(_arch 0 0 196(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622384305082 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 230))
	(_version ve4)
	(_time 1622384305083 2021.05.30 17:18:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 46401444161147514114541c414015401540434144)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 231(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 232(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 233(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 233(_arch(_uni))))
		(_prcs
			(line__236(_arch 0 0 236(_assignment(_trgt(6))(_sens(7)))))
			(line__237(_arch 1 0 237(_assignment(_trgt(3))(_sens(7)))))
			(line__238(_arch 2 0 238(_assignment(_trgt(5))(_sens(7)))))
			(line__239(_arch 3 0 239(_assignment(_trgt(4))(_sens(7)))))
			(line__241(_arch 4 0 241(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__264(_arch 5 0 264(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622384305167 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 296))
	(_version ve4)
	(_time 1622384305168 2021.05.30 17:18:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9492c49b94c3c482909386ce909295929092909291)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__298(_arch 0 0 298(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622384305256 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 318))
	(_version ve4)
	(_time 1622384305257 2021.05.30 17:18:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f2f5a1a2f5a5a1e4a6a0e0a8a6f4f5f4a7f5f0f4f7)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 319(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 319(_arch(_uni))))
		(_prcs
			(line__321(_arch 0 0 321(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__333(_arch 1 0 333(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622384305413 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 353))
	(_version ve4)
	(_time 1622384305414 2021.05.30 17:18:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9e99cf90cfc9cb889d988bc1cd9bc898ca999b98cd)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 363(_ent((i 2)))))
				(_port(_int Clk -1 0 364(_ent (_in))))
				(_port(_int Q0 -1 0 365(_ent (_in))))
				(_port(_int Start -1 0 366(_ent (_in))))
				(_port(_int Load -1 0 367(_ent (_out))))
				(_port(_int Shift -1 0 368(_ent (_out))))
				(_port(_int AddA -1 0 369(_ent (_out))))
				(_port(_int Done -1 0 370(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 374(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 375(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 375(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 375(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 375(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 376(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 376(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 380(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 381(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 381(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 382(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 382(_ent (_out))))
				(_port(_int Clk -1 0 383(_ent (_in))))
				(_port(_int Load -1 0 384(_ent (_in))))
				(_port(_int Shift -1 0 385(_ent (_in))))
				(_port(_int Clear -1 0 386(_ent (_in))))
				(_port(_int SerIn -1 0 387(_ent (_in))))
			)
		)
	)
	(_inst C 0 393(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 395(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 397(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 399(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 401(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 357(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 357(_arch(_uni))))
		(_sig(_int Qout 2 0 357(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 358(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 358(_arch(_uni))))
		(_sig(_int Aout 3 0 358(_arch(_uni))))
		(_sig(_int Load -1 0 359(_arch(_uni))))
		(_sig(_int Shift -1 0 359(_arch(_uni))))
		(_sig(_int AddA -1 0 359(_arch(_uni))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 800           1622393142093 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622393142094 2021.05.30 19:45:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code edbeb8bfbcbaeafae8eba9b6b9ebbeeae9ebb9eae8)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622393142242 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622393142243 2021.05.30 19:45:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7a287b7a2f2d2f6c797a6f252a7f2c7c2e7d7f7c29)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000049 55 1076          1622393142487 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 181))
	(_version ve4)
	(_time 1622393142488 2021.05.30 19:45:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 74267575752223637076372f217275722172757227)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__185(_arch 0 0 185(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622393142562 ripple
(_unit VHDL(bist 0 202(ripple 0 203))
	(_version ve4)
	(_time 1622393142563 2021.05.30 19:45:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b2e1b3e6b9e4e5a5b7b0a0e8eab5b1b5b6b4b0b4bb)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 213(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 214(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 215(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 204(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 205(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 205(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 206(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 206(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 207(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 207(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 208(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__212(_arch 0 0 212(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622393142683 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 246))
	(_version ve4)
	(_time 1622393142684 2021.05.30 19:45:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2f7c282b2f782e38287d3d7528297c297c292a282d)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 247(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 248(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 249(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 249(_arch(_uni))))
		(_prcs
			(line__252(_arch 0 0 252(_assignment(_trgt(6))(_sens(7)))))
			(line__253(_arch 1 0 253(_assignment(_trgt(3))(_sens(7)))))
			(line__254(_arch 2 0 254(_assignment(_trgt(5))(_sens(7)))))
			(line__255(_arch 3 0 255(_assignment(_trgt(4))(_sens(7)))))
			(line__257(_arch 4 0 257(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__280(_arch 5 0 280(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622393142772 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 312))
	(_version ve4)
	(_time 1622393142773 2021.05.30 19:45:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8dde8883dddadd9b898a9fd7898b8c8b898b898b88)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__314(_arch 0 0 314(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622393142845 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 334))
	(_version ve4)
	(_time 1622393142846 2021.05.30 19:45:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code cc9eca999a9b9fda989ede9698cacbca99cbcecac9)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 335(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 335(_arch(_uni))))
		(_prcs
			(line__337(_arch 0 0 337(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__349(_arch 1 0 349(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622393142989 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 369))
	(_version ve4)
	(_time 1622393142990 2021.05.30 19:45:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 683a6e69643f3d7e6b6e7d373b6d3e6e3c6f6d6e3b)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 379(_ent((i 2)))))
				(_port(_int Clk -1 0 380(_ent (_in))))
				(_port(_int Q0 -1 0 381(_ent (_in))))
				(_port(_int Start -1 0 382(_ent (_in))))
				(_port(_int Load -1 0 383(_ent (_out))))
				(_port(_int Shift -1 0 384(_ent (_out))))
				(_port(_int AddA -1 0 385(_ent (_out))))
				(_port(_int Done -1 0 386(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 390(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 391(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 391(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 391(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 391(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 392(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 392(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 396(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 397(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 397(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 398(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 398(_ent (_out))))
				(_port(_int Clk -1 0 399(_ent (_in))))
				(_port(_int Load -1 0 400(_ent (_in))))
				(_port(_int Shift -1 0 401(_ent (_in))))
				(_port(_int Clear -1 0 402(_ent (_in))))
				(_port(_int SerIn -1 0 403(_ent (_in))))
			)
		)
	)
	(_inst C 0 409(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 411(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 413(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 415(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 417(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 373(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 373(_arch(_uni))))
		(_sig(_int Qout 2 0 373(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 374(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 374(_arch(_uni))))
		(_sig(_int Aout 3 0 374(_arch(_uni))))
		(_sig(_int Load -1 0 375(_arch(_uni))))
		(_sig(_int Shift -1 0 375(_arch(_uni))))
		(_sig(_int AddA -1 0 375(_arch(_uni))))
		(_prcs
			(line__419(_arch 0 0 419(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1432          1622393143089 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 454))
	(_version ve4)
	(_time 1622393143090 2021.05.30 19:45:43)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c694c793c29191d0cec9d49c94c1c3c0cfc1c2c1c2)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 462(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 455(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 455(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 455(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 456(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 456(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 457(_arch(_uni))))
		(_sig(_int Clk -1 0 457(_arch(_uni))))
		(_sig(_int Done -1 0 457(_arch(_uni))))
		(_prcs
			(line__464(_arch 0 0 464(_assignment(_trgt(4))(_sens(4)))))
			(line__466(_arch 1 0 466(_assignment(_trgt(3))(_sens(3)))))
			(line__468(_arch 2 0 468(_assignment(_trgt(0)))))
			(line__469(_arch 3 0 469(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33751554)
		(33686019)
		(33686274)
		(33751555)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622393284004 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622393284005 2021.05.30 19:48:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3f39383b6c6838283a397b646b396c383b396b383a)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622393284131 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622393284132 2021.05.30 19:48:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code adaafdfbfdfaf8bbaeadb8f2fda8fbabf9aaa8abfe)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000049 55 1076          1622393284335 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 179))
	(_version ve4)
	(_time 1622393284336 2021.05.30 19:48:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 888fde8685dedf9f8c8acbd3dd8e898edd8e898edb)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__183(_arch 0 0 183(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622393284424 ripple
(_unit VHDL(bist 0 202(ripple 0 201))
	(_version ve4)
	(_time 1622393284425 2021.05.30 19:48:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e5e3b3b6e9b3b2f2e0e7f7bfbde2e6e2e1e3e7e3ec)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 211(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 212(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 213(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 202(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 203(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 203(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 204(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 204(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 205(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 205(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 206(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__210(_arch 0 0 210(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622393284553 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 244))
	(_version ve4)
	(_time 1622393284554 2021.05.30 19:48:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 626434623635637565307038656431643164676560)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 245(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 246(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 247(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 247(_arch(_uni))))
		(_prcs
			(line__250(_arch 0 0 250(_assignment(_trgt(6))(_sens(7)))))
			(line__251(_arch 1 0 251(_assignment(_trgt(3))(_sens(7)))))
			(line__252(_arch 2 0 252(_assignment(_trgt(5))(_sens(7)))))
			(line__253(_arch 3 0 253(_assignment(_trgt(4))(_sens(7)))))
			(line__255(_arch 4 0 255(_prcs(_trgt(7))(_sens(0)(1)(2)(7)(8))(_dssslsensitivity 1)(_mon))))
			(line__278(_arch 5 0 278(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622393284620 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 310))
	(_version ve4)
	(_time 1622393284621 2021.05.30 19:48:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a1a7f5f6a4f6f1b7a5a6b3fba5a7a0a7a5a7a5a7a4)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__312(_arch 0 0 312(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622393284724 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 332))
	(_version ve4)
	(_time 1622393284725 2021.05.30 19:48:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code fff8a8afaca8ace9abadeda5abf9f8f9aaf8fdf9fa)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 333(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 333(_arch(_uni))))
		(_prcs
			(line__335(_arch 0 0 335(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__347(_arch 1 0 347(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622393284863 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 367))
	(_version ve4)
	(_time 1622393284864 2021.05.30 19:48:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8b8cde84dddcde9d888d9ed4d88edd8ddf8c8e8dd8)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 377(_ent((i 2)))))
				(_port(_int Clk -1 0 378(_ent (_in))))
				(_port(_int Q0 -1 0 379(_ent (_in))))
				(_port(_int Start -1 0 380(_ent (_in))))
				(_port(_int Load -1 0 381(_ent (_out))))
				(_port(_int Shift -1 0 382(_ent (_out))))
				(_port(_int AddA -1 0 383(_ent (_out))))
				(_port(_int Done -1 0 384(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 388(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 389(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 389(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 390(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 390(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 394(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 395(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 395(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 396(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 396(_ent (_out))))
				(_port(_int Clk -1 0 397(_ent (_in))))
				(_port(_int Load -1 0 398(_ent (_in))))
				(_port(_int Shift -1 0 399(_ent (_in))))
				(_port(_int Clear -1 0 400(_ent (_in))))
				(_port(_int SerIn -1 0 401(_ent (_in))))
			)
		)
	)
	(_inst C 0 407(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 409(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 411(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 413(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 415(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 371(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 371(_arch(_uni))))
		(_sig(_int Qout 2 0 371(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 372(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 372(_arch(_uni))))
		(_sig(_int Aout 3 0 372(_arch(_uni))))
		(_sig(_int Load -1 0 373(_arch(_uni))))
		(_sig(_int Shift -1 0 373(_arch(_uni))))
		(_sig(_int AddA -1 0 373(_arch(_uni))))
		(_prcs
			(line__417(_arch 0 0 417(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1432          1622393284964 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 452))
	(_version ve4)
	(_time 1622393284965 2021.05.30 19:48:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f9feaba9f2aeaeeff1f6eba3abfefcfff0fefdfefd)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 460(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 453(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 453(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 453(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 454(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 454(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 455(_arch(_uni))))
		(_sig(_int Clk -1 0 455(_arch(_uni))))
		(_sig(_int Done -1 0 455(_arch(_uni))))
		(_prcs
			(line__462(_arch 0 0 462(_assignment(_trgt(4))(_sens(4)))))
			(line__464(_arch 1 0 464(_assignment(_trgt(3))(_sens(3)))))
			(line__466(_arch 2 0 466(_assignment(_trgt(0)))))
			(line__467(_arch 3 0 467(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33751554)
		(33686019)
		(33686274)
		(33751555)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622393371831 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622393371832 2021.05.30 19:49:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 54540356550353435152100f005207535052005351)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622393371901 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622393371902 2021.05.30 19:49:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9293929c94c5c784919287cdc297c494c6959794c1)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 1894          1622393372068 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622393372069 2021.05.30 19:49:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2e2f2e2a7e787939292b39747a287b282b292c282f)
	(_ent
		(_time 1622393284184)
	)
	(_inst G2 0 138(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 3))
			((N)(_code 4))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct 2 0 124(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 129(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 129(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 130(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 130(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__135(_arch 1 0 135(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 141(_prcs(_wait_for)(_trgt(5)(6)(4))(_sens(0))(_read(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 5 -1)
)
I 000049 55 1076          1622393372158 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 174))
	(_version ve4)
	(_time 1622393372159 2021.05.30 19:49:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9c9d9a93cacacb8b989edfc7c99a9d9ac99a9d9acf)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__178(_arch 0 0 178(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622393372271 ripple
(_unit VHDL(bist 0 202(ripple 0 196))
	(_version ve4)
	(_time 1622393372272 2021.05.30 19:49:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f9f9ffa9f9afaeeefcfbeba3a1fefafefdfffbfff0)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 206(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 207(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 208(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 197(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 198(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 198(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 199(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 199(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 200(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 200(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 201(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__205(_arch 0 0 205(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622393372430 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 239))
	(_version ve4)
	(_time 1622393372431 2021.05.30 19:49:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a5a5a3f2f6f2a4b2a2f7b7ffa2a3f6a3f6a3a0a2a7)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 240(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 241(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 242(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 242(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment(_trgt(6))(_sens(7)))))
			(line__246(_arch 1 0 246(_assignment(_trgt(3))(_sens(7)))))
			(line__247(_arch 2 0 247(_assignment(_trgt(5))(_sens(7)))))
			(line__248(_arch 3 0 248(_assignment(_trgt(4))(_sens(7)))))
			(line__250(_arch 4 0 250(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__273(_arch 5 0 273(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622393372505 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 305))
	(_version ve4)
	(_time 1622393372506 2021.05.30 19:49:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f3f3f7a3f4a4a3e5f7f4e1a9f7f5f2f5f7f5f7f5f6)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__307(_arch 0 0 307(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622393372600 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 327))
	(_version ve4)
	(_time 1622393372601 2021.05.30 19:49:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 424346404515115416105018164445441745404447)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 328(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 328(_arch(_uni))))
		(_prcs
			(line__330(_arch 0 0 330(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__342(_arch 1 0 342(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622393372778 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 362))
	(_version ve4)
	(_time 1622393372779 2021.05.30 19:49:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code edece8bfbdbab8fbeeebf8b2bee8bbebb9eae8ebbe)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 372(_ent((i 2)))))
				(_port(_int Clk -1 0 373(_ent (_in))))
				(_port(_int Q0 -1 0 374(_ent (_in))))
				(_port(_int Start -1 0 375(_ent (_in))))
				(_port(_int Load -1 0 376(_ent (_out))))
				(_port(_int Shift -1 0 377(_ent (_out))))
				(_port(_int AddA -1 0 378(_ent (_out))))
				(_port(_int Done -1 0 379(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 383(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 384(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 384(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 384(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 384(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 385(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 385(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 389(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 390(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 390(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 391(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 391(_ent (_out))))
				(_port(_int Clk -1 0 392(_ent (_in))))
				(_port(_int Load -1 0 393(_ent (_in))))
				(_port(_int Shift -1 0 394(_ent (_in))))
				(_port(_int Clear -1 0 395(_ent (_in))))
				(_port(_int SerIn -1 0 396(_ent (_in))))
			)
		)
	)
	(_inst C 0 402(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 404(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 406(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 408(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 410(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 366(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 366(_arch(_uni))))
		(_sig(_int Qout 2 0 366(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 367(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 367(_arch(_uni))))
		(_sig(_int Aout 3 0 367(_arch(_uni))))
		(_sig(_int Load -1 0 368(_arch(_uni))))
		(_sig(_int Shift -1 0 368(_arch(_uni))))
		(_sig(_int AddA -1 0 368(_arch(_uni))))
		(_prcs
			(line__412(_arch 0 0 412(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1432          1622393372897 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 447))
	(_version ve4)
	(_time 1622393372898 2021.05.30 19:49:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7a7b797b292d2d6c72756820287d7f7c737d7e7d7e)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 455(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 448(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 449(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 449(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 450(_arch(_uni))))
		(_sig(_int Clk -1 0 450(_arch(_uni))))
		(_sig(_int Done -1 0 450(_arch(_uni))))
		(_prcs
			(line__457(_arch 0 0 457(_assignment(_trgt(4))(_sens(4)))))
			(line__459(_arch 1 0 459(_assignment(_trgt(3))(_sens(3)))))
			(line__461(_arch 2 0 461(_assignment(_trgt(0)))))
			(line__462(_arch 3 0 462(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33751554)
		(33686019)
		(33686274)
		(33751555)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622393445907 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622393445908 2021.05.30 19:50:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b2bce2e7b5e5b5a5b7b4f6e9e6b4e1b5b6b4e6b5b7)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622393445955 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622393445956 2021.05.30 19:50:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e1eee6b3e4b6b4f7e2e1f4beb1e4b7e7b5e6e4e7b2)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000049 55 1076          1622393446088 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 174))
	(_version ve4)
	(_time 1622393446089 2021.05.30 19:50:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4e41494c1e1819594a4c0d151b484f481b484f481d)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__178(_arch 0 0 178(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622393446181 ripple
(_unit VHDL(bist 0 202(ripple 0 196))
	(_version ve4)
	(_time 1622393446182 2021.05.30 19:50:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bbb5bcefe0edecacbeb9a9e1e3bcb8bcbfbdb9bdb2)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 206(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 207(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 208(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 197(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 198(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 198(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 199(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 199(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 200(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 200(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 201(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__205(_arch 0 0 205(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622393446330 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 239))
	(_version ve4)
	(_time 1622393446331 2021.05.30 19:50:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 58565d5b060f594f5f0a4a025f5e0b5e0b5e5d5f5a)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 240(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 241(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 242(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 242(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment(_trgt(6))(_sens(7)))))
			(line__246(_arch 1 0 246(_assignment(_trgt(3))(_sens(7)))))
			(line__247(_arch 2 0 247(_assignment(_trgt(5))(_sens(7)))))
			(line__248(_arch 3 0 248(_assignment(_trgt(4))(_sens(7)))))
			(line__250(_arch 4 0 250(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__273(_arch 5 0 273(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622393446419 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 305))
	(_version ve4)
	(_time 1622393446420 2021.05.30 19:50:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a6a8a1f1a4f1f6b0a2a1b4fca2a0a7a0a2a0a2a0a3)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__307(_arch 0 0 307(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622393446521 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 327))
	(_version ve4)
	(_time 1622393446522 2021.05.30 19:50:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 131c16141544400547410149471514154614111516)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 328(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 328(_arch(_uni))))
		(_prcs
			(line__330(_arch 0 0 330(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__342(_arch 1 0 342(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622393446689 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 362))
	(_version ve4)
	(_time 1622393446690 2021.05.30 19:50:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bfb0bbeaede8eaa9bcb9aae0ecbae9b9ebb8bab9ec)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 372(_ent((i 2)))))
				(_port(_int Clk -1 0 373(_ent (_in))))
				(_port(_int Q0 -1 0 374(_ent (_in))))
				(_port(_int Start -1 0 375(_ent (_in))))
				(_port(_int Load -1 0 376(_ent (_out))))
				(_port(_int Shift -1 0 377(_ent (_out))))
				(_port(_int AddA -1 0 378(_ent (_out))))
				(_port(_int Done -1 0 379(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 383(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 384(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 384(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 384(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 384(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 385(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 385(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 389(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 390(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 390(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 391(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 391(_ent (_out))))
				(_port(_int Clk -1 0 392(_ent (_in))))
				(_port(_int Load -1 0 393(_ent (_in))))
				(_port(_int Shift -1 0 394(_ent (_in))))
				(_port(_int Clear -1 0 395(_ent (_in))))
				(_port(_int SerIn -1 0 396(_ent (_in))))
			)
		)
	)
	(_inst C 0 402(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 404(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 406(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 408(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 410(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 366(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 366(_arch(_uni))))
		(_sig(_int Qout 2 0 366(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 367(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 367(_arch(_uni))))
		(_sig(_int Aout 3 0 367(_arch(_uni))))
		(_sig(_int Load -1 0 368(_arch(_uni))))
		(_sig(_int Shift -1 0 368(_arch(_uni))))
		(_sig(_int AddA -1 0 368(_arch(_uni))))
		(_prcs
			(line__412(_arch 0 0 412(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1432          1622393446833 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 447))
	(_version ve4)
	(_time 1622393446834 2021.05.30 19:50:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4c43404e1d1b1b5a44435e161e4b494a454b484b48)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 455(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 448(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 449(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 449(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 450(_arch(_uni))))
		(_sig(_int Clk -1 0 450(_arch(_uni))))
		(_sig(_int Done -1 0 450(_arch(_uni))))
		(_prcs
			(line__457(_arch 0 0 457(_assignment(_trgt(4))(_sens(4)))))
			(line__459(_arch 1 0 459(_assignment(_trgt(3))(_sens(3)))))
			(line__461(_arch 2 0 461(_assignment(_trgt(0)))))
			(line__462(_arch 3 0 462(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33751554)
		(33686019)
		(33686274)
		(33751555)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622393463747 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622393463748 2021.05.30 19:51:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 56035354550151415350120d025005515250025153)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622393463773 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622393463774 2021.05.30 19:51:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 75212775742220637675602a257023732172707326)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 1894          1622393463812 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 127))
	(_version ve4)
	(_time 1622393463813 2021.05.30 19:51:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 94c0c19b95c2c383939083cec092c1929193969295)
	(_ent
		(_time 1622393284184)
	)
	(_inst G2 0 138(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 3))
			((N)(_code 4))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct 2 0 124(_ent(_out(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 129(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 129(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 130(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 130(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__134(_arch 0 0 134(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__135(_arch 1 0 135(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 141(_prcs(_wait_for)(_trgt(5)(6)(4))(_sens(0))(_read(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 5 -1)
)
I 000049 55 1076          1622393463834 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 173))
	(_version ve4)
	(_time 1622393463835 2021.05.30 19:51:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b4e0e7e0b5e2e3a3b0b6f7efe1b2b5b2e1b2b5b2e7)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__177(_arch 0 0 177(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622393463858 ripple
(_unit VHDL(bist 0 202(ripple 0 195))
	(_version ve4)
	(_time 1622393463859 2021.05.30 19:51:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c3969096c99594d4c6c1d1999bc4c0c4c7c5c1c5ca)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 205(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 206(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 207(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 196(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 197(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 197(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 198(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 198(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 199(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 199(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 200(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__204(_arch 0 0 204(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622393463904 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 238))
	(_version ve4)
	(_time 1622393463905 2021.05.30 19:51:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f2a7a0a2a6a5f3e5f5a0e0a8f5f4a1f4a1f4f7f5f0)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 239(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 240(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 241(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 241(_arch(_uni))))
		(_prcs
			(line__244(_arch 0 0 244(_assignment(_trgt(6))(_sens(7)))))
			(line__245(_arch 1 0 245(_assignment(_trgt(3))(_sens(7)))))
			(line__246(_arch 2 0 246(_assignment(_trgt(5))(_sens(7)))))
			(line__247(_arch 3 0 247(_assignment(_trgt(4))(_sens(7)))))
			(line__249(_arch 4 0 249(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__272(_arch 5 0 272(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622393463957 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 304))
	(_version ve4)
	(_time 1622393463958 2021.05.30 19:51:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 31646234346661273536236b353730373537353734)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__306(_arch 0 0 306(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622393464034 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 326))
	(_version ve4)
	(_time 1622393464035 2021.05.30 19:51:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6f3b3f6f3c383c793b3d7d353b6968693a686d696a)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 327(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 327(_arch(_uni))))
		(_prcs
			(line__329(_arch 0 0 329(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__341(_arch 1 0 341(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622393464184 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 361))
	(_version ve4)
	(_time 1622393464185 2021.05.30 19:51:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0b5f5b0c5d5c5e1d080d1e54580e5d0d5f0c0e0d58)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 371(_ent((i 2)))))
				(_port(_int Clk -1 0 372(_ent (_in))))
				(_port(_int Q0 -1 0 373(_ent (_in))))
				(_port(_int Start -1 0 374(_ent (_in))))
				(_port(_int Load -1 0 375(_ent (_out))))
				(_port(_int Shift -1 0 376(_ent (_out))))
				(_port(_int AddA -1 0 377(_ent (_out))))
				(_port(_int Done -1 0 378(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 382(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 383(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 383(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 383(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 383(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 384(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 384(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 388(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 389(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 389(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 390(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 390(_ent (_out))))
				(_port(_int Clk -1 0 391(_ent (_in))))
				(_port(_int Load -1 0 392(_ent (_in))))
				(_port(_int Shift -1 0 393(_ent (_in))))
				(_port(_int Clear -1 0 394(_ent (_in))))
				(_port(_int SerIn -1 0 395(_ent (_in))))
			)
		)
	)
	(_inst C 0 401(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 403(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 405(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 407(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 409(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 365(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 365(_arch(_uni))))
		(_sig(_int Qout 2 0 365(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 366(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 366(_arch(_uni))))
		(_sig(_int Aout 3 0 366(_arch(_uni))))
		(_sig(_int Load -1 0 367(_arch(_uni))))
		(_sig(_int Shift -1 0 367(_arch(_uni))))
		(_sig(_int AddA -1 0 367(_arch(_uni))))
		(_prcs
			(line__411(_arch 0 0 411(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1432          1622393464296 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 446))
	(_version ve4)
	(_time 1622393464297 2021.05.30 19:51:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 792d2e78722e2e6f71766b232b7e7c7f707e7d7e7d)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 454(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 447(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 447(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 447(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 448(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 448(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 449(_arch(_uni))))
		(_sig(_int Clk -1 0 449(_arch(_uni))))
		(_sig(_int Done -1 0 449(_arch(_uni))))
		(_prcs
			(line__456(_arch 0 0 456(_assignment(_trgt(4))(_sens(4)))))
			(line__458(_arch 1 0 458(_assignment(_trgt(3))(_sens(3)))))
			(line__460(_arch 2 0 460(_assignment(_trgt(0)))))
			(line__461(_arch 3 0 461(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33751554)
		(33686019)
		(33686274)
		(33751555)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622393720194 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622393720195 2021.05.30 19:55:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1b4f4b1d4c4c1c0c1e1d5f404f1d481c1f1d4f1c1e)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622393720285 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622393720286 2021.05.30 19:55:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 792c7e79742e2c6f7a796c26297c2f7f2d7e7c7f2a)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000049 55 1076          1622393720526 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 165))
	(_version ve4)
	(_time 1622393720527 2021.05.30 19:55:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 633664636535347467612038366562653665626530)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__169(_arch 0 0 169(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622393720635 ripple
(_unit VHDL(bist 0 202(ripple 0 187))
	(_version ve4)
	(_time 1622393720636 2021.05.30 19:55:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d084d782d98687c7d5d2c28a88d7d3d7d4d6d2d6d9)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 197(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 198(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 199(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 188(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 189(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 189(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 190(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 190(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 191(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 191(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 192(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__196(_arch 0 0 196(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622393720806 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 230))
	(_version ve4)
	(_time 1622393720807 2021.05.30 19:55:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7c28797d792b7d6b7b2e6e267b7a2f7a2f7a797b7e)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 231(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 232(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 233(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 233(_arch(_uni))))
		(_prcs
			(line__236(_arch 0 0 236(_assignment(_trgt(6))(_sens(7)))))
			(line__237(_arch 1 0 237(_assignment(_trgt(3))(_sens(7)))))
			(line__238(_arch 2 0 238(_assignment(_trgt(5))(_sens(7)))))
			(line__239(_arch 3 0 239(_assignment(_trgt(4))(_sens(7)))))
			(line__241(_arch 4 0 241(_prcs(_trgt(7))(_sens(0)(1)(2)(7)(8))(_dssslsensitivity 1)(_mon))))
			(line__264(_arch 5 0 264(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622393720883 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 296))
	(_version ve4)
	(_time 1622393720884 2021.05.30 19:55:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ca9ecd9f9f9d9adccecdd890cecccbcccecccecccf)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__298(_arch 0 0 298(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622393720970 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 318))
	(_version ve4)
	(_time 1622393720971 2021.05.30 19:55:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 287d2d2c257f7b3e7c7a3a727c2e2f2e7d2f2a2e2d)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 319(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 319(_arch(_uni))))
		(_prcs
			(line__321(_arch 0 0 321(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__333(_arch 1 0 333(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622393721139 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 353))
	(_version ve4)
	(_time 1622393721140 2021.05.30 19:55:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c491c090c49391d2c7c2d19b97c192c290c3c1c297)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 363(_ent((i 2)))))
				(_port(_int Clk -1 0 364(_ent (_in))))
				(_port(_int Q0 -1 0 365(_ent (_in))))
				(_port(_int Start -1 0 366(_ent (_in))))
				(_port(_int Load -1 0 367(_ent (_out))))
				(_port(_int Shift -1 0 368(_ent (_out))))
				(_port(_int AddA -1 0 369(_ent (_out))))
				(_port(_int Done -1 0 370(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 374(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 375(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 375(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 375(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 375(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 376(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 376(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 380(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 381(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 381(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 382(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 382(_ent (_out))))
				(_port(_int Clk -1 0 383(_ent (_in))))
				(_port(_int Load -1 0 384(_ent (_in))))
				(_port(_int Shift -1 0 385(_ent (_in))))
				(_port(_int Clear -1 0 386(_ent (_in))))
				(_port(_int SerIn -1 0 387(_ent (_in))))
			)
		)
	)
	(_inst C 0 393(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 395(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 397(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 399(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 401(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 357(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 357(_arch(_uni))))
		(_sig(_int Qout 2 0 357(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 358(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 358(_arch(_uni))))
		(_sig(_int Aout 3 0 358(_arch(_uni))))
		(_sig(_int Load -1 0 359(_arch(_uni))))
		(_sig(_int Shift -1 0 359(_arch(_uni))))
		(_sig(_int AddA -1 0 359(_arch(_uni))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1432          1622393721253 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 438))
	(_version ve4)
	(_time 1622393721254 2021.05.30 19:55:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 41144d4342161657494e531b134644474846454645)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 446(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 439(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 439(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 439(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 440(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 440(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 441(_arch(_uni))))
		(_sig(_int Clk -1 0 441(_arch(_uni))))
		(_sig(_int Done -1 0 441(_arch(_uni))))
		(_prcs
			(line__448(_arch 0 0 448(_assignment(_trgt(4))(_sens(4)))))
			(line__450(_arch 1 0 450(_assignment(_trgt(3))(_sens(3)))))
			(line__452(_arch 2 0 452(_assignment(_trgt(0)))))
			(line__453(_arch 3 0 453(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33751554)
		(33686019)
		(33686274)
		(33751555)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622393747793 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622393747794 2021.05.30 19:55:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e5e2e7b7e5b2e2f2e0e3a1beb1e3b6e2e1e3b1e2e0)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622393747842 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622393747843 2021.05.30 19:55:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 14111712144341021714014b441142124013111247)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000049 55 1076          1622393748001 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 165))
	(_version ve4)
	(_time 1622393748002 2021.05.30 19:55:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bfbabdebece9e8a8bbbdfce4eab9beb9eab9beb9ec)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__169(_arch 0 0 169(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622393748089 ripple
(_unit VHDL(bist 0 202(ripple 0 187))
	(_version ve4)
	(_time 1622393748090 2021.05.30 19:55:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0e0a0d08525859190b0c1c5456090d090a080c0807)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 197(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 198(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 199(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 188(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 189(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 189(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 190(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 190(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 191(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 191(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 192(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__196(_arch 0 0 196(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622393748228 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 230))
	(_version ve4)
	(_time 1622393748229 2021.05.30 19:55:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9a9e98959dcd9b8d9dc888c09d9cc99cc99c9f9d98)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 231(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 232(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 233(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 233(_arch(_uni))))
		(_prcs
			(line__236(_arch 0 0 236(_assignment(_trgt(6))(_sens(7)))))
			(line__237(_arch 1 0 237(_assignment(_trgt(3))(_sens(7)))))
			(line__238(_arch 2 0 238(_assignment(_trgt(5))(_sens(7)))))
			(line__239(_arch 3 0 239(_assignment(_trgt(4))(_sens(7)))))
			(line__241(_arch 4 0 241(_prcs(_trgt(7))(_sens(0)(1)(2)(7)(8))(_dssslsensitivity 1)(_mon))))
			(line__264(_arch 5 0 264(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622393748331 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 296))
	(_version ve4)
	(_time 1622393748332 2021.05.30 19:55:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f8fcf8a8f4afa8eefcffeaa2fcfef9fefcfefcfefd)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__298(_arch 0 0 298(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622393748429 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 318))
	(_version ve4)
	(_time 1622393748430 2021.05.30 19:55:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 56535655550105400204440c025051500351545053)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 319(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 319(_arch(_uni))))
		(_prcs
			(line__321(_arch 0 0 321(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__333(_arch 1 0 333(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622393748566 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 353))
	(_version ve4)
	(_time 1622393748567 2021.05.30 19:55:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f2f7f3a3f4a5a7e4f1f4e7ada1f7a4f4a6f5f7f4a1)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 363(_ent((i 2)))))
				(_port(_int Clk -1 0 364(_ent (_in))))
				(_port(_int Q0 -1 0 365(_ent (_in))))
				(_port(_int Start -1 0 366(_ent (_in))))
				(_port(_int Load -1 0 367(_ent (_out))))
				(_port(_int Shift -1 0 368(_ent (_out))))
				(_port(_int AddA -1 0 369(_ent (_out))))
				(_port(_int Done -1 0 370(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 374(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 375(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 375(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 375(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 375(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 376(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 376(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 380(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 381(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 381(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 382(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 382(_ent (_out))))
				(_port(_int Clk -1 0 383(_ent (_in))))
				(_port(_int Load -1 0 384(_ent (_in))))
				(_port(_int Shift -1 0 385(_ent (_in))))
				(_port(_int Clear -1 0 386(_ent (_in))))
				(_port(_int SerIn -1 0 387(_ent (_in))))
			)
		)
	)
	(_inst C 0 393(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 395(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 397(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 399(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 401(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 357(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 357(_arch(_uni))))
		(_sig(_int Qout 2 0 357(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 358(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 358(_arch(_uni))))
		(_sig(_int Aout 3 0 358(_arch(_uni))))
		(_sig(_int Load -1 0 359(_arch(_uni))))
		(_sig(_int Shift -1 0 359(_arch(_uni))))
		(_sig(_int AddA -1 0 359(_arch(_uni))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1432          1622393748681 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 438))
	(_version ve4)
	(_time 1622393748682 2021.05.30 19:55:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5055575352070746585f420a025755565957545754)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 446(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 439(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 439(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 439(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 440(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 440(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 441(_arch(_uni))))
		(_sig(_int Clk -1 0 441(_arch(_uni))))
		(_sig(_int Done -1 0 441(_arch(_uni))))
		(_prcs
			(line__448(_arch 0 0 448(_assignment(_trgt(4))(_sens(4)))))
			(line__450(_arch 1 0 450(_assignment(_trgt(3))(_sens(3)))))
			(line__452(_arch 2 0 452(_assignment(_trgt(0)))))
			(line__453(_arch 3 0 453(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33751554)
		(33686019)
		(33686274)
		(33751555)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622393789281 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622393789282 2021.05.30 19:56:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f1a4a4a0f5a6f6e6f4f7b5aaa5f7a2f6f5f7a5f6f4)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622393789312 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622393789313 2021.05.30 19:56:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 10441116144745061310054f401546164417151643)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000049 55 1076          1622393789423 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 167))
	(_version ve4)
	(_time 1622393789424 2021.05.30 19:56:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8dd98d83dcdbda9a898fced6d88b8c8bd88b8c8bde)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__171(_arch 0 0 171(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622393789523 ripple
(_unit VHDL(bist 0 202(ripple 0 189))
	(_version ve4)
	(_time 1622393789524 2021.05.30 19:56:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ebbeebb8b0bdbcfceee9f9b1b3ece8ecefede9ede2)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 199(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 200(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 201(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 190(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 191(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 191(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 192(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 192(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 193(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 193(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 194(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__198(_arch 0 0 198(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622393789668 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 232))
	(_version ve4)
	(_time 1622393789669 2021.05.30 19:56:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 782d7879262f796f7f2a6a227f7e2b7e2b7e7d7f7a)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 233(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 234(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 235(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 235(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(6))(_sens(7)))))
			(line__239(_arch 1 0 239(_assignment(_trgt(3))(_sens(7)))))
			(line__240(_arch 2 0 240(_assignment(_trgt(5))(_sens(7)))))
			(line__241(_arch 3 0 241(_assignment(_trgt(4))(_sens(7)))))
			(line__243(_arch 4 0 243(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__266(_arch 5 0 266(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622393789740 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 298))
	(_version ve4)
	(_time 1622393789741 2021.05.30 19:56:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c693c493c49196d0c2c1d49cc2c0c7c0c2c0c2c0c3)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__300(_arch 0 0 300(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622393789815 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 320))
	(_version ve4)
	(_time 1622393789816 2021.05.30 19:56:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 04500202055357125056165e500203025103060201)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 321(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 321(_arch(_uni))))
		(_prcs
			(line__323(_arch 0 0 323(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__335(_arch 1 0 335(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622393789984 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 355))
	(_version ve4)
	(_time 1622393789985 2021.05.30 19:56:29)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b0e4b7e5b4e7e5a6b3b6a5efe3b5e6b6e4b7b5b6e3)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 365(_ent((i 2)))))
				(_port(_int Clk -1 0 366(_ent (_in))))
				(_port(_int Q0 -1 0 367(_ent (_in))))
				(_port(_int Start -1 0 368(_ent (_in))))
				(_port(_int Load -1 0 369(_ent (_out))))
				(_port(_int Shift -1 0 370(_ent (_out))))
				(_port(_int AddA -1 0 371(_ent (_out))))
				(_port(_int Done -1 0 372(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 376(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 377(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 377(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 378(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 378(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 382(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 383(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 383(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 384(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 384(_ent (_out))))
				(_port(_int Clk -1 0 385(_ent (_in))))
				(_port(_int Load -1 0 386(_ent (_in))))
				(_port(_int Shift -1 0 387(_ent (_in))))
				(_port(_int Clear -1 0 388(_ent (_in))))
				(_port(_int SerIn -1 0 389(_ent (_in))))
			)
		)
	)
	(_inst C 0 395(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 397(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 399(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 401(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 403(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 359(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 359(_arch(_uni))))
		(_sig(_int Qout 2 0 359(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 360(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 360(_arch(_uni))))
		(_sig(_int Aout 3 0 360(_arch(_uni))))
		(_sig(_int Load -1 0 361(_arch(_uni))))
		(_sig(_int Shift -1 0 361(_arch(_uni))))
		(_sig(_int AddA -1 0 361(_arch(_uni))))
		(_prcs
			(line__405(_arch 0 0 405(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1432          1622393790108 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 440))
	(_version ve4)
	(_time 1622393790109 2021.05.30 19:56:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2d792c297b7a7a3b25223f777f2a282b242a292a29)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 448(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 441(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 441(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 441(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 442(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 442(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 443(_arch(_uni))))
		(_sig(_int Clk -1 0 443(_arch(_uni))))
		(_sig(_int Done -1 0 443(_arch(_uni))))
		(_prcs
			(line__450(_arch 0 0 450(_assignment(_trgt(4))(_sens(4)))))
			(line__452(_arch 1 0 452(_assignment(_trgt(3))(_sens(3)))))
			(line__454(_arch 2 0 454(_assignment(_trgt(0)))))
			(line__455(_arch 3 0 455(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33751554)
		(33686019)
		(33686274)
		(33751555)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622393812949 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622393812950 2021.05.30 19:56:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 696e6868653e6e7e6c6f2d323d6f3a6e6d6f3d6e6c)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622393813029 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622393813030 2021.05.30 19:56:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b7b1e1e2b4e0e2a1b4b7a2e8e7b2e1b1e3b0b2b1e4)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000049 55 1076          1622393813161 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 167))
	(_version ve4)
	(_time 1622393813162 2021.05.30 19:56:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 44421046451213534046071f114245421142454217)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__171(_arch 0 0 171(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622393813257 ripple
(_unit VHDL(bist 0 202(ripple 0 189))
	(_version ve4)
	(_time 1622393813258 2021.05.30 19:56:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9295c69d99c4c585979080c8ca959195969490949b)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 199(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 200(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 201(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 190(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 191(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 191(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 192(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 192(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 193(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 193(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 194(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__198(_arch 0 0 198(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622393813391 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 232))
	(_version ve4)
	(_time 1622393813392 2021.05.30 19:56:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2e2a2d2a2d792f39297c3c7429287d287d282b292c)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 233(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 234(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 235(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 235(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment(_trgt(6))(_sens(7)))))
			(line__239(_arch 1 0 239(_assignment(_trgt(3))(_sens(7)))))
			(line__240(_arch 2 0 240(_assignment(_trgt(5))(_sens(7)))))
			(line__241(_arch 3 0 241(_assignment(_trgt(4))(_sens(7)))))
			(line__243(_arch 4 0 243(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__266(_arch 5 0 266(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622393813481 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 298))
	(_version ve4)
	(_time 1622393813482 2021.05.30 19:56:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7c787d7d2b2b2c6a787b6e26787a7d7a787a787a79)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__300(_arch 0 0 300(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622393813559 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 320))
	(_version ve4)
	(_time 1622393813560 2021.05.30 19:56:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bbbeb9efecece8adefe9a9e1efbdbcbdeebcb9bdbe)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 321(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 321(_arch(_uni))))
		(_prcs
			(line__323(_arch 0 0 323(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__335(_arch 1 0 335(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622393813742 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 355))
	(_version ve4)
	(_time 1622393813743 2021.05.30 19:56:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8683848984d1d390858093d9d583d080d2818380d5)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 365(_ent((i 2)))))
				(_port(_int Clk -1 0 366(_ent (_in))))
				(_port(_int Q0 -1 0 367(_ent (_in))))
				(_port(_int Start -1 0 368(_ent (_in))))
				(_port(_int Load -1 0 369(_ent (_out))))
				(_port(_int Shift -1 0 370(_ent (_out))))
				(_port(_int AddA -1 0 371(_ent (_out))))
				(_port(_int Done -1 0 372(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 376(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 377(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 377(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 377(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 378(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 378(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 382(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 383(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 383(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 384(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 384(_ent (_out))))
				(_port(_int Clk -1 0 385(_ent (_in))))
				(_port(_int Load -1 0 386(_ent (_in))))
				(_port(_int Shift -1 0 387(_ent (_in))))
				(_port(_int Clear -1 0 388(_ent (_in))))
				(_port(_int SerIn -1 0 389(_ent (_in))))
			)
		)
	)
	(_inst C 0 395(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 397(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 399(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 401(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 403(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 359(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 359(_arch(_uni))))
		(_sig(_int Qout 2 0 359(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 360(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 360(_arch(_uni))))
		(_sig(_int Aout 3 0 360(_arch(_uni))))
		(_sig(_int Load -1 0 361(_arch(_uni))))
		(_sig(_int Shift -1 0 361(_arch(_uni))))
		(_sig(_int AddA -1 0 361(_arch(_uni))))
		(_prcs
			(line__405(_arch 0 0 405(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1432          1622393813880 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 440))
	(_version ve4)
	(_time 1622393813881 2021.05.30 19:56:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 03060505025454150b0c1159510406050a04070407)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 448(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 441(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 441(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 441(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 442(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 442(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 443(_arch(_uni))))
		(_sig(_int Clk -1 0 443(_arch(_uni))))
		(_sig(_int Done -1 0 443(_arch(_uni))))
		(_prcs
			(line__450(_arch 0 0 450(_assignment(_trgt(4))(_sens(4)))))
			(line__452(_arch 1 0 452(_assignment(_trgt(3))(_sens(3)))))
			(line__454(_arch 2 0 454(_assignment(_trgt(0)))))
			(line__455(_arch 3 0 455(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33751554)
		(33686019)
		(33686274)
		(33751555)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622393872697 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622393872698 2021.05.30 19:57:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code cfc99c9b9c98c8d8cac98b949bc99cc8cbc99bc8ca)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622393872786 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622393872787 2021.05.30 19:57:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2d2a26287d7a783b2e2d38727d287b2b792a282b7e)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000049 55 1076          1622393873053 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 168))
	(_version ve4)
	(_time 1622393873054 2021.05.30 19:57:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 36313d33356061213234756d633037306330373065)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__172(_arch 0 0 172(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622393873150 ripple
(_unit VHDL(bist 0 202(ripple 0 190))
	(_version ve4)
	(_time 1622393873151 2021.05.30 19:57:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 84828f8a89d2d393818696dedc838783808286828d)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 200(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 201(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 202(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 191(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 192(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 192(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 193(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 193(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 194(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 194(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 195(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__199(_arch 0 0 199(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622393873341 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 233))
	(_version ve4)
	(_time 1622393873342 2021.05.30 19:57:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 50560253060751475702420a575603560356555752)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 234(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 235(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 236(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 236(_arch(_uni))))
		(_prcs
			(line__239(_arch 0 0 239(_assignment(_trgt(6))(_sens(7)))))
			(line__240(_arch 1 0 240(_assignment(_trgt(3))(_sens(7)))))
			(line__241(_arch 2 0 241(_assignment(_trgt(5))(_sens(7)))))
			(line__242(_arch 3 0 242(_assignment(_trgt(4))(_sens(7)))))
			(line__244(_arch 4 0 244(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__267(_arch 5 0 267(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622393873436 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 299))
	(_version ve4)
	(_time 1622393873437 2021.05.30 19:57:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code adabfdfafdfafdbba9aabff7a9abacaba9aba9aba8)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622393873533 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 321))
	(_version ve4)
	(_time 1622393873534 2021.05.30 19:57:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0b0c5b0d5c5c581d5f5919515f0d0c0d5e0c090d0e)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 322(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 322(_arch(_uni))))
		(_prcs
			(line__324(_arch 0 0 324(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__336(_arch 1 0 336(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622393873712 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 356))
	(_version ve4)
	(_time 1622393873713 2021.05.30 19:57:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b7b0e6e2b4e0e2a1b4b1a2e8e4b2e1b1e3b0b2b1e4)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 366(_ent((i 2)))))
				(_port(_int Clk -1 0 367(_ent (_in))))
				(_port(_int Q0 -1 0 368(_ent (_in))))
				(_port(_int Start -1 0 369(_ent (_in))))
				(_port(_int Load -1 0 370(_ent (_out))))
				(_port(_int Shift -1 0 371(_ent (_out))))
				(_port(_int AddA -1 0 372(_ent (_out))))
				(_port(_int Done -1 0 373(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 377(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 378(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 378(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 378(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 378(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 379(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 379(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 383(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 384(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 384(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 385(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 385(_ent (_out))))
				(_port(_int Clk -1 0 386(_ent (_in))))
				(_port(_int Load -1 0 387(_ent (_in))))
				(_port(_int Shift -1 0 388(_ent (_in))))
				(_port(_int Clear -1 0 389(_ent (_in))))
				(_port(_int SerIn -1 0 390(_ent (_in))))
			)
		)
	)
	(_inst C 0 396(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 398(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 400(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 402(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 404(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 360(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 360(_arch(_uni))))
		(_sig(_int Qout 2 0 360(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 361(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 361(_arch(_uni))))
		(_sig(_int Aout 3 0 361(_arch(_uni))))
		(_sig(_int Load -1 0 362(_arch(_uni))))
		(_sig(_int Shift -1 0 362(_arch(_uni))))
		(_sig(_int AddA -1 0 362(_arch(_uni))))
		(_prcs
			(line__406(_arch 0 0 406(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1432          1622393873846 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 441))
	(_version ve4)
	(_time 1622393873847 2021.05.30 19:57:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 44431346421313524c4b561e164341424d43404340)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 449(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 442(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 442(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 442(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 443(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 443(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 444(_arch(_uni))))
		(_sig(_int Clk -1 0 444(_arch(_uni))))
		(_sig(_int Done -1 0 444(_arch(_uni))))
		(_prcs
			(line__451(_arch 0 0 451(_assignment(_trgt(4))(_sens(4)))))
			(line__453(_arch 1 0 453(_assignment(_trgt(3))(_sens(3)))))
			(line__455(_arch 2 0 455(_assignment(_trgt(0)))))
			(line__456(_arch 3 0 456(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33751554)
		(33686019)
		(33686274)
		(33751555)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622393910851 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622393910852 2021.05.30 19:58:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dbd4dc888c8cdcccdedd9f808fdd88dcdfdd8fdcde)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622393910899 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622393910900 2021.05.30 19:58:30)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0a045d0d5f5d5f1c090a1f555a0f5c0c5e0d0f0c59)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000049 55 1076          1622393911113 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 170))
	(_version ve4)
	(_time 1622393911114 2021.05.30 19:58:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e5ebb3b6e5b3b2f2e1e7a6beb0e3e4e3b0e3e4e3b6)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__174(_arch 0 0 174(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622393911226 ripple
(_unit VHDL(bist 0 202(ripple 0 192))
	(_version ve4)
	(_time 1622393911227 2021.05.30 19:58:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 434c144149151454464151191b444044474541454a)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 202(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 203(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 204(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 193(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 194(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 194(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 195(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 195(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 196(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 196(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 197(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__201(_arch 0 0 201(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622393911402 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 235))
	(_version ve4)
	(_time 1622393911403 2021.05.30 19:58:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code fef1a8aefda9ffe9f9aceca4f9f8adf8adf8fbf9fc)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 236(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 237(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 238(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 238(_arch(_uni))))
		(_prcs
			(line__241(_arch 0 0 241(_assignment(_trgt(6))(_sens(7)))))
			(line__242(_arch 1 0 242(_assignment(_trgt(3))(_sens(7)))))
			(line__243(_arch 2 0 243(_assignment(_trgt(5))(_sens(7)))))
			(line__244(_arch 3 0 244(_assignment(_trgt(4))(_sens(7)))))
			(line__246(_arch 4 0 246(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__269(_arch 5 0 269(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622393911490 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 301))
	(_version ve4)
	(_time 1622393911491 2021.05.30 19:58:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5c530b5f0b0b0c4a585b4e06585a5d5a585a585a59)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__303(_arch 0 0 303(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622393911571 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 323))
	(_version ve4)
	(_time 1622393911572 2021.05.30 19:58:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9a94ce95cecdc98ccec888c0ce9c9d9ccf9d989c9f)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 324(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 324(_arch(_uni))))
		(_prcs
			(line__326(_arch 0 0 326(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__338(_arch 1 0 338(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622393911743 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 358))
	(_version ve4)
	(_time 1622393911744 2021.05.30 19:58:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 461045454411135045405319154310401241434015)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 368(_ent((i 2)))))
				(_port(_int Clk -1 0 369(_ent (_in))))
				(_port(_int Q0 -1 0 370(_ent (_in))))
				(_port(_int Start -1 0 371(_ent (_in))))
				(_port(_int Load -1 0 372(_ent (_out))))
				(_port(_int Shift -1 0 373(_ent (_out))))
				(_port(_int AddA -1 0 374(_ent (_out))))
				(_port(_int Done -1 0 375(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 379(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 380(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 380(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 381(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 381(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 385(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 386(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 386(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 387(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 387(_ent (_out))))
				(_port(_int Clk -1 0 388(_ent (_in))))
				(_port(_int Load -1 0 389(_ent (_in))))
				(_port(_int Shift -1 0 390(_ent (_in))))
				(_port(_int Clear -1 0 391(_ent (_in))))
				(_port(_int SerIn -1 0 392(_ent (_in))))
			)
		)
	)
	(_inst C 0 398(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 400(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 402(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 404(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 406(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 362(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 362(_arch(_uni))))
		(_sig(_int Qout 2 0 362(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 363(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 363(_arch(_uni))))
		(_sig(_int Aout 3 0 363(_arch(_uni))))
		(_sig(_int Load -1 0 364(_arch(_uni))))
		(_sig(_int Shift -1 0 364(_arch(_uni))))
		(_sig(_int AddA -1 0 364(_arch(_uni))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1432          1622393911858 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 443))
	(_version ve4)
	(_time 1622393911859 2021.05.30 19:58:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c395c796c29494d5cbccd19991c4c6c5cac4c7c4c7)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 451(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 444(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 444(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 444(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 445(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 445(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 446(_arch(_uni))))
		(_sig(_int Clk -1 0 446(_arch(_uni))))
		(_sig(_int Done -1 0 446(_arch(_uni))))
		(_prcs
			(line__453(_arch 0 0 453(_assignment(_trgt(4))(_sens(4)))))
			(line__455(_arch 1 0 455(_assignment(_trgt(3))(_sens(3)))))
			(line__457(_arch 2 0 457(_assignment(_trgt(0)))))
			(line__458(_arch 3 0 458(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33751554)
		(33686019)
		(33686274)
		(33751555)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622393922673 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622393922674 2021.05.30 19:58:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0f5a09085c5808180a094b545b095c080b095b080a)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622393922736 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622393922737 2021.05.30 19:58:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4e1a1f4d1f191b584d4e5b111e4b18481a494b481d)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2093          1622393922861 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 129))
	(_version ve4)
	(_time 1622393922862 2021.05.30 19:58:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bbefedefecedecacbdebace1efbdeebdbebcb9bdba)
	(_ent
		(_time 1622393922767)
	)
	(_inst G2 0 141(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 4))
			((N)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 131(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 131(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 132(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 133(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 133(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__138(_arch 1 0 138(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 144(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__157(_arch 3 0 157(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1076          1622393922932 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 170))
	(_version ve4)
	(_time 1622393922933 2021.05.30 19:58:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code faaeaaaaaeacadedfef8b9a1affcfbfcaffcfbfca9)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__174(_arch 0 0 174(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622393923034 ripple
(_unit VHDL(bist 0 202(ripple 0 192))
	(_version ve4)
	(_time 1622393923035 2021.05.30 19:58:43)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 77222676792120607275652d2f707470737175717e)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 202(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 203(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 204(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 193(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 194(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 194(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 195(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 195(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 196(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 196(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 197(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__201(_arch 0 0 201(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622393923187 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 235))
	(_version ve4)
	(_time 1622393923188 2021.05.30 19:58:43)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 035654055654021404511159040550055005060401)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 236(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 237(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 238(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 238(_arch(_uni))))
		(_prcs
			(line__241(_arch 0 0 241(_assignment(_trgt(6))(_sens(7)))))
			(line__242(_arch 1 0 242(_assignment(_trgt(3))(_sens(7)))))
			(line__243(_arch 2 0 243(_assignment(_trgt(5))(_sens(7)))))
			(line__244(_arch 3 0 244(_assignment(_trgt(4))(_sens(7)))))
			(line__246(_arch 4 0 246(_prcs(_trgt(7))(_sens(0)(1)(2)(7)(8))(_dssslsensitivity 1)(_mon))))
			(line__269(_arch 5 0 269(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622393923276 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 301))
	(_version ve4)
	(_time 1622393923277 2021.05.30 19:58:43)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 61343461643631776566733b656760676567656764)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__303(_arch 0 0 303(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622393923363 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 323))
	(_version ve4)
	(_time 1622393923364 2021.05.30 19:58:43)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bfebe9ebece8eca9ebedade5ebb9b8b9eab8bdb9ba)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 324(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 324(_arch(_uni))))
		(_prcs
			(line__326(_arch 0 0 326(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__338(_arch 1 0 338(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622393923518 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 358))
	(_version ve4)
	(_time 1622393923519 2021.05.30 19:58:43)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5b0f0d590d0c0e4d585d4e04085e0d5d0f5c5e5d08)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 368(_ent((i 2)))))
				(_port(_int Clk -1 0 369(_ent (_in))))
				(_port(_int Q0 -1 0 370(_ent (_in))))
				(_port(_int Start -1 0 371(_ent (_in))))
				(_port(_int Load -1 0 372(_ent (_out))))
				(_port(_int Shift -1 0 373(_ent (_out))))
				(_port(_int AddA -1 0 374(_ent (_out))))
				(_port(_int Done -1 0 375(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 379(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 380(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 380(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 381(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 381(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 385(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 386(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 386(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 387(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 387(_ent (_out))))
				(_port(_int Clk -1 0 388(_ent (_in))))
				(_port(_int Load -1 0 389(_ent (_in))))
				(_port(_int Shift -1 0 390(_ent (_in))))
				(_port(_int Clear -1 0 391(_ent (_in))))
				(_port(_int SerIn -1 0 392(_ent (_in))))
			)
		)
	)
	(_inst C 0 398(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 400(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 402(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 404(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 406(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 362(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 362(_arch(_uni))))
		(_sig(_int Qout 2 0 362(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 363(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 363(_arch(_uni))))
		(_sig(_int Aout 3 0 363(_arch(_uni))))
		(_sig(_int Load -1 0 364(_arch(_uni))))
		(_sig(_int Shift -1 0 364(_arch(_uni))))
		(_sig(_int AddA -1 0 364(_arch(_uni))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1432          1622393923622 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 443))
	(_version ve4)
	(_time 1622393923623 2021.05.30 19:58:43)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b9ede8edb2eeeeafb1b6abe3ebbebcbfb0bebdbebd)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 451(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 444(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 444(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 444(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 445(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 445(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 446(_arch(_uni))))
		(_sig(_int Clk -1 0 446(_arch(_uni))))
		(_sig(_int Done -1 0 446(_arch(_uni))))
		(_prcs
			(line__453(_arch 0 0 453(_assignment(_trgt(4))(_sens(4)))))
			(line__455(_arch 1 0 455(_assignment(_trgt(3))(_sens(3)))))
			(line__457(_arch 2 0 457(_assignment(_trgt(0)))))
			(line__458(_arch 3 0 458(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33751554)
		(33686019)
		(33686274)
		(33751555)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622394227706 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622394227707 2021.05.30 20:03:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8786d18885d080908281c3dcd381d4808381d38082)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622394227803 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622394227804 2021.05.30 20:03:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f4f4f5a5f4a3a1e2f7f4e1aba4f1a2f2a0f3f1f2a7)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2093          1622394227920 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 129))
	(_version ve4)
	(_time 1622394227921 2021.05.30 20:03:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 626265626534357564327538366437646765606463)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 141(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 4))
			((N)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 131(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 131(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 132(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 133(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 133(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__138(_arch 1 0 138(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 144(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__157(_arch 3 0 157(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1076          1622394227945 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 170))
	(_version ve4)
	(_time 1622394227946 2021.05.30 20:03:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8181808f85d7d6968583c2dad4878087d4878087d2)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__174(_arch 0 0 174(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622394227964 ripple
(_unit VHDL(bist 0 202(ripple 0 192))
	(_version ve4)
	(_time 1622394227965 2021.05.30 20:03:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9190909e99c7c686949383cbc99692969597939798)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 202(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 203(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 204(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 193(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 194(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 194(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 195(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 195(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 196(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 196(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 197(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__201(_arch 0 0 201(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622394228044 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 235))
	(_version ve4)
	(_time 1622394228045 2021.05.30 20:03:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dfdedf8ddf88dec8d88dcd85d8d98cd98cd9dad8dd)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 236(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 237(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 238(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 238(_arch(_uni))))
		(_prcs
			(line__241(_arch 0 0 241(_assignment(_trgt(6))(_sens(7)))))
			(line__242(_arch 1 0 242(_assignment(_trgt(3))(_sens(7)))))
			(line__243(_arch 2 0 243(_assignment(_trgt(5))(_sens(7)))))
			(line__244(_arch 3 0 244(_assignment(_trgt(4))(_sens(7)))))
			(line__246(_arch 4 0 246(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__269(_arch 5 0 269(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622394228092 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 301))
	(_version ve4)
	(_time 1622394228093 2021.05.30 20:03:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0e0f0b085f595e180a091c540a080f080a080a080b)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__303(_arch 0 0 303(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622394228109 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 323))
	(_version ve4)
	(_time 1622394228110 2021.05.30 20:03:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1d1d1b1a4c4a4e0b494f0f47491b1a1b481a1f1b18)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 324(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 324(_arch(_uni))))
		(_prcs
			(line__326(_arch 0 0 326(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__338(_arch 1 0 338(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622394228197 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 358))
	(_version ve4)
	(_time 1622394228198 2021.05.30 20:03:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7b7b7c7b2d2c2e6d787d6e24287e2d7d2f7c7e7d28)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 368(_ent((i 2)))))
				(_port(_int Clk -1 0 369(_ent (_in))))
				(_port(_int Q0 -1 0 370(_ent (_in))))
				(_port(_int Start -1 0 371(_ent (_in))))
				(_port(_int Load -1 0 372(_ent (_out))))
				(_port(_int Shift -1 0 373(_ent (_out))))
				(_port(_int AddA -1 0 374(_ent (_out))))
				(_port(_int Done -1 0 375(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 379(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 380(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 380(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 381(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 381(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 385(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 386(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 386(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 387(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 387(_ent (_out))))
				(_port(_int Clk -1 0 388(_ent (_in))))
				(_port(_int Load -1 0 389(_ent (_in))))
				(_port(_int Shift -1 0 390(_ent (_in))))
				(_port(_int Clear -1 0 391(_ent (_in))))
				(_port(_int SerIn -1 0 392(_ent (_in))))
			)
		)
	)
	(_inst C 0 398(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 400(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 402(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 404(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 406(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 362(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 362(_arch(_uni))))
		(_sig(_int Qout 2 0 362(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 363(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 363(_arch(_uni))))
		(_sig(_int Aout 3 0 363(_arch(_uni))))
		(_sig(_int Load -1 0 364(_arch(_uni))))
		(_sig(_int Shift -1 0 364(_arch(_uni))))
		(_sig(_int AddA -1 0 364(_arch(_uni))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1432          1622394228237 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 443))
	(_version ve4)
	(_time 1622394228238 2021.05.30 20:03:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code aaaaaafdf9fdfdbca2a5b8f0f8adafaca3adaeadae)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 451(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 444(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 444(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 444(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 445(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 445(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 446(_arch(_uni))))
		(_sig(_int Clk -1 0 446(_arch(_uni))))
		(_sig(_int Done -1 0 446(_arch(_uni))))
		(_prcs
			(line__453(_arch 0 0 453(_assignment(_trgt(4))(_sens(4)))))
			(line__455(_arch 1 0 455(_assignment(_trgt(3))(_sens(3)))))
			(line__457(_arch 2 0 457(_assignment(_trgt(0)))))
			(line__458(_arch 3 0 458(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33751554)
		(33686019)
		(33686274)
		(33751555)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622394297994 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622394297995 2021.05.30 20:04:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 202e7125257727372526647b742673272426742725)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622394298034 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622394298035 2021.05.30 20:04:58)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4f40494c1d181a594c4f5a101f4a19491b484a491c)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2093          1622394298104 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 129))
	(_version ve4)
	(_time 1622394298105 2021.05.30 20:04:58)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8d828c83dcdbda9a8bdd9ad7d98bd88b888a8f8b8c)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 141(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 4))
			((N)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 131(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 131(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 132(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 133(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 133(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__138(_arch 1 0 138(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 144(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__157(_arch 3 0 157(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1076          1622394298125 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 170))
	(_version ve4)
	(_time 1622394298126 2021.05.30 20:04:58)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9d929a92cccbca8a999fdec6c89b9c9bc89b9c9bce)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__174(_arch 0 0 174(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622394298147 ripple
(_unit VHDL(bist 0 202(ripple 0 192))
	(_version ve4)
	(_time 1622394298148 2021.05.30 20:04:58)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bcb2bbe8e6eaebabb9beaee6e4bbbfbbb8babebab5)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 202(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 203(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 204(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 193(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 194(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 194(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 195(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 195(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 196(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 196(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 197(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__201(_arch 0 0 201(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622394298196 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 235))
	(_version ve4)
	(_time 1622394298197 2021.05.30 20:04:58)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ebe5edb8efbceafcecb9f9b1ecedb8edb8edeeece9)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 236(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 237(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 238(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 238(_arch(_uni))))
		(_prcs
			(line__241(_arch 0 0 241(_assignment(_trgt(6))(_sens(7)))))
			(line__242(_arch 1 0 242(_assignment(_trgt(3))(_sens(7)))))
			(line__243(_arch 2 0 243(_assignment(_trgt(5))(_sens(7)))))
			(line__244(_arch 3 0 244(_assignment(_trgt(4))(_sens(7)))))
			(line__246(_arch 4 0 246(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__269(_arch 5 0 269(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622394298236 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 301))
	(_version ve4)
	(_time 1622394298237 2021.05.30 20:04:58)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0a040d0c5f5d5a1c0e0d18500e0c0b0c0e0c0e0c0f)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__303(_arch 0 0 303(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622394298252 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 323))
	(_version ve4)
	(_time 1622394298253 2021.05.30 20:04:58)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 29262d2d257e7a3f7d7b3b737d2f2e2f7c2e2b2f2c)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 324(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 324(_arch(_uni))))
		(_prcs
			(line__326(_arch 0 0 326(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__338(_arch 1 0 338(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622394298293 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 358))
	(_version ve4)
	(_time 1622394298294 2021.05.30 20:04:58)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 49464c4a441e1c5f4a4f5c161a4c1f4f1d4e4c4f1a)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 368(_ent((i 2)))))
				(_port(_int Clk -1 0 369(_ent (_in))))
				(_port(_int Q0 -1 0 370(_ent (_in))))
				(_port(_int Start -1 0 371(_ent (_in))))
				(_port(_int Load -1 0 372(_ent (_out))))
				(_port(_int Shift -1 0 373(_ent (_out))))
				(_port(_int AddA -1 0 374(_ent (_out))))
				(_port(_int Done -1 0 375(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 379(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 380(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 380(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 381(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 381(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 385(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 386(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 386(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 387(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 387(_ent (_out))))
				(_port(_int Clk -1 0 388(_ent (_in))))
				(_port(_int Load -1 0 389(_ent (_in))))
				(_port(_int Shift -1 0 390(_ent (_in))))
				(_port(_int Clear -1 0 391(_ent (_in))))
				(_port(_int SerIn -1 0 392(_ent (_in))))
			)
		)
	)
	(_inst C 0 398(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 400(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 402(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 404(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 406(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 362(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 362(_arch(_uni))))
		(_sig(_int Qout 2 0 362(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 363(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 363(_arch(_uni))))
		(_sig(_int Aout 3 0 363(_arch(_uni))))
		(_sig(_int Load -1 0 364(_arch(_uni))))
		(_sig(_int Shift -1 0 364(_arch(_uni))))
		(_sig(_int AddA -1 0 364(_arch(_uni))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1453          1622394298324 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 443))
	(_version ve4)
	(_time 1622394298325 2021.05.30 20:04:58)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 68676a68623f3f7e60677a323a6f6d6e616f6c6f6c)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 451(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 444(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 444(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 444(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 445(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 445(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 446(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 446(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 446(_arch(_uni((i 2))))))
		(_prcs
			(line__453(_arch 0 0 453(_assignment(_trgt(4))(_sens(4)))))
			(line__455(_arch 1 0 455(_assignment(_trgt(3))(_sens(3)))))
			(line__457(_arch 2 0 457(_assignment(_trgt(0)))))
			(line__458(_arch 3 0 458(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275)
		(33751554)
		(33686019)
		(33686274)
		(33751555)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622394419117 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622394419118 2021.05.30 20:06:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 45464446451242524043011e114316424143114240)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622394419155 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622394419156 2021.05.30 20:06:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 64663265643331726764713b346132623063616237)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2093          1622394419215 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 129))
	(_version ve4)
	(_time 1622394419216 2021.05.30 20:06:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a3a1f2f4a5f5f4b4a5f3b4f9f7a5f6a5a6a4a1a5a2)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 141(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 4))
			((N)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 131(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 131(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 132(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 133(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 133(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__138(_arch 1 0 138(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 144(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__157(_arch 3 0 157(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1076          1622394419233 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 170))
	(_version ve4)
	(_time 1622394419234 2021.05.30 20:06:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b2b0e5e6b5e4e5a5b6b0f1e9e7b4b3b4e7b4b3b4e1)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__174(_arch 0 0 174(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622394419248 ripple
(_unit VHDL(bist 0 202(ripple 0 192))
	(_version ve4)
	(_time 1622394419249 2021.05.30 20:06:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c2c19597c99495d5c7c0d0989ac5c1c5c6c4c0c4cb)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 202(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 203(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 204(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 193(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 194(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 194(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 195(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 195(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 196(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 196(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 197(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__201(_arch 0 0 201(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622394419318 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 235))
	(_version ve4)
	(_time 1622394419319 2021.05.30 20:06:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 10134517464711071742024a171643164316151712)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 236(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 237(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 238(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 238(_arch(_uni))))
		(_prcs
			(line__241(_arch 0 0 241(_assignment(_trgt(6))(_sens(7)))))
			(line__242(_arch 1 0 242(_assignment(_trgt(3))(_sens(7)))))
			(line__243(_arch 2 0 243(_assignment(_trgt(5))(_sens(7)))))
			(line__244(_arch 3 0 244(_assignment(_trgt(4))(_sens(7)))))
			(line__246(_arch 4 0 246(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__269(_arch 5 0 269(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622394419355 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 301))
	(_version ve4)
	(_time 1622394419356 2021.05.30 20:06:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 20237724247770362427327a242621262426242625)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__303(_arch 0 0 303(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622394419373 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 323))
	(_version ve4)
	(_time 1622394419374 2021.05.30 20:06:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3f3d6b3a6c686c296b6d2d656b3938396a383d393a)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 324(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 324(_arch(_uni))))
		(_prcs
			(line__326(_arch 0 0 326(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__338(_arch 1 0 338(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622394419420 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 358))
	(_version ve4)
	(_time 1622394419421 2021.05.30 20:06:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6e6c3b6f3f393b786d687b313d6b38683a696b683d)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 368(_ent((i 2)))))
				(_port(_int Clk -1 0 369(_ent (_in))))
				(_port(_int Q0 -1 0 370(_ent (_in))))
				(_port(_int Start -1 0 371(_ent (_in))))
				(_port(_int Load -1 0 372(_ent (_out))))
				(_port(_int Shift -1 0 373(_ent (_out))))
				(_port(_int AddA -1 0 374(_ent (_out))))
				(_port(_int Done -1 0 375(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 379(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 380(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 380(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 381(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 381(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 385(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 386(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 386(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 387(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 387(_ent (_out))))
				(_port(_int Clk -1 0 388(_ent (_in))))
				(_port(_int Load -1 0 389(_ent (_in))))
				(_port(_int Shift -1 0 390(_ent (_in))))
				(_port(_int Clear -1 0 391(_ent (_in))))
				(_port(_int SerIn -1 0 392(_ent (_in))))
			)
		)
	)
	(_inst C 0 398(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 400(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 402(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 404(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 406(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 362(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 362(_arch(_uni))))
		(_sig(_int Qout 2 0 362(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 363(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 363(_arch(_uni))))
		(_sig(_int Aout 3 0 363(_arch(_uni))))
		(_sig(_int Load -1 0 364(_arch(_uni))))
		(_sig(_int Shift -1 0 364(_arch(_uni))))
		(_sig(_int AddA -1 0 364(_arch(_uni))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000046 55 1439          1622394419457 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 443))
	(_version ve4)
	(_time 1622394419458 2021.05.30 20:06:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9d9fcf92cbcaca8b95928fc7cf9a989b949a999a99)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 451(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 444(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 444(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 444(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 445(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 445(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 446(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 446(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 446(_arch(_uni((i 2))))))
		(_prcs
			(line__453(_arch 0 0 453(_assignment(_trgt(4))(_sens(4)))))
			(line__455(_arch 1 0 455(_assignment(_trgt(3))(_sens(3)))))
			(line__457(_arch 2 0 457(_assignment(_trgt(0)))))
			(line__458(_arch 3 0 458(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(33686274)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622401525465 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622401525466 2021.05.30 22:05:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6d386d6c3c3a6a7a686b2936396b3e6a696b396a68)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622401525522 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622401525523 2021.05.30 22:05:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code abfffcfdfdfcfebda8abbef4fbaefdadffacaeadf8)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2093          1622401525587 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 129))
	(_version ve4)
	(_time 1622401525588 2021.05.30 22:05:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code eabebab9bebcbdfdecbafdb0beecbfecefede8eceb)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 141(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 4))
			((N)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 131(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 131(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 132(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 133(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 133(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__138(_arch 1 0 138(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 144(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__157(_arch 3 0 157(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1076          1622401525609 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 170))
	(_version ve4)
	(_time 1622401525610 2021.05.30 22:05:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f9adafa9f5afaeeefdfbbaa2acfff8ffacfff8ffaa)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__174(_arch 0 0 174(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622401525623 ripple
(_unit VHDL(bist 0 202(ripple 0 192))
	(_version ve4)
	(_time 1622401525624 2021.05.30 22:05:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 095c5e0f095f5e1e0c0b1b53510e0a0e0d0f0b0f00)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 202(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 203(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 204(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 193(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 194(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 194(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 195(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 195(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 196(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 196(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 197(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__201(_arch 0 0 201(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622401525806 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 235))
	(_version ve4)
	(_time 1622401525807 2021.05.30 22:05:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c49192919693c5d3c396d69ec3c297c297c2c1c3c6)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 236(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 237(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 238(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 238(_arch(_uni))))
		(_prcs
			(line__241(_arch 0 0 241(_assignment(_trgt(6))(_sens(7)))))
			(line__242(_arch 1 0 242(_assignment(_trgt(3))(_sens(7)))))
			(line__243(_arch 2 0 243(_assignment(_trgt(5))(_sens(7)))))
			(line__244(_arch 3 0 244(_assignment(_trgt(4))(_sens(7)))))
			(line__246(_arch 4 0 246(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__269(_arch 5 0 269(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622401525914 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 301))
	(_version ve4)
	(_time 1622401525915 2021.05.30 22:05:25)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 326765373465622436352068363433343634363437)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__303(_arch 0 0 303(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622401526017 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 323))
	(_version ve4)
	(_time 1622401526018 2021.05.30 22:05:26)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9fcbcb90ccc8cc89cbcd8dc5cb999899ca989d999a)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 324(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 324(_arch(_uni))))
		(_prcs
			(line__326(_arch 0 0 326(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__338(_arch 1 0 338(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622401526203 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 358))
	(_version ve4)
	(_time 1622401526204 2021.05.30 22:05:26)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4b1848481d1c1e5d484d5e14184e1d4d1f4c4e4d18)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 368(_ent((i 2)))))
				(_port(_int Clk -1 0 369(_ent (_in))))
				(_port(_int Q0 -1 0 370(_ent (_in))))
				(_port(_int Start -1 0 371(_ent (_in))))
				(_port(_int Load -1 0 372(_ent (_out))))
				(_port(_int Shift -1 0 373(_ent (_out))))
				(_port(_int AddA -1 0 374(_ent (_out))))
				(_port(_int Done -1 0 375(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 379(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 380(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 380(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 381(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 381(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 385(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 386(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 386(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 387(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 387(_ent (_out))))
				(_port(_int Clk -1 0 388(_ent (_in))))
				(_port(_int Load -1 0 389(_ent (_in))))
				(_port(_int Shift -1 0 390(_ent (_in))))
				(_port(_int Clear -1 0 391(_ent (_in))))
				(_port(_int SerIn -1 0 392(_ent (_in))))
			)
		)
	)
	(_inst C 0 398(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 400(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 402(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 404(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 406(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 362(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 362(_arch(_uni))))
		(_sig(_int Qout 2 0 362(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 363(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 363(_arch(_uni))))
		(_sig(_int Aout 3 0 363(_arch(_uni))))
		(_sig(_int Load -1 0 364(_arch(_uni))))
		(_sig(_int Shift -1 0 364(_arch(_uni))))
		(_sig(_int AddA -1 0 364(_arch(_uni))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622401526281 checker
(_unit VHDL(resultcheck 0 418(checker 0 423))
	(_version ve4)
	(_time 1622401526282 2021.05.30 22:05:26)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 99ca9b9695cfce8e9d9bdac2cc9f9a9f919f9c9f9a)
	(_ent
		(_time 1622401526255)
	)
	(_object
		(_port(_int CLK -1 0 419(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 420(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__427(_arch 0 0 427(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1453          1622401526424 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 444))
	(_version ve4)
	(_time 1622401526425 2021.05.30 22:05:26)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 26752322227171302e29347c742123202f21222122)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 452(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 445(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 445(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 445(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 446(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 446(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 447(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 447(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 447(_arch(_uni((i 2))))))
		(_prcs
			(line__454(_arch 0 0 454(_assignment(_trgt(4))(_sens(4)))))
			(line__456(_arch 1 0 456(_assignment(_trgt(3))(_sens(3)))))
			(line__458(_arch 2 0 458(_assignment(_trgt(0)))))
			(line__459(_arch 3 0 459(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(33686274)
		(33686018)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000048 55 800           1622405569037 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622405569038 2021.05.30 23:12:49)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9799c39995c090809291d3ccc391c4909391c39092)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622405569112 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622405569113 2021.05.30 23:12:49)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f5faf6a4f4a2a0e3f6f5e0aaa5f0a3f3a1f2f0f3a6)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2093          1622405569178 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 129))
	(_version ve4)
	(_time 1622405569179 2021.05.30 23:12:49)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 333c36363565642435632469673566353634313532)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 141(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 4))
			((N)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 131(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 131(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 132(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 133(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 133(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__138(_arch 1 0 138(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 144(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__157(_arch 3 0 157(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1076          1622405569217 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 170))
	(_version ve4)
	(_time 1622405569218 2021.05.30 23:12:49)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 535c50505505044457511008065552550655525500)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__174(_arch 0 0 174(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622405569268 ripple
(_unit VHDL(bist 0 202(ripple 0 192))
	(_version ve4)
	(_time 1622405569269 2021.05.30 23:12:49)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 919f929e99c7c686949383cbc99692969597939798)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 202(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 203(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 204(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 193(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 194(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 194(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 195(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 195(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 196(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 196(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 197(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__201(_arch 0 0 201(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1122          1622405569468 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 301))
	(_version ve4)
	(_time 1622405569469 2021.05.30 23:12:49)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4d434e4f1d1a1d5b494a5f17494b4c4b494b494b48)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__303(_arch 0 0 303(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622405569580 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 323))
	(_version ve4)
	(_time 1622405569581 2021.05.30 23:12:49)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bab5baeeeeede9aceee8a8e0eebcbdbcefbdb8bcbf)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 324(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 324(_arch(_uni))))
		(_prcs
			(line__326(_arch 0 0 326(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__338(_arch 1 0 338(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622405569741 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 358))
	(_version ve4)
	(_time 1622405569742 2021.05.30 23:12:49)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 666966676431337065607339356330603261636035)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 368(_ent((i 2)))))
				(_port(_int Clk -1 0 369(_ent (_in))))
				(_port(_int Q0 -1 0 370(_ent (_in))))
				(_port(_int Start -1 0 371(_ent (_in))))
				(_port(_int Load -1 0 372(_ent (_out))))
				(_port(_int Shift -1 0 373(_ent (_out))))
				(_port(_int AddA -1 0 374(_ent (_out))))
				(_port(_int Done -1 0 375(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 379(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 380(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 380(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 381(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 381(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 385(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 386(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 386(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 387(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 387(_ent (_out))))
				(_port(_int Clk -1 0 388(_ent (_in))))
				(_port(_int Load -1 0 389(_ent (_in))))
				(_port(_int Shift -1 0 390(_ent (_in))))
				(_port(_int Clear -1 0 391(_ent (_in))))
				(_port(_int SerIn -1 0 392(_ent (_in))))
			)
		)
	)
	(_inst C 0 398(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 400(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 402(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 404(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 406(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 362(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 362(_arch(_uni))))
		(_sig(_int Qout 2 0 362(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 363(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 363(_arch(_uni))))
		(_sig(_int Aout 3 0 363(_arch(_uni))))
		(_sig(_int Load -1 0 364(_arch(_uni))))
		(_sig(_int Shift -1 0 364(_arch(_uni))))
		(_sig(_int AddA -1 0 364(_arch(_uni))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622405569814 checker
(_unit VHDL(resultcheck 0 418(checker 0 423))
	(_version ve4)
	(_time 1622405569815 2021.05.30 23:12:49)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a4aba5f3a5f2f3b3a0a6e7fff1a2a7a2aca2a1a2a7)
	(_ent
		(_time 1622401526254)
	)
	(_object
		(_port(_int CLK -1 0 419(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 420(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__427(_arch 0 0 427(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1453          1622405569928 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 444))
	(_version ve4)
	(_time 1622405569929 2021.05.30 23:12:49)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 121d1215124545041a1d0048401517141b15161516)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 452(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 445(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 445(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 445(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 446(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 446(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 447(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 447(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 447(_arch(_uni((i 2))))))
		(_prcs
			(line__454(_arch 0 0 454(_assignment(_trgt(4))(_sens(4)))))
			(line__456(_arch 1 0 456(_assignment(_trgt(3))(_sens(3)))))
			(line__458(_arch 2 0 458(_assignment(_trgt(0)))))
			(line__459(_arch 3 0 459(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(33686274)
		(33686018)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
V 000048 55 800           1622405624859 bhv_mul
(_unit VHDL(mult 0 15(bhv_mul 0 24))
	(_version ve4)
	(_time 1622405624860 2021.05.30 23:13:44)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code aba8aefdfcfcacbcaeadeff0ffadf8acafadffacae)
	(_ent
		(_time 1622223986878)
	)
	(_object
		(_port(_int x -1 0 16(_ent(_in))))
		(_port(_int y -1 0 17(_ent(_in))))
		(_port(_int pin -1 0 18(_ent(_in))))
		(_port(_int cin -1 0 19(_ent(_in))))
		(_port(_int pout -1 0 20(_ent(_out))))
		(_port(_int cout -1 0 21(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . bhv_mul 2 -1)
)
I 000055 55 4473          1622405624926 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 47))
	(_version ve4)
	(_time 1622405624927 2021.05.30 23:13:44)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f9fbaba8f4aeaceffaf9eca6a9fcafffadfefcffaa)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 52(_ent (_in))))
				(_port(_int y -2 0 53(_ent (_in))))
				(_port(_int pin -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int pout -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 57(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 69(_for 5 )
		(_generate n_loop 0 70(_for 10 )
			(_inst mult_inst 0 71(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 70(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 69(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 70(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 82(_for 6 )
		(_object
			(_cnst(_int j 6 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 86(_for 7 )
		(_generate cin_nloop 0 87(_for 11 )
			(_object
				(_cnst(_int j 11 0 87(_arch)))
				(_prcs
					(line__88(_arch 1 0 88(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 86(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 87(_scalar (_to i 0 c 16))))
			(_prcs
				(line__90(_arch 2 0 90(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 93(_for 8 )
		(_generate pin_nloop 0 95(_for 12 )
			(_object
				(_cnst(_int j 12 0 95(_arch)))
				(_prcs
					(line__96(_arch 4 0 96(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 93(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 95(_scalar (_to i 1 c 27))))
			(_prcs
				(line__94(_arch 3 0 94(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 100(_for 9 )
		(_object
			(_cnst(_int j 9 0 100(_arch)))
			(_prcs
				(line__101(_arch 5 0 101(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 61(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 61(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 62(_arch(_uni))))
		(_sig(_int cout 4 0 63(_arch(_uni))))
		(_sig(_int pin 4 0 64(_arch(_uni))))
		(_sig(_int pout 4 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 69(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 82(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 86(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 93(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 100(_scalar (_to i 0 c 41))))
		(_prcs
			(line__104(_arch 6 0 104(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__105(_arch 7 0 105(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2093          1622405624989 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 129))
	(_version ve4)
	(_time 1622405624990 2021.05.30 23:13:44)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 383a6e3d356e6f2f3e682f626c3e6d3e3d3f3a3e39)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 141(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 4))
			((N)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 131(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 131(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 132(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 132(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 133(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 133(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__138(_arch 1 0 138(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 144(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__157(_arch 3 0 157(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1076          1622405625017 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 170))
	(_version ve4)
	(_time 1622405625018 2021.05.30 23:13:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 57550754550100405355140c025156510251565104)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__174(_arch 0 0 174(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622405625043 ripple
(_unit VHDL(bist 0 202(ripple 0 192))
	(_version ve4)
	(_time 1622405625044 2021.05.30 23:13:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 67643767693130706265753d3f606460636165616e)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 202(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 203(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 204(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 193(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 194(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 194(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 195(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 195(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 196(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 196(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 197(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__201(_arch 0 0 201(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622405625079 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 235))
	(_version ve4)
	(_time 1622405625080 2021.05.30 23:13:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9695c799c6c1978191c484cc9190c590c590939194)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 236(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 237(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 238(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 238(_arch(_uni))))
		(_prcs
			(line__241(_arch 0 0 241(_assignment(_trgt(6))(_sens(7)))))
			(line__242(_arch 1 0 242(_assignment(_trgt(3))(_sens(7)))))
			(line__243(_arch 2 0 243(_assignment(_trgt(5))(_sens(7)))))
			(line__244(_arch 3 0 244(_assignment(_trgt(4))(_sens(7)))))
			(line__246(_arch 4 0 246(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__269(_arch 5 0 269(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622405625119 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 301))
	(_version ve4)
	(_time 1622405625120 2021.05.30 23:13:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b5b6e6e1b4e2e5a3b1b2a7efb1b3b4b3b1b3b1b3b0)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__303(_arch 0 0 303(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622405625173 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 323))
	(_version ve4)
	(_time 1622405625174 2021.05.30 23:13:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f3f1a3a3f5a4a0e5a7a1e1a9a7f5f4f5a6f4f1f5f6)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 324(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 324(_arch(_uni))))
		(_prcs
			(line__326(_arch 0 0 326(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__338(_arch 1 0 338(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622405625275 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 358))
	(_version ve4)
	(_time 1622405625276 2021.05.30 23:13:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 51530153540604475257440e025407570556545702)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 368(_ent((i 2)))))
				(_port(_int Clk -1 0 369(_ent (_in))))
				(_port(_int Q0 -1 0 370(_ent (_in))))
				(_port(_int Start -1 0 371(_ent (_in))))
				(_port(_int Load -1 0 372(_ent (_out))))
				(_port(_int Shift -1 0 373(_ent (_out))))
				(_port(_int AddA -1 0 374(_ent (_out))))
				(_port(_int Done -1 0 375(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 379(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 380(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 380(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 380(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 381(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 381(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 385(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 386(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 386(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 387(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 387(_ent (_out))))
				(_port(_int Clk -1 0 388(_ent (_in))))
				(_port(_int Load -1 0 389(_ent (_in))))
				(_port(_int Shift -1 0 390(_ent (_in))))
				(_port(_int Clear -1 0 391(_ent (_in))))
				(_port(_int SerIn -1 0 392(_ent (_in))))
			)
		)
	)
	(_inst C 0 398(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 400(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 402(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 404(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 406(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 362(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 362(_arch(_uni))))
		(_sig(_int Qout 2 0 362(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 363(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 363(_arch(_uni))))
		(_sig(_int Aout 3 0 363(_arch(_uni))))
		(_sig(_int Load -1 0 364(_arch(_uni))))
		(_sig(_int Shift -1 0 364(_arch(_uni))))
		(_sig(_int AddA -1 0 364(_arch(_uni))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622405625310 checker
(_unit VHDL(resultcheck 0 418(checker 0 423))
	(_version ve4)
	(_time 1622405625311 2021.05.30 23:13:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 70722171752627677472332b257673767876757673)
	(_ent
		(_time 1622401526254)
	)
	(_object
		(_port(_int CLK -1 0 419(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 420(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__427(_arch 0 0 427(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1453          1622405625396 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 444))
	(_version ve4)
	(_time 1622405625397 2021.05.30 23:13:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bebce9eae9e9e9a8b6b1ace4ecb9bbb8b7b9bab9ba)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 452(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 445(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 445(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 445(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 446(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 446(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 447(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 447(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 447(_arch(_uni((i 2))))))
		(_prcs
			(line__454(_arch 0 0 454(_assignment(_trgt(4))(_sens(4)))))
			(line__456(_arch 1 0 456(_assignment(_trgt(3))(_sens(3)))))
			(line__458(_arch 2 0 458(_assignment(_trgt(0)))))
			(line__459(_arch 3 0 459(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(33686274)
		(33686018)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000051 55 608           1622405759155 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622405759156 2021.05.30 23:15:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 44444246151314511216531e144340424142454211)
	(_ent
		(_time 1622405759132)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622405759237 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622405759238 2021.05.30 23:15:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a2a2f3f4a2f6a0b4a5f0b3f9f7a4a7a4f4a5a0a7f4)
	(_ent
		(_time 1622405759208)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622405759331 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622405759332 2021.05.30 23:15:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f0f1ffa0a6a6a6e5a6a2e7aaa0f7f4f6f5f7f8f6a6)
	(_ent
		(_time 1622405759306)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622405759408 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622405759409 2021.05.30 23:15:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4e4e4e4c1a194958481e08141e484a484a484b494c)
	(_ent
		(_time 1622405759376)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622405759481 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622405759482 2021.05.30 23:15:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8c8c8283dadb8b9ade8a9dd6d98a888a898b8e8a8a)
	(_ent
		(_time 1622405759456)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000057 55 1764          1622405759577 n_bit_structural
(_unit VHDL(n_bit_adder 0 112(n_bit_structural 0 120))
	(_version ve4)
	(_time 1622405759578 2021.05.30 23:15:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code eaeab7baedbdbcfce2e4feb3edecebeceeeceeecef)
	(_ent
		(_time 1622405759528)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . n_bit_structural 8 -1)
)
I 000055 55 4518          1622405759772 stage1_multBHV
(_unit VHDL(stage1_mult 0 40(stage1_multbhv 0 152))
	(_version ve4)
	(_time 1622405759773 2021.05.30 23:15:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a5a4aff3a4f2f0b3a6a5b0faf5a0f3a3f1a2a0a3f6)
	(_ent
		(_time 1622237253758)
	)
	(_comp
		(mult
			(_object
				(_port(_int x -2 0 157(_ent (_in))))
				(_port(_int y -2 0 158(_ent (_in))))
				(_port(_int pin -2 0 159(_ent (_in))))
				(_port(_int cin -2 0 160(_ent (_in))))
				(_port(_int pout -2 0 161(_ent (_out))))
				(_port(_int cout -2 0 162(_ent (_out))))
			)
		)
	)
	(_generate m_loop 0 174(_for 5 )
		(_generate n_loop 0 175(_for 10 )
			(_inst mult_inst 0 176(_comp mult)
				(_port
					((x)(x(_object 2)))
					((y)(y(_object 3)))
					((pin)(pin(_object 2(_object 3))))
					((cin)(cin(_object 2(_object 3))))
					((pout)(pout(_object 2(_object 3))))
					((cout)(cout(_object 2(_object 3))))
				)
				(_use(_ent . mult)
				)
			)
			(_object
				(_cnst(_int j 10 0 175(_arch)))
			)
		)
		(_object
			(_cnst(_int i 5 0 174(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-1~13 0 175(_scalar (_to i 0 c 8))))
		)
	)
	(_generate cin_init 0 187(_for 6 )
		(_object
			(_cnst(_int j 6 0 187(_arch)))
			(_prcs
				(line__188(_arch 0 0 188(_assignment(_trgt(3(_index 9(_object 4)))))))
			)
		)
	)
	(_generate cin_mloop 0 191(_for 7 )
		(_generate cin_nloop 0 192(_for 11 )
			(_object
				(_cnst(_int j 11 0 192(_arch)))
				(_prcs
					(line__193(_arch 1 0 193(_assignment(_trgt(3(_object 5(_object 6))))(_sens(6(_index 10(_index 11))))(_read(6(_index 12(_index 13)))))))
				)
			)
			(_part (6(_index 14(_index 15)))
			)
		)
		(_object
			(_cnst(_int i 7 0 191(_arch)))
			(_type(_int ~INTEGER~range~0~to~N-2~13 0 192(_scalar (_to i 0 c 16))))
			(_prcs
				(line__195(_arch 2 0 195(_assignment(_trgt(3(_object 5(_index 17))))(_sens(4(_index 18(_index 19))))(_read(4(_index 20(_index 21)))))))
			)
		)
		(_part (4(_index 22(_index 23)))
		)
	)
	(_generate pin_mloop 0 198(_for 8 )
		(_generate pin_nloop 0 200(_for 12 )
			(_object
				(_cnst(_int j 12 0 200(_arch)))
				(_prcs
					(line__201(_arch 4 0 201(_assignment(_trgt(5(_object 7(_object 8))))(_sens(4(_object 7(_index 24))))(_read(4(_object 7(_index 25)))))))
				)
			)
			(_part (4(_object 7(_index 26)))
			)
		)
		(_object
			(_cnst(_int i 8 0 198(_arch)))
			(_type(_int ~INTEGER~range~1~to~N-1~13 0 200(_scalar (_to i 1 c 27))))
			(_prcs
				(line__199(_arch 3 0 199(_assignment(_trgt(5(_object 7(_index 28)))))))
			)
		)
	)
	(_generate prod_loop 0 205(_for 9 )
		(_object
			(_cnst(_int j 9 0 205(_arch)))
			(_prcs
				(line__206(_arch 5 0 206(_assignment(_trgt(2(_object 9)))(_sens(6(_object 9(_index 29))))(_read(6(_object 9(_index 30)))))))
			)
		)
		(_part (6(_object 9(_index 31)))
		)
	)
	(_object
		(_gen(_int M -1 0 41(_ent gms)))
		(_gen(_int N -1 0 41(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{M-1~downto~0}~12 0 42(_array -2((_dto c 32 i 0)))))
		(_port(_int x 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 43(_array -2((_dto c 33 i 0)))))
		(_port(_int y 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{M+N-1~downto~0}~12 0 44(_array -2((_dto c 34 i 0)))))
		(_port(_int result 2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 166(_array -2((_dto c 35 i 0)))))
		(_type(_int mem_word 0 166(_array 3((_to i 0 c 36)))))
		(_sig(_int cin 4 0 167(_arch(_uni))))
		(_sig(_int cout 4 0 168(_arch(_uni))))
		(_sig(_int pin 4 0 169(_arch(_uni))))
		(_sig(_int pout 4 0 170(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~M-1~131 0 174(_scalar (_to i 0 c 37))))
		(_type(_int ~INTEGER~range~0~to~N-1~132 0 187(_scalar (_to i 0 c 38))))
		(_type(_int ~INTEGER~range~1~to~M-1~13 0 191(_scalar (_to i 1 c 39))))
		(_type(_int ~INTEGER~range~0~to~M-1~133 0 198(_scalar (_to i 0 c 40))))
		(_type(_int ~INTEGER~range~0~to~M-1~134 0 205(_scalar (_to i 0 c 41))))
		(_prcs
			(line__209(_arch 6 0 209(_assignment(_trgt(2(_range 42)))(_sens(6(_index 43(_range 44))))(_read(6(_index 45(_range 46)))))))
			(line__210(_arch 7 0 210(_assignment(_trgt(2(_index 47)))(_sens(4(_index 48(_index 49))))(_read(4(_index 50(_index 51)))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (4(_index 52(_index 53)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 54 -1)
)
I 000051 55 2093          1622405759944 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 234))
	(_version ve4)
	(_time 1622405759945 2021.05.30 23:15:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 61603461653736766731763b356734676466636760)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 246(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 4))
			((N)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 236(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 236(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 237(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 237(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 238(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 238(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__242(_arch 0 0 242(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__243(_arch 1 0 243(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 249(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__262(_arch 3 0 262(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1076          1622405760036 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 275))
	(_version ve4)
	(_time 1622405760037 2021.05.30 23:16:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bfbeecebece9e8a8bbbdfce4eab9beb9eab9beb9ec)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__279(_arch 0 0 279(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622405760140 ripple
(_unit VHDL(bist 0 202(ripple 0 297))
	(_version ve4)
	(_time 1622405760141 2021.05.30 23:16:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1c1c4c1b464a4b0b191e0e46441b1f1b181a1e1a15)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 307(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 308(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 309(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 298(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 299(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 299(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 300(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 300(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 301(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 301(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 302(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__306(_arch 0 0 306(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622405760275 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 340))
	(_version ve4)
	(_time 1622405760276 2021.05.30 23:16:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a9a9f8fef6fea8beaefbbbf3aeaffaaffaafacaeab)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 341(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 342(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 343(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 343(_arch(_uni))))
		(_prcs
			(line__346(_arch 0 0 346(_assignment(_trgt(6))(_sens(7)))))
			(line__347(_arch 1 0 347(_assignment(_trgt(3))(_sens(7)))))
			(line__348(_arch 2 0 348(_assignment(_trgt(5))(_sens(7)))))
			(line__349(_arch 3 0 349(_assignment(_trgt(4))(_sens(7)))))
			(line__351(_arch 4 0 351(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__374(_arch 5 0 374(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622405760350 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 406))
	(_version ve4)
	(_time 1622405760351 2021.05.30 23:16:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f7f7a4a7f4a0a7e1f3f0e5adf3f1f6f1f3f1f3f1f2)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622405760466 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 428))
	(_version ve4)
	(_time 1622405760467 2021.05.30 23:16:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 65643465653236733137773f316362633062676360)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 429(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 429(_arch(_uni))))
		(_prcs
			(line__431(_arch 0 0 431(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__443(_arch 1 0 443(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622405760635 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 463))
	(_version ve4)
	(_time 1622405760636 2021.05.30 23:16:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 10114716144745061316054f431546164417151643)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 473(_ent((i 2)))))
				(_port(_int Clk -1 0 474(_ent (_in))))
				(_port(_int Q0 -1 0 475(_ent (_in))))
				(_port(_int Start -1 0 476(_ent (_in))))
				(_port(_int Load -1 0 477(_ent (_out))))
				(_port(_int Shift -1 0 478(_ent (_out))))
				(_port(_int AddA -1 0 479(_ent (_out))))
				(_port(_int Done -1 0 480(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 484(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 485(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 485(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 486(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 486(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 490(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 491(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 491(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 492(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 492(_ent (_out))))
				(_port(_int Clk -1 0 493(_ent (_in))))
				(_port(_int Load -1 0 494(_ent (_in))))
				(_port(_int Shift -1 0 495(_ent (_in))))
				(_port(_int Clear -1 0 496(_ent (_in))))
				(_port(_int SerIn -1 0 497(_ent (_in))))
			)
		)
	)
	(_inst C 0 503(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 505(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 507(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 509(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 511(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 467(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 467(_arch(_uni))))
		(_sig(_int Qout 2 0 467(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 468(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 468(_arch(_uni))))
		(_sig(_int Aout 3 0 468(_arch(_uni))))
		(_sig(_int Load -1 0 469(_arch(_uni))))
		(_sig(_int Shift -1 0 469(_arch(_uni))))
		(_sig(_int AddA -1 0 469(_arch(_uni))))
		(_prcs
			(line__513(_arch 0 0 513(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622405760753 checker
(_unit VHDL(resultcheck 0 418(checker 0 528))
	(_version ve4)
	(_time 1622405760754 2021.05.30 23:16:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8d8cdb83dcdbda9a898fced6d88b8e8b858b888b8e)
	(_ent
		(_time 1622401526254)
	)
	(_object
		(_port(_int CLK -1 0 419(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 420(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__532(_arch 0 0 532(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1453          1622405760841 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 549))
	(_version ve4)
	(_time 1622405760842 2021.05.30 23:16:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dcdd8c8e8d8b8bcad4d3ce868edbd9dad5dbd8dbd8)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 557(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 550(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 550(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 550(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 551(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 551(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 552(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 552(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 552(_arch(_uni((i 2))))))
		(_prcs
			(line__559(_arch 0 0 559(_assignment(_trgt(4))(_sens(4)))))
			(line__561(_arch 1 0 561(_assignment(_trgt(3))(_sens(3)))))
			(line__563(_arch 2 0 563(_assignment(_trgt(0)))))
			(line__564(_arch 3 0 564(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(33686274)
		(33686018)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000051 55 608           1622406069838 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622406069839 2021.05.30 23:21:09)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e4e0e1b7b5b3b4f1b2b6f3beb4e3e0e2e1e2e5e2b1)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622406069889 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622406069890 2021.05.30 23:21:09)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 121641141246100415400349471417144415101744)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622406069935 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622406069936 2021.05.30 23:21:09)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 41444c43161717541713561b114645474446494717)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622406069993 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622406069994 2021.05.30 23:21:09)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 80848d8e81d7879686d0c6dad08684868486858782)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622406070049 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622406070050 2021.05.30 23:21:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code afabacf9fcf8a8b9fda9bef5faa9aba9aaa8ada9a9)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000057 55 1764          1622406070164 n_bit_structural
(_unit VHDL(n_bit_adder 0 112(n_bit_structural 0 120))
	(_version ve4)
	(_time 1622406070165 2021.05.30 23:21:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2c287f2b297b7a3a242238752b2a2d2a282a282a29)
	(_ent
		(_time 1622405759527)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . n_bit_structural 8 -1)
)
I 000051 55 2093          1622406070486 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622406070487 2021.05.30 23:21:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 64616764653233736234733e306231626163666265)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 4))
			((N)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1076          1622406070550 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 267))
	(_version ve4)
	(_time 1622406070551 2021.05.30 23:21:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a3a6a6f4a5f5f4b4a7a1e0f8f6a5a2a5f6a5a2a5f0)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__271(_arch 0 0 271(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622406070653 ripple
(_unit VHDL(bist 0 202(ripple 0 289))
	(_version ve4)
	(_time 1622406070654 2021.05.30 23:21:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 10141a17194647071512024a481713171416121619)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 299(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 300(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 301(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 290(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 291(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 291(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 292(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 292(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 293(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 293(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 294(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__298(_arch 0 0 298(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622406070799 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 332))
	(_version ve4)
	(_time 1622406070800 2021.05.30 23:21:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code aca8a7fba9fbadbbabfebef6abaaffaaffaaa9abae)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 333(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 334(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 335(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 335(_arch(_uni))))
		(_prcs
			(line__338(_arch 0 0 338(_assignment(_trgt(6))(_sens(7)))))
			(line__339(_arch 1 0 339(_assignment(_trgt(3))(_sens(7)))))
			(line__340(_arch 2 0 340(_assignment(_trgt(5))(_sens(7)))))
			(line__341(_arch 3 0 341(_assignment(_trgt(4))(_sens(7)))))
			(line__343(_arch 4 0 343(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__366(_arch 5 0 366(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622406070892 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 398))
	(_version ve4)
	(_time 1622406070893 2021.05.30 23:21:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code fafef3aaafadaaecfefde8a0fefcfbfcfefcfefcff)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__400(_arch 0 0 400(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622406070983 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 420))
	(_version ve4)
	(_time 1622406070984 2021.05.30 23:21:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 585d535b550f0b4e0c0a4a020c5e5f5e0d5f5a5e5d)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 421(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 421(_arch(_uni))))
		(_prcs
			(line__423(_arch 0 0 423(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__435(_arch 1 0 435(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622406071138 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 455))
	(_version ve4)
	(_time 1622406071139 2021.05.30 23:21:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f4f1fea5f4a3a1e2f7f2e1aba7f1a2f2a0f3f1f2a7)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 465(_ent((i 2)))))
				(_port(_int Clk -1 0 466(_ent (_in))))
				(_port(_int Q0 -1 0 467(_ent (_in))))
				(_port(_int Start -1 0 468(_ent (_in))))
				(_port(_int Load -1 0 469(_ent (_out))))
				(_port(_int Shift -1 0 470(_ent (_out))))
				(_port(_int AddA -1 0 471(_ent (_out))))
				(_port(_int Done -1 0 472(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 476(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 477(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 477(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 477(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 477(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 478(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 478(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 482(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 483(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 483(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 484(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 484(_ent (_out))))
				(_port(_int Clk -1 0 485(_ent (_in))))
				(_port(_int Load -1 0 486(_ent (_in))))
				(_port(_int Shift -1 0 487(_ent (_in))))
				(_port(_int Clear -1 0 488(_ent (_in))))
				(_port(_int SerIn -1 0 489(_ent (_in))))
			)
		)
	)
	(_inst C 0 495(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 497(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 499(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 501(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 503(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 459(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 459(_arch(_uni))))
		(_sig(_int Qout 2 0 459(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 460(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 460(_arch(_uni))))
		(_sig(_int Aout 3 0 460(_arch(_uni))))
		(_sig(_int Load -1 0 461(_arch(_uni))))
		(_sig(_int Shift -1 0 461(_arch(_uni))))
		(_sig(_int AddA -1 0 461(_arch(_uni))))
		(_prcs
			(line__505(_arch 0 0 505(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622406071229 checker
(_unit VHDL(resultcheck 0 418(checker 0 520))
	(_version ve4)
	(_time 1622406071230 2021.05.30 23:21:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 525701515504054556501109075451545a54575451)
	(_ent
		(_time 1622401526254)
	)
	(_object
		(_port(_int CLK -1 0 419(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 420(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__524(_arch 0 0 524(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1453          1622406071324 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 541))
	(_version ve4)
	(_time 1622406071325 2021.05.30 23:21:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b0b5e5e4b2e7e7a6b8bfa2eae2b7b5b6b9b7b4b7b4)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 549(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 542(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 542(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 542(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 543(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 543(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 544(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 544(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 544(_arch(_uni((i 2))))))
		(_prcs
			(line__551(_arch 0 0 551(_assignment(_trgt(4))(_sens(4)))))
			(line__553(_arch 1 0 553(_assignment(_trgt(3))(_sens(3)))))
			(line__555(_arch 2 0 555(_assignment(_trgt(0)))))
			(line__556(_arch 3 0 556(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(33686274)
		(33686018)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000051 55 608           1622406130907 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622406130908 2021.05.30 23:22:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7a7d787b7e2d2a6f2c286d202a7d7e7c7f7c7b7c2f)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622406130926 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622406130927 2021.05.30 23:22:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 898edc8682dd8b9f8edb98d2dc8f8c8fdf8e8b8cdf)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622406130946 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622406130947 2021.05.30 23:22:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 999f9296c6cfcf8ccfcb8ec3c99e9d9f9c9e919fcf)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622406130957 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622406130958 2021.05.30 23:22:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a9aea2fea1feaebfaff9eff3f9afadafadafacaeab)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622406130964 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622406130965 2021.05.30 23:22:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a9aeacffa5feaebffbafb8f3fcafadafacaeabafaf)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000057 55 1764          1622406130985 n_bit_structural
(_unit VHDL(n_bit_adder 0 112(n_bit_structural 0 120))
	(_version ve4)
	(_time 1622406130986 2021.05.30 23:22:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c8cf9e9e969f9edec0c6dc91cfcec9cecccecccecd)
	(_ent
		(_time 1622405759527)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . n_bit_structural 8 -1)
)
I 000051 55 2093          1622406131171 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622406131172 2021.05.30 23:22:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 74727475752223637224632e207221727173767275)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 4))
			((N)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1076          1622406131219 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 267))
	(_version ve4)
	(_time 1622406131220 2021.05.30 23:22:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a3a5a5f4a5f5f4b4a7a1e0f8f6a5a2a5f6a5a2a5f0)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__271(_arch 0 0 271(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622406131315 ripple
(_unit VHDL(bist 0 202(ripple 0 289))
	(_version ve4)
	(_time 1622406131316 2021.05.30 23:22:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 10171717194647071512024a481713171416121619)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 299(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 300(_ent . stage1_mult stage1_multBHV)
		(_gen
			((M)(_code 1))
			((N)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 301(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 290(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 291(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 291(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 292(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 292(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 293(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 293(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 294(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__298(_arch 0 0 298(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622406131456 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 332))
	(_version ve4)
	(_time 1622406131457 2021.05.30 23:22:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8d8a8b838fda8c9a8adf9fd78a8bde8bde8b888a8f)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 333(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 334(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 335(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 335(_arch(_uni))))
		(_prcs
			(line__338(_arch 0 0 338(_assignment(_trgt(6))(_sens(7)))))
			(line__339(_arch 1 0 339(_assignment(_trgt(3))(_sens(7)))))
			(line__340(_arch 2 0 340(_assignment(_trgt(5))(_sens(7)))))
			(line__341(_arch 3 0 341(_assignment(_trgt(4))(_sens(7)))))
			(line__343(_arch 4 0 343(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__366(_arch 5 0 366(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622406131557 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 398))
	(_version ve4)
	(_time 1622406131558 2021.05.30 23:22:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code fafdfeaaafadaaecfefde8a0fefcfbfcfefcfefcff)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__400(_arch 0 0 400(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622406131649 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 420))
	(_version ve4)
	(_time 1622406131650 2021.05.30 23:22:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 585e5c5b550f0b4e0c0a4a020c5e5f5e0d5f5a5e5d)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 421(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 421(_arch(_uni))))
		(_prcs
			(line__423(_arch 0 0 423(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__435(_arch 1 0 435(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622406131803 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 455))
	(_version ve4)
	(_time 1622406131804 2021.05.30 23:22:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f4f2f1a5f4a3a1e2f7f2e1aba7f1a2f2a0f3f1f2a7)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 465(_ent((i 2)))))
				(_port(_int Clk -1 0 466(_ent (_in))))
				(_port(_int Q0 -1 0 467(_ent (_in))))
				(_port(_int Start -1 0 468(_ent (_in))))
				(_port(_int Load -1 0 469(_ent (_out))))
				(_port(_int Shift -1 0 470(_ent (_out))))
				(_port(_int AddA -1 0 471(_ent (_out))))
				(_port(_int Done -1 0 472(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 476(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 477(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 477(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 477(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 477(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 478(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 478(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 482(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 483(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 483(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 484(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 484(_ent (_out))))
				(_port(_int Clk -1 0 485(_ent (_in))))
				(_port(_int Load -1 0 486(_ent (_in))))
				(_port(_int Shift -1 0 487(_ent (_in))))
				(_port(_int Clear -1 0 488(_ent (_in))))
				(_port(_int SerIn -1 0 489(_ent (_in))))
			)
		)
	)
	(_inst C 0 495(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 497(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 499(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 501(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 503(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 459(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 459(_arch(_uni))))
		(_sig(_int Qout 2 0 459(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 460(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 460(_arch(_uni))))
		(_sig(_int Aout 3 0 460(_arch(_uni))))
		(_sig(_int Load -1 0 461(_arch(_uni))))
		(_sig(_int Shift -1 0 461(_arch(_uni))))
		(_sig(_int AddA -1 0 461(_arch(_uni))))
		(_prcs
			(line__505(_arch 0 0 505(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622406131893 checker
(_unit VHDL(resultcheck 0 418(checker 0 520))
	(_version ve4)
	(_time 1622406131894 2021.05.30 23:22:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 525457515504054556501109075451545a54575451)
	(_ent
		(_time 1622401526254)
	)
	(_object
		(_port(_int CLK -1 0 419(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 420(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__524(_arch 0 0 524(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1453          1622406131989 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 541))
	(_version ve4)
	(_time 1622406131990 2021.05.30 23:22:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b0b6b3e4b2e7e7a6b8bfa2eae2b7b5b6b9b7b4b7b4)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 549(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 542(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 542(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 542(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 543(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 543(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 544(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 544(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 544(_arch(_uni((i 2))))))
		(_prcs
			(line__551(_arch 0 0 551(_assignment(_trgt(4))(_sens(4)))))
			(line__553(_arch 1 0 553(_assignment(_trgt(3))(_sens(3)))))
			(line__555(_arch 2 0 555(_assignment(_trgt(0)))))
			(line__556(_arch 3 0 556(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(33686274)
		(33686018)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000051 55 608           1622406253886 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622406253887 2021.05.30 23:24:13)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d282d080858582c78480c58882d5d6d4d7d4d3d487)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622406253896 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622406253897 2021.05.30 23:24:13)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e2b2b7b0e2b6e0f4e5b0f3b9b7e4e7e4b4e5e0e7b4)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622406253932 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622406253933 2021.05.30 23:24:13)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 01500d07565757145753165b510605070406090757)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622406253944 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622406253945 2021.05.30 23:24:13)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 11411d16114616071741574b411715171517141613)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622406253953 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622406253954 2021.05.30 23:24:13)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 11411317154616074317004b441715171416131717)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000057 55 1764          1622406253984 n_bit_structural
(_unit VHDL(n_bit_adder 0 112(n_bit_structural 0 120))
	(_version ve4)
	(_time 1622406253985 2021.05.30 23:24:13)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3060613666676626383e2469373631363436343635)
	(_ent
		(_time 1622405759527)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . n_bit_structural 8 -1)
)
I 000051 55 2090          1622406254177 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622406254178 2021.05.30 23:24:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ecbdecbfbababbfbeabcfbb6b8eab9eae9ebeeeaed)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1076          1622406254221 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 267))
	(_version ve4)
	(_time 1622406254222 2021.05.30 23:24:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1b4a1c1c4c4d4c0c1f1958404e1d1a1d4e1d1a1d48)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__271(_arch 0 0 271(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622406254298 ripple
(_unit VHDL(bist 0 202(ripple 0 289))
	(_version ve4)
	(_time 1622406254299 2021.05.30 23:24:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 69396e69693f3e7e6c6b7b33316e6a6e6d6f6b6f60)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 299(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 300(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 301(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 290(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 291(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 291(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 292(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 292(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 293(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 293(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 294(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__298(_arch 0 0 298(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622406254390 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 332))
	(_version ve4)
	(_time 1622406254391 2021.05.30 23:24:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c696c0939691c7d1c194d49cc1c095c095c0c3c1c4)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 333(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 334(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 335(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 335(_arch(_uni))))
		(_prcs
			(line__338(_arch 0 0 338(_assignment(_trgt(6))(_sens(7)))))
			(line__339(_arch 1 0 339(_assignment(_trgt(3))(_sens(7)))))
			(line__340(_arch 2 0 340(_assignment(_trgt(5))(_sens(7)))))
			(line__341(_arch 3 0 341(_assignment(_trgt(4))(_sens(7)))))
			(line__343(_arch 4 0 343(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__366(_arch 5 0 366(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622406254466 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 398))
	(_version ve4)
	(_time 1622406254467 2021.05.30 23:24:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 05550203045255130102175f010304030103010300)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__400(_arch 0 0 400(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622406254535 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 420))
	(_version ve4)
	(_time 1622406254536 2021.05.30 23:24:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 530257505504004507014109075554550654515556)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 421(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 421(_arch(_uni))))
		(_prcs
			(line__423(_arch 0 0 423(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__435(_arch 1 0 435(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622406254645 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 455))
	(_version ve4)
	(_time 1622406254646 2021.05.30 23:24:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c091c594c49795d6c3c6d59f93c596c694c7c5c693)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 465(_ent((i 2)))))
				(_port(_int Clk -1 0 466(_ent (_in))))
				(_port(_int Q0 -1 0 467(_ent (_in))))
				(_port(_int Start -1 0 468(_ent (_in))))
				(_port(_int Load -1 0 469(_ent (_out))))
				(_port(_int Shift -1 0 470(_ent (_out))))
				(_port(_int AddA -1 0 471(_ent (_out))))
				(_port(_int Done -1 0 472(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 476(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 477(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 477(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 477(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 477(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 478(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 478(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 482(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 483(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 483(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 484(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 484(_ent (_out))))
				(_port(_int Clk -1 0 485(_ent (_in))))
				(_port(_int Load -1 0 486(_ent (_in))))
				(_port(_int Shift -1 0 487(_ent (_in))))
				(_port(_int Clear -1 0 488(_ent (_in))))
				(_port(_int SerIn -1 0 489(_ent (_in))))
			)
		)
	)
	(_inst C 0 495(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 497(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 499(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 501(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 503(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 459(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 459(_arch(_uni))))
		(_sig(_int Qout 2 0 459(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 460(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 460(_arch(_uni))))
		(_sig(_int Aout 3 0 460(_arch(_uni))))
		(_sig(_int Load -1 0 461(_arch(_uni))))
		(_sig(_int Shift -1 0 461(_arch(_uni))))
		(_sig(_int AddA -1 0 461(_arch(_uni))))
		(_prcs
			(line__505(_arch 0 0 505(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622406254734 checker
(_unit VHDL(resultcheck 0 418(checker 0 520))
	(_version ve4)
	(_time 1622406254735 2021.05.30 23:24:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1e4f1b194e4849091a1c5d454b181d1816181b181d)
	(_ent
		(_time 1622401526254)
	)
	(_object
		(_port(_int CLK -1 0 419(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 420(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__524(_arch 0 0 524(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1453          1622406254815 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 541))
	(_version ve4)
	(_time 1622406254816 2021.05.30 23:24:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6c3d6f6c3d3b3b7a64637e363e6b696a656b686b68)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 549(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 542(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 542(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 542(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 543(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 543(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 544(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 544(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 544(_arch(_uni((i 2))))))
		(_prcs
			(line__551(_arch 0 0 551(_assignment(_trgt(4))(_sens(4)))))
			(line__553(_arch 1 0 553(_assignment(_trgt(3))(_sens(3)))))
			(line__555(_arch 2 0 555(_assignment(_trgt(0)))))
			(line__556(_arch 3 0 556(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(33686274)
		(33686018)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000051 55 608           1622406276339 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622406276340 2021.05.30 23:24:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 888adb86d5dfd89ddeda9fd2d88f8c8e8d8e898edd)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622406276354 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622406276355 2021.05.30 23:24:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9795939992c3958190c586ccc2919291c1909592c1)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622406276396 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622406276397 2021.05.30 23:24:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c6c59c93969090d39094d19c96c1c2c0c3c1cec090)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622406276421 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622406276422 2021.05.30 23:24:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d6d48c84d181d1c0d086908c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622406276432 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622406276433 2021.05.30 23:24:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e5e7b1b7e5b2e2f3b7e3f4bfb0e3e1e3e0e2e7e3e3)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622406276500 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622406276501 2021.05.30 23:24:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2426752029727431732b357e712220222123262226)
	(_ent
		(_time 1622406276448)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000051 55 2090          1622406276726 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622406276727 2021.05.30 23:24:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0e0d5e085e585919085e19545a085b080b090c080f)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1076          1622406276770 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 267))
	(_version ve4)
	(_time 1622406276771 2021.05.30 23:24:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2d2e7b297c7b7a3a292f6e76782b2c2b782b2c2b7e)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__271(_arch 0 0 271(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622406276875 ripple
(_unit VHDL(bist 0 202(ripple 0 289))
	(_version ve4)
	(_time 1622406276876 2021.05.30 23:24:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9b99cd94c0cdcc8c9e9989c1c39c989c9f9d999d92)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 299(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 300(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 301(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 290(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 291(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 291(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 292(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 292(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 293(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 293(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 294(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__298(_arch 0 0 298(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622406276973 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 332))
	(_version ve4)
	(_time 1622406276974 2021.05.30 23:24:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 080a5e0e565f091f0f5a1a520f0e5b0e5b0e0d0f0a)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 333(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 334(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 335(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 335(_arch(_uni))))
		(_prcs
			(line__338(_arch 0 0 338(_assignment(_trgt(6))(_sens(7)))))
			(line__339(_arch 1 0 339(_assignment(_trgt(3))(_sens(7)))))
			(line__340(_arch 2 0 340(_assignment(_trgt(5))(_sens(7)))))
			(line__341(_arch 3 0 341(_assignment(_trgt(4))(_sens(7)))))
			(line__343(_arch 4 0 343(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__366(_arch 5 0 366(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622406277078 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 398))
	(_version ve4)
	(_time 1622406277079 2021.05.30 23:24:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 66643266643136706261743c626067606260626063)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__400(_arch 0 0 400(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622406277151 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 420))
	(_version ve4)
	(_time 1622406277152 2021.05.30 23:24:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b4b7e3e0b5e3e7a2e0e6a6eee0b2b3b2e1b3b6b2b1)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 421(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 421(_arch(_uni))))
		(_prcs
			(line__423(_arch 0 0 423(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__435(_arch 1 0 435(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622406277291 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 455))
	(_version ve4)
	(_time 1622406277292 2021.05.30 23:24:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 41421442441614574247541e124417471546444712)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 465(_ent((i 2)))))
				(_port(_int Clk -1 0 466(_ent (_in))))
				(_port(_int Q0 -1 0 467(_ent (_in))))
				(_port(_int Start -1 0 468(_ent (_in))))
				(_port(_int Load -1 0 469(_ent (_out))))
				(_port(_int Shift -1 0 470(_ent (_out))))
				(_port(_int AddA -1 0 471(_ent (_out))))
				(_port(_int Done -1 0 472(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 476(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 477(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 477(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 477(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 477(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 478(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 478(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 482(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 483(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 483(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 484(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 484(_ent (_out))))
				(_port(_int Clk -1 0 485(_ent (_in))))
				(_port(_int Load -1 0 486(_ent (_in))))
				(_port(_int Shift -1 0 487(_ent (_in))))
				(_port(_int Clear -1 0 488(_ent (_in))))
				(_port(_int SerIn -1 0 489(_ent (_in))))
			)
		)
	)
	(_inst C 0 495(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 497(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 499(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 501(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 503(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 459(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 459(_arch(_uni))))
		(_sig(_int Qout 2 0 459(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 460(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 460(_arch(_uni))))
		(_sig(_int Aout 3 0 460(_arch(_uni))))
		(_sig(_int Load -1 0 461(_arch(_uni))))
		(_sig(_int Shift -1 0 461(_arch(_uni))))
		(_sig(_int AddA -1 0 461(_arch(_uni))))
		(_prcs
			(line__505(_arch 0 0 505(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622406277368 checker
(_unit VHDL(resultcheck 0 418(checker 0 520))
	(_version ve4)
	(_time 1622406277369 2021.05.30 23:24:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8f8cdb81dcd9d8988b8dccd4da898c8987898a898c)
	(_ent
		(_time 1622401526254)
	)
	(_object
		(_port(_int CLK -1 0 419(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 420(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__524(_arch 0 0 524(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1453          1622406277470 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 541))
	(_version ve4)
	(_time 1622406277471 2021.05.30 23:24:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code edeebfbebbbabafbe5e2ffb7bfeae8ebe4eae9eae9)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 549(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 542(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 542(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 542(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 543(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 543(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 544(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 544(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 544(_arch(_uni((i 2))))))
		(_prcs
			(line__551(_arch 0 0 551(_assignment(_trgt(4))(_sens(4)))))
			(line__553(_arch 1 0 553(_assignment(_trgt(3))(_sens(3)))))
			(line__555(_arch 2 0 555(_assignment(_trgt(0)))))
			(line__556(_arch 3 0 556(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(33686274)
		(33686018)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000051 55 608           1622406320680 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622406320681 2021.05.30 23:25:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bfefb6ebbce8efaae9eda8e5efb8bbb9bab9beb9ea)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622406320707 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622406320708 2021.05.30 23:25:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code df8f818c8b8bddc9d88dce848ad9dad989d8ddda89)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622406320775 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622406320776 2021.05.30 23:25:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1d4c1c1a1f4b4b084b4f0a474d1a191b181a151b4b)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622406320793 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622406320794 2021.05.30 23:25:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2d7d2c29787a2a3b2b7d6b777d2b292b292b282a2f)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622406320805 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622406320806 2021.05.30 23:25:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3c6c33386a6b3b2a6e3a2d66693a383a393b3e3a3a)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1770          1622406320831 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622406320832 2021.05.30 23:25:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5c0c575f060a0c490b534d06095a585a595b5e5a5e)
	(_ent
		(_time 1622406320811)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 3693          1622406320875 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 149))
	(_version ve4)
	(_time 1622406320876 2021.05.30 23:25:20)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7b2a717b2d2c2e6d787c6e242b7e2d7d2f7c7e7d28)
	(_ent
		(_time 1622406253994)
	)
	(_generate kEqualsOne 0 158(_if 6)
		(_generate andingLoop 0 160(_for 6 )
			(_inst andLoop 0 162(_ent . AND_GATE struct_and)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
			)
			(_object
				(_cnst(_int i 6 0 161(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~131 0 161(_scalar (_dto c 7 i 0))))
			(_prcs
				(line__166(_arch 0 0 166(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 169(_if 8)
		(_generate x_input 0 172(_for 7 )
			(_generate y_input 0 174(_for 8 )
				(_inst andLoop 0 176(_ent . AND_GATE struct_and)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
				)
				(_object
					(_cnst(_int m 8 0 175(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 173(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 175(_scalar (_to i 0 c 9))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 184(_if 10)
			(_generate muliplication 0 187(_for 9 )
				(_inst Adder 0 191(_ent . bit_adder bit_structural)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 11)))
						((cin)(_code 12))
						((sum)(sum(_index 13)))
						((carryout)(cout(_index 14)))
					)
				)
				(_object
					(_cnst(_int i 9 0 188(_arch)))
					(_prcs
						(line__189(_arch 3 0 189(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 15))))(_read(4(_object 5(_index 16)))))))
						(line__190(_arch 4 0 190(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 17)))(6(_object 5)))(_read(4(_object 5(_range 18)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 19)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 188(_scalar (_to i 0 c 20))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 173(_scalar (_to i 0 c 21))))
			(_prcs
				(line__181(_arch 1 0 181(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__182(_arch 2 0 182(_assignment(_trgt(6(0))))))
				(line__200(_arch 5 0 200(_assignment(_trgt(2(_range 22)))(_sens(4(_index 23))(6(_index 24)))(_read(4(_index 25))(6(_index 26))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 143(_ent gms)))
		(_gen(_int k -1 0 143(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 144(_array -2((_dto c 27 i 0)))))
		(_port(_int x 0 0 144(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 145(_array -2((_dto c 28 i 0)))))
		(_port(_int y 1 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 146(_array -2((_dto c 29 i 0)))))
		(_port(_int res 2 0 146(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 151(_array -2((_dto c 30 i 0)))))
		(_type(_int temporary 0 151(_array 3((_dto c 31 i 0)))))
		(_sig(_int allAnds 4 0 153(_arch(_uni))))
		(_sig(_int sum 4 0 153(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 155(_array -2((_dto c 32 i 0)))))
		(_sig(_int cout 5 0 155(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 33 -1)
)
I 000051 55 2090          1622406321021 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622406321022 2021.05.30 23:25:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 17464210154140001147004d431142111210151116)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1076          1622406321064 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 267))
	(_version ve4)
	(_time 1622406321065 2021.05.30 23:25:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 46171544451011514244051d134047401340474015)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__271(_arch 0 0 271(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622406321170 ripple
(_unit VHDL(bist 0 202(ripple 0 289))
	(_version ve4)
	(_time 1622406321171 2021.05.30 23:25:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a4f4f7f3a9f2f3b3a1a6b6fefca3a7a3a0a2a6a2ad)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 299(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 300(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 301(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 290(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 291(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 291(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 292(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 292(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 293(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 293(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 294(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__298(_arch 0 0 298(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622406321275 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 332))
	(_version ve4)
	(_time 1622406321276 2021.05.30 23:25:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 11414016464610061643034b161742174217141613)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 333(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 334(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 335(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 335(_arch(_uni))))
		(_prcs
			(line__338(_arch 0 0 338(_assignment(_trgt(6))(_sens(7)))))
			(line__339(_arch 1 0 339(_assignment(_trgt(3))(_sens(7)))))
			(line__340(_arch 2 0 340(_assignment(_trgt(5))(_sens(7)))))
			(line__341(_arch 3 0 341(_assignment(_trgt(4))(_sens(7)))))
			(line__343(_arch 4 0 343(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__366(_arch 5 0 366(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622406321348 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 398))
	(_version ve4)
	(_time 1622406321349 2021.05.30 23:25:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5f0f0c5c0d080f495b584d055b595e595b595b595a)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__400(_arch 0 0 400(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622406321416 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 420))
	(_version ve4)
	(_time 1622406321417 2021.05.30 23:25:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9ecfce91cec9cd88cacc8cc4ca989998cb999c989b)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 421(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 421(_arch(_uni))))
		(_prcs
			(line__423(_arch 0 0 423(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__435(_arch 1 0 435(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622406321540 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 455))
	(_version ve4)
	(_time 1622406321541 2021.05.30 23:25:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1b4a4b1d4d4c4e0d181d0e44481e4d1d4f1c1e1d48)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 465(_ent((i 2)))))
				(_port(_int Clk -1 0 466(_ent (_in))))
				(_port(_int Q0 -1 0 467(_ent (_in))))
				(_port(_int Start -1 0 468(_ent (_in))))
				(_port(_int Load -1 0 469(_ent (_out))))
				(_port(_int Shift -1 0 470(_ent (_out))))
				(_port(_int AddA -1 0 471(_ent (_out))))
				(_port(_int Done -1 0 472(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 476(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 477(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 477(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 477(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 477(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 478(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 478(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 482(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 483(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 483(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 484(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 484(_ent (_out))))
				(_port(_int Clk -1 0 485(_ent (_in))))
				(_port(_int Load -1 0 486(_ent (_in))))
				(_port(_int Shift -1 0 487(_ent (_in))))
				(_port(_int Clear -1 0 488(_ent (_in))))
				(_port(_int SerIn -1 0 489(_ent (_in))))
			)
		)
	)
	(_inst C 0 495(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 497(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 499(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 501(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 503(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 459(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 459(_arch(_uni))))
		(_sig(_int Qout 2 0 459(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 460(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 460(_arch(_uni))))
		(_sig(_int Aout 3 0 460(_arch(_uni))))
		(_sig(_int Load -1 0 461(_arch(_uni))))
		(_sig(_int Shift -1 0 461(_arch(_uni))))
		(_sig(_int AddA -1 0 461(_arch(_uni))))
		(_prcs
			(line__505(_arch 0 0 505(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622406321614 checker
(_unit VHDL(resultcheck 0 418(checker 0 520))
	(_version ve4)
	(_time 1622406321615 2021.05.30 23:25:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 69383869653f3e7e6d6b2a323c6f6a6f616f6c6f6a)
	(_ent
		(_time 1622401526254)
	)
	(_object
		(_port(_int CLK -1 0 419(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 420(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__524(_arch 0 0 524(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1453          1622406321713 arcTB
(_unit VHDL(tbcircuit 0 408(arctb 0 541))
	(_version ve4)
	(_time 1622406321714 2021.05.30 23:25:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c7969092c29090d1cfc8d59d95c0c2c1cec0c3c0c3)
	(_ent
		(_time 1622372717056)
	)
	(_inst SYStb 0 549(_ent . Stage2_mult Behavioral)
		(_port
			((x)(x))
			((y)(y))
			((Product)(Product))
			((Start)(Start))
			((Clk)(Clk))
			((Done)(Done))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 542(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 542(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 542(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 543(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 543(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 544(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 544(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 544(_arch(_uni((i 2))))))
		(_prcs
			(line__551(_arch 0 0 551(_assignment(_trgt(4))(_sens(4)))))
			(line__553(_arch 1 0 553(_assignment(_trgt(3))(_sens(3)))))
			(line__555(_arch 2 0 555(_assignment(_trgt(0)))))
			(line__556(_arch 3 0 556(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234)
		(33751554)
		(33686019)
		(33686274)
		(33686018)
		(50463235)
	)
	(_model . arcTB 4 -1)
)
I 000051 55 608           1622452051498 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622452051499 2021.05.31 12:07:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bce9b9e8baebeca9eaeeabe6ecbbb8bab9babdbae9)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622452051550 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622452051551 2021.05.31 12:07:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code faafa8aba9aef8ecfda8eba1affcfffcacfdf8ffac)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622452051606 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622452051607 2021.05.31 12:07:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 297d242d767f7f3c7f7b3e73792e2d2f2c2e212f7f)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622452051658 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622452051659 2021.05.31 12:07:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 683d6568613f6f7e6e382e32386e6c6e6c6e6d6f6a)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622452051716 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622452051717 2021.05.31 12:07:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 97c2949995c09081c59186cdc29193919290959191)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1770          1622452051796 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622452051797 2021.05.31 12:07:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e5b0e2b6e9b3b5f0b2eaf4bfb0e3e1e3e0e2e7e3e7)
	(_ent
		(_time 1622406320810)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 3693          1622452051879 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 149))
	(_version ve4)
	(_time 1622452051880 2021.05.31 12:07:31)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 42164741441517544145571d124714441645474411)
	(_ent
		(_time 1622406253994)
	)
	(_generate kEqualsOne 0 158(_if 6)
		(_generate andingLoop 0 160(_for 6 )
			(_inst andLoop 0 162(_ent . AND_GATE struct_and)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
			)
			(_object
				(_cnst(_int i 6 0 161(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~131 0 161(_scalar (_dto c 7 i 0))))
			(_prcs
				(line__166(_arch 0 0 166(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 169(_if 8)
		(_generate x_input 0 172(_for 7 )
			(_generate y_input 0 174(_for 8 )
				(_inst andLoop 0 176(_ent . AND_GATE struct_and)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
				)
				(_object
					(_cnst(_int m 8 0 175(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 173(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 175(_scalar (_to i 0 c 9))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 184(_if 10)
			(_generate muliplication 0 187(_for 9 )
				(_inst Adder 0 191(_ent . bit_adder bit_structural)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 11)))
						((cin)(_code 12))
						((sum)(sum(_index 13)))
						((carryout)(cout(_index 14)))
					)
				)
				(_object
					(_cnst(_int i 9 0 188(_arch)))
					(_prcs
						(line__189(_arch 3 0 189(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 15))))(_read(4(_object 5(_index 16)))))))
						(line__190(_arch 4 0 190(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 17)))(6(_object 5)))(_read(4(_object 5(_range 18)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 19)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 188(_scalar (_to i 0 c 20))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 173(_scalar (_to i 0 c 21))))
			(_prcs
				(line__181(_arch 1 0 181(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__182(_arch 2 0 182(_assignment(_trgt(6(0))))))
				(line__200(_arch 5 0 200(_assignment(_trgt(2(_range 22)))(_sens(4(_index 23))(6(_index 24)))(_read(4(_index 25))(6(_index 26))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 143(_ent gms)))
		(_gen(_int k -1 0 143(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 144(_array -2((_dto c 27 i 0)))))
		(_port(_int x 0 0 144(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 145(_array -2((_dto c 28 i 0)))))
		(_port(_int y 1 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 146(_array -2((_dto c 29 i 0)))))
		(_port(_int res 2 0 146(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 151(_array -2((_dto c 30 i 0)))))
		(_type(_int temporary 0 151(_array 3((_dto c 31 i 0)))))
		(_sig(_int allAnds 4 0 153(_arch(_uni))))
		(_sig(_int sum 4 0 153(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 155(_array -2((_dto c 32 i 0)))))
		(_sig(_int cout 5 0 155(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 33 -1)
)
I 000051 55 2090          1622452052018 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622452052019 2021.05.31 12:07:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code cf9bcd9a9c9998d8c99fd8959bc99ac9cac8cdc9ce)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622452052074 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 270))
	(_version ve4)
	(_time 1622452052075 2021.05.31 12:07:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code feaafaaeaea8a9e9fafcbda5abf8fff8abf8fff8ad)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__274(_arch 0 0 274(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622452052138 ripple
(_unit VHDL(bist 0 202(ripple 0 292))
	(_version ve4)
	(_time 1622452052139 2021.05.31 12:07:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3c693939666a6b2b393e2e66643b3f3b383a3e3a35)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622452052259 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 335))
	(_version ve4)
	(_time 1622452052260 2021.05.31 12:07:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b9ecbdede6eeb8aebeebabe3bebfeabfeabfbcbebb)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 336(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 337(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 338(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 338(_arch(_uni))))
		(_prcs
			(line__341(_arch 0 0 341(_assignment(_trgt(6))(_sens(7)))))
			(line__342(_arch 1 0 342(_assignment(_trgt(3))(_sens(7)))))
			(line__343(_arch 2 0 343(_assignment(_trgt(5))(_sens(7)))))
			(line__344(_arch 3 0 344(_assignment(_trgt(4))(_sens(7)))))
			(line__346(_arch 4 0 346(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__369(_arch 5 0 369(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622452052328 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 401))
	(_version ve4)
	(_time 1622452052329 2021.05.31 12:07:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f8adfea8f4afa8eefcffeaa2fcfef9fefcfefcfefd)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622452052409 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 423))
	(_version ve4)
	(_time 1622452052410 2021.05.31 12:07:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 56025c55550105400204440c025051500351545053)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 424(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 424(_arch(_uni))))
		(_prcs
			(line__426(_arch 0 0 426(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__438(_arch 1 0 438(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622452052592 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 458))
	(_version ve4)
	(_time 1622452052593 2021.05.31 12:07:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 02560805045557140104175d510754045605070451)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 468(_ent((i 2)))))
				(_port(_int Clk -1 0 469(_ent (_in))))
				(_port(_int Q0 -1 0 470(_ent (_in))))
				(_port(_int Start -1 0 471(_ent (_in))))
				(_port(_int Load -1 0 472(_ent (_out))))
				(_port(_int Shift -1 0 473(_ent (_out))))
				(_port(_int AddA -1 0 474(_ent (_out))))
				(_port(_int Done -1 0 475(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 479(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 480(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 480(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 481(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 481(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 485(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 486(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 486(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 487(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 487(_ent (_out))))
				(_port(_int Clk -1 0 488(_ent (_in))))
				(_port(_int Load -1 0 489(_ent (_in))))
				(_port(_int Shift -1 0 490(_ent (_in))))
				(_port(_int Clear -1 0 491(_ent (_in))))
				(_port(_int SerIn -1 0 492(_ent (_in))))
			)
		)
	)
	(_inst C 0 498(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 500(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 502(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 504(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 506(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 462(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 462(_arch(_uni))))
		(_sig(_int Qout 2 0 462(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 463(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 463(_arch(_uni))))
		(_sig(_int Aout 3 0 463(_arch(_uni))))
		(_sig(_int Load -1 0 464(_arch(_uni))))
		(_sig(_int Shift -1 0 464(_arch(_uni))))
		(_sig(_int AddA -1 0 464(_arch(_uni))))
		(_prcs
			(line__508(_arch 0 0 508(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622452052695 checker
(_unit VHDL(resultcheck 0 418(checker 0 523))
	(_version ve4)
	(_time 1622452052696 2021.05.31 12:07:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6f3b646f3c3938786b6d2c343a696c6967696a696c)
	(_ent
		(_time 1622401526254)
	)
	(_object
		(_port(_int CLK -1 0 419(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 420(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__527(_arch 0 0 527(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000051 55 608           1622452094709 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622452094710 2021.05.31 12:08:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8f8fda818cd8df9ad9dd98d5df888b898a898e89da)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622452094758 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622452094759 2021.05.31 12:08:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bdbdbfe8ebe9bfabbaeface6e8bbb8bbebbabfb8eb)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622452094809 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622452094810 2021.05.31 12:08:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ecedb0bfe9babaf9babefbb6bcebe8eae9ebe4eaba)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622452094858 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622452094859 2021.05.31 12:08:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1b1b461c484c1c0d1d4b5d414b1d1f1d1f1d1e1c19)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622452094915 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622452094916 2021.05.31 12:08:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5a5a09580e0d5d4c085c4b000f5c5e5c5f5d585c5c)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1770          1622452094993 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622452094994 2021.05.31 12:08:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a8a8ffffa9fef8bdffa7b9f2fdaeacaeadafaaaeaa)
	(_ent
		(_time 1622406320810)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 3693          1622452095068 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 149))
	(_version ve4)
	(_time 1622452095069 2021.05.31 12:08:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f6f7a0a7f4a1a3e0f5f1e3a9a6f3a0f0a2f1f3f0a5)
	(_ent
		(_time 1622406253994)
	)
	(_generate kEqualsOne 0 158(_if 6)
		(_generate andingLoop 0 160(_for 6 )
			(_inst andLoop 0 162(_ent . AND_GATE struct_and)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
			)
			(_object
				(_cnst(_int i 6 0 161(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~131 0 161(_scalar (_dto c 7 i 0))))
			(_prcs
				(line__166(_arch 0 0 166(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 169(_if 8)
		(_generate x_input 0 172(_for 7 )
			(_generate y_input 0 174(_for 8 )
				(_inst andLoop 0 176(_ent . AND_GATE struct_and)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
				)
				(_object
					(_cnst(_int m 8 0 175(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 173(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 175(_scalar (_to i 0 c 9))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 184(_if 10)
			(_generate muliplication 0 187(_for 9 )
				(_inst Adder 0 191(_ent . bit_adder bit_structural)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 11)))
						((cin)(_code 12))
						((sum)(sum(_index 13)))
						((carryout)(cout(_index 14)))
					)
				)
				(_object
					(_cnst(_int i 9 0 188(_arch)))
					(_prcs
						(line__189(_arch 3 0 189(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 15))))(_read(4(_object 5(_index 16)))))))
						(line__190(_arch 4 0 190(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 17)))(6(_object 5)))(_read(4(_object 5(_range 18)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 19)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 188(_scalar (_to i 0 c 20))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 173(_scalar (_to i 0 c 21))))
			(_prcs
				(line__181(_arch 1 0 181(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__182(_arch 2 0 182(_assignment(_trgt(6(0))))))
				(line__200(_arch 5 0 200(_assignment(_trgt(2(_range 22)))(_sens(4(_index 23))(6(_index 24)))(_read(4(_index 25))(6(_index 26))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 143(_ent gms)))
		(_gen(_int k -1 0 143(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 144(_array -2((_dto c 27 i 0)))))
		(_port(_int x 0 0 144(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 145(_array -2((_dto c 28 i 0)))))
		(_port(_int y 1 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 146(_array -2((_dto c 29 i 0)))))
		(_port(_int res 2 0 146(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 151(_array -2((_dto c 30 i 0)))))
		(_type(_int temporary 0 151(_array 3((_dto c 31 i 0)))))
		(_sig(_int allAnds 4 0 153(_arch(_uni))))
		(_sig(_int sum 4 0 153(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 155(_array -2((_dto c 32 i 0)))))
		(_sig(_int cout 5 0 155(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 33 -1)
)
I 000051 55 2090          1622452095209 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622452095210 2021.05.31 12:08:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8382d18d85d5d49485d394d9d785d6858684818582)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622452095273 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 270))
	(_version ve4)
	(_time 1622452095274 2021.05.31 12:08:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c1c09594c59796d6c5c3829a94c7c0c794c7c0c792)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__274(_arch 0 0 274(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622452095354 ripple
(_unit VHDL(bist 0 202(ripple 0 292))
	(_version ve4)
	(_time 1622452095355 2021.05.31 12:08:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0f0e0d09505958180a0d1d5557080c080b090d0906)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622452095528 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 335))
	(_version ve4)
	(_time 1622452095529 2021.05.31 12:08:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bbbab8efbfecbaacbce9a9e1bcbde8bde8bdbebcb9)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 336(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 337(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 338(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 338(_arch(_uni))))
		(_prcs
			(line__341(_arch 0 0 341(_assignment(_trgt(6))(_sens(7)))))
			(line__342(_arch 1 0 342(_assignment(_trgt(3))(_sens(7)))))
			(line__343(_arch 2 0 343(_assignment(_trgt(5))(_sens(7)))))
			(line__344(_arch 3 0 344(_assignment(_trgt(4))(_sens(7)))))
			(line__346(_arch 4 0 346(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__369(_arch 5 0 369(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622452095607 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 401))
	(_version ve4)
	(_time 1622452095608 2021.05.31 12:08:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0908090f045e591f0d0e1b530d0f080f0d0f0d0f0c)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622452095698 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 423))
	(_version ve4)
	(_time 1622452095699 2021.05.31 12:08:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 67676467653034713335753d336160613260656162)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 424(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 424(_arch(_uni))))
		(_prcs
			(line__426(_arch 0 0 426(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__438(_arch 1 0 438(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622452095852 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 458))
	(_version ve4)
	(_time 1622452095853 2021.05.31 12:08:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 03030204045456150005165c500655055704060550)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 468(_ent((i 2)))))
				(_port(_int Clk -1 0 469(_ent (_in))))
				(_port(_int Q0 -1 0 470(_ent (_in))))
				(_port(_int Start -1 0 471(_ent (_in))))
				(_port(_int Load -1 0 472(_ent (_out))))
				(_port(_int Shift -1 0 473(_ent (_out))))
				(_port(_int AddA -1 0 474(_ent (_out))))
				(_port(_int Done -1 0 475(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 479(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 480(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 480(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 481(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 481(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 485(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 486(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 486(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 487(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 487(_ent (_out))))
				(_port(_int Clk -1 0 488(_ent (_in))))
				(_port(_int Load -1 0 489(_ent (_in))))
				(_port(_int Shift -1 0 490(_ent (_in))))
				(_port(_int Clear -1 0 491(_ent (_in))))
				(_port(_int SerIn -1 0 492(_ent (_in))))
			)
		)
	)
	(_inst C 0 498(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 500(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 502(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 504(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 506(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 462(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 462(_arch(_uni))))
		(_sig(_int Qout 2 0 462(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 463(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 463(_arch(_uni))))
		(_sig(_int Aout 3 0 463(_arch(_uni))))
		(_sig(_int Load -1 0 464(_arch(_uni))))
		(_sig(_int Shift -1 0 464(_arch(_uni))))
		(_sig(_int AddA -1 0 464(_arch(_uni))))
		(_prcs
			(line__508(_arch 0 0 508(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622452095918 checker
(_unit VHDL(resultcheck 0 418(checker 0 523))
	(_version ve4)
	(_time 1622452095919 2021.05.31 12:08:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 424242404514155546400119174441444a44474441)
	(_ent
		(_time 1622401526254)
	)
	(_object
		(_port(_int CLK -1 0 419(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 420(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__527(_arch 0 0 527(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000051 55 608           1622452116587 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622452116588 2021.05.31 12:08:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 025700045555521754501558520506040704030457)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622452116634 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622452116635 2021.05.31 12:08:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 30656534326432263762216b653635366637323566)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622452116692 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622452116693 2021.05.31 12:08:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6f3b646f6f39397a393d78353f686b696a68676939)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622452116732 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622452116733 2021.05.31 12:08:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8edb8580dad9899888dec8d4de888a888a888b898c)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622452116786 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622452116787 2021.05.31 12:08:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code cd98c8999c9acadb9fcbdc9798cbc9cbc8cacfcbcb)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1770          1622452116862 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622452116863 2021.05.31 12:08:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1b4e1d1c404d4b0e4c140a414e1d1f1d1e1c191d19)
	(_ent
		(_time 1622406320810)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 3693          1622452116951 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 149))
	(_version ve4)
	(_time 1622452116952 2021.05.31 12:08:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 693d6e68643e3c7f6a6e7c36396c3f6f3d6e6c6f3a)
	(_ent
		(_time 1622406253994)
	)
	(_generate kEqualsOne 0 158(_if 6)
		(_generate andingLoop 0 160(_for 6 )
			(_inst andLoop 0 162(_ent . AND_GATE struct_and)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
			)
			(_object
				(_cnst(_int i 6 0 161(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~131 0 161(_scalar (_dto c 7 i 0))))
			(_prcs
				(line__166(_arch 0 0 166(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 169(_if 8)
		(_generate x_input 0 172(_for 7 )
			(_generate y_input 0 174(_for 8 )
				(_inst andLoop 0 176(_ent . AND_GATE struct_and)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
				)
				(_object
					(_cnst(_int m 8 0 175(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 173(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 175(_scalar (_to i 0 c 9))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 184(_if 10)
			(_generate muliplication 0 187(_for 9 )
				(_inst Adder 0 191(_ent . bit_adder bit_structural)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 11)))
						((cin)(_code 12))
						((sum)(sum(_index 13)))
						((carryout)(cout(_index 14)))
					)
				)
				(_object
					(_cnst(_int i 9 0 188(_arch)))
					(_prcs
						(line__189(_arch 3 0 189(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 15))))(_read(4(_object 5(_index 16)))))))
						(line__190(_arch 4 0 190(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 17)))(6(_object 5)))(_read(4(_object 5(_range 18)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 19)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 188(_scalar (_to i 0 c 20))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 173(_scalar (_to i 0 c 21))))
			(_prcs
				(line__181(_arch 1 0 181(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__182(_arch 2 0 182(_assignment(_trgt(6(0))))))
				(line__200(_arch 5 0 200(_assignment(_trgt(2(_range 22)))(_sens(4(_index 23))(6(_index 24)))(_read(4(_index 25))(6(_index 26))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 143(_ent gms)))
		(_gen(_int k -1 0 143(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 144(_array -2((_dto c 27 i 0)))))
		(_port(_int x 0 0 144(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 145(_array -2((_dto c 28 i 0)))))
		(_port(_int y 1 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 146(_array -2((_dto c 29 i 0)))))
		(_port(_int res 2 0 146(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 151(_array -2((_dto c 30 i 0)))))
		(_type(_int temporary 0 151(_array 3((_dto c 31 i 0)))))
		(_sig(_int allAnds 4 0 153(_arch(_uni))))
		(_sig(_int sum 4 0 153(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 155(_array -2((_dto c 32 i 0)))))
		(_sig(_int cout 5 0 155(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 33 -1)
)
I 000051 55 2090          1622452117106 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622452117107 2021.05.31 12:08:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 05510403055352120355125f510350030002070304)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622452117166 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 270))
	(_version ve4)
	(_time 1622452117167 2021.05.31 12:08:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 44104346451213534046071f114245421142454217)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__274(_arch 0 0 274(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622452117251 ripple
(_unit VHDL(bist 0 202(ripple 0 292))
	(_version ve4)
	(_time 1622452117252 2021.05.31 12:08:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a1f4a6f6a9f7f6b6a4a3b3fbf9a6a2a6a5a7a3a7a8)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622452117484 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 335))
	(_version ve4)
	(_time 1622452117485 2021.05.31 12:08:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8cd9898289db8d9b8bde9ed68b8adf8adf8a898b8e)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 336(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 337(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 338(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 338(_arch(_uni))))
		(_prcs
			(line__341(_arch 0 0 341(_assignment(_trgt(6))(_sens(7)))))
			(line__342(_arch 1 0 342(_assignment(_trgt(3))(_sens(7)))))
			(line__343(_arch 2 0 343(_assignment(_trgt(5))(_sens(7)))))
			(line__344(_arch 3 0 344(_assignment(_trgt(4))(_sens(7)))))
			(line__346(_arch 4 0 346(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__369(_arch 5 0 369(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622452117630 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 401))
	(_version ve4)
	(_time 1622452117631 2021.05.31 12:08:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 184d1e1f144f480e1c1f0a421c1e191e1c1e1c1e1d)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622452117775 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 423))
	(_version ve4)
	(_time 1622452117776 2021.05.31 12:08:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a5f1a0f2a5f2f6b3f1f7b7fff1a3a2a3f0a2a7a3a0)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 424(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 424(_arch(_uni))))
		(_prcs
			(line__426(_arch 0 0 426(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__438(_arch 1 0 438(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622452118021 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 458))
	(_version ve4)
	(_time 1622452118022 2021.05.31 12:08:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9fcb9491cdc8ca899c998ac0cc9ac999cb989a99cc)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 468(_ent((i 2)))))
				(_port(_int Clk -1 0 469(_ent (_in))))
				(_port(_int Q0 -1 0 470(_ent (_in))))
				(_port(_int Start -1 0 471(_ent (_in))))
				(_port(_int Load -1 0 472(_ent (_out))))
				(_port(_int Shift -1 0 473(_ent (_out))))
				(_port(_int AddA -1 0 474(_ent (_out))))
				(_port(_int Done -1 0 475(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 479(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 480(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 480(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 481(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 481(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 485(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 486(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 486(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 487(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 487(_ent (_out))))
				(_port(_int Clk -1 0 488(_ent (_in))))
				(_port(_int Load -1 0 489(_ent (_in))))
				(_port(_int Shift -1 0 490(_ent (_in))))
				(_port(_int Clear -1 0 491(_ent (_in))))
				(_port(_int SerIn -1 0 492(_ent (_in))))
			)
		)
	)
	(_inst C 0 498(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 500(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 502(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 504(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 506(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 462(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 462(_arch(_uni))))
		(_sig(_int Qout 2 0 462(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 463(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 463(_arch(_uni))))
		(_sig(_int Aout 3 0 463(_arch(_uni))))
		(_sig(_int Load -1 0 464(_arch(_uni))))
		(_sig(_int Shift -1 0 464(_arch(_uni))))
		(_sig(_int AddA -1 0 464(_arch(_uni))))
		(_prcs
			(line__508(_arch 0 0 508(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622452118111 checker
(_unit VHDL(resultcheck 0 418(checker 0 523))
	(_version ve4)
	(_time 1622452118112 2021.05.31 12:08:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code fda9f7adacabaaeaf9ffbea6a8fbfefbf5fbf8fbfe)
	(_ent
		(_time 1622401526254)
	)
	(_object
		(_port(_int CLK -1 0 419(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 420(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 420(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__527(_arch 0 0 527(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000051 55 608           1622452148306 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622452148307 2021.05.31 12:09:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e8edbcbbb5bfb8fdbebaffb2b8efeceeedeee9eebd)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622452148315 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622452148316 2021.05.31 12:09:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f8fdfba9f2acfaeeffaae9a3adfefdfeaefffafdae)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622452148322 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622452148323 2021.05.31 12:09:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f8fca5a8a6aeaeedaeaaefa2a8fffcfefdfff0feae)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622452148336 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622452148337 2021.05.31 12:09:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 080d560e015f0f1e0e584e52580e0c0e0c0e0d0f0a)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622452148358 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622452148359 2021.05.31 12:09:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 17124711154010014511064d421113111210151111)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1770          1622452148367 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622452148368 2021.05.31 12:09:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 27227323297177327028367d722123212220252125)
	(_ent
		(_time 1622406320810)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 3693          1622452148381 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 149))
	(_version ve4)
	(_time 1622452148382 2021.05.31 12:09:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 363263323461632035312369663360306231333065)
	(_ent
		(_time 1622406253994)
	)
	(_generate kEqualsOne 0 158(_if 6)
		(_generate andingLoop 0 160(_for 6 )
			(_inst andLoop 0 162(_ent . AND_GATE struct_and)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
			)
			(_object
				(_cnst(_int i 6 0 161(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~131 0 161(_scalar (_dto c 7 i 0))))
			(_prcs
				(line__166(_arch 0 0 166(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 169(_if 8)
		(_generate x_input 0 172(_for 7 )
			(_generate y_input 0 174(_for 8 )
				(_inst andLoop 0 176(_ent . AND_GATE struct_and)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
				)
				(_object
					(_cnst(_int m 8 0 175(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 173(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 175(_scalar (_to i 0 c 9))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 184(_if 10)
			(_generate muliplication 0 187(_for 9 )
				(_inst Adder 0 191(_ent . bit_adder bit_structural)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 11)))
						((cin)(_code 12))
						((sum)(sum(_index 13)))
						((carryout)(cout(_index 14)))
					)
				)
				(_object
					(_cnst(_int i 9 0 188(_arch)))
					(_prcs
						(line__189(_arch 3 0 189(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 15))))(_read(4(_object 5(_index 16)))))))
						(line__190(_arch 4 0 190(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 17)))(6(_object 5)))(_read(4(_object 5(_range 18)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 19)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 188(_scalar (_to i 0 c 20))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 173(_scalar (_to i 0 c 21))))
			(_prcs
				(line__181(_arch 1 0 181(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__182(_arch 2 0 182(_assignment(_trgt(6(0))))))
				(line__200(_arch 5 0 200(_assignment(_trgt(2(_range 22)))(_sens(4(_index 23))(6(_index 24)))(_read(4(_index 25))(6(_index 26))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 143(_ent gms)))
		(_gen(_int k -1 0 143(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 144(_array -2((_dto c 27 i 0)))))
		(_port(_int x 0 0 144(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 145(_array -2((_dto c 28 i 0)))))
		(_port(_int y 1 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 146(_array -2((_dto c 29 i 0)))))
		(_port(_int res 2 0 146(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 151(_array -2((_dto c 30 i 0)))))
		(_type(_int temporary 0 151(_array 3((_dto c 31 i 0)))))
		(_sig(_int allAnds 4 0 153(_arch(_uni))))
		(_sig(_int sum 4 0 153(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 155(_array -2((_dto c 32 i 0)))))
		(_sig(_int cout 5 0 155(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 33 -1)
)
I 000051 55 2090          1622452148423 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622452148424 2021.05.31 12:09:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 65613765653332726335723f316330636062676364)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622452148475 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 270))
	(_version ve4)
	(_time 1622452148476 2021.05.31 12:09:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9490c09b95c2c3839096d7cfc1929592c1929592c7)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__274(_arch 0 0 274(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622452148535 ripple
(_unit VHDL(bist 0 202(ripple 0 292))
	(_version ve4)
	(_time 1622452148536 2021.05.31 12:09:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d3d68781d98584c4d6d1c1898bd4d0d4d7d5d1d5da)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622452148720 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 335))
	(_version ve4)
	(_time 1622452148721 2021.05.31 12:09:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8e8c8d808dd98f9989dc9cd48988dd88dd888b898c)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 336(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 337(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 338(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 338(_arch(_uni))))
		(_prcs
			(line__341(_arch 0 0 341(_assignment(_trgt(6))(_sens(7)))))
			(line__342(_arch 1 0 342(_assignment(_trgt(3))(_sens(7)))))
			(line__343(_arch 2 0 343(_assignment(_trgt(5))(_sens(7)))))
			(line__344(_arch 3 0 344(_assignment(_trgt(4))(_sens(7)))))
			(line__346(_arch 4 0 346(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__369(_arch 5 0 369(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622452148847 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 401))
	(_version ve4)
	(_time 1622452148848 2021.05.31 12:09:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0b090b0d5d5c5b1d0f0c19510f0d0a0d0f0d0f0d0e)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622452148958 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 423))
	(_version ve4)
	(_time 1622452148959 2021.05.31 12:09:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 797a7a78752e2a6f2d2b6b232d7f7e7f2c7e7b7f7c)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 424(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 424(_arch(_uni))))
		(_prcs
			(line__426(_arch 0 0 426(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__438(_arch 1 0 438(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622452149252 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 458))
	(_version ve4)
	(_time 1622452149253 2021.05.31 12:09:09)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a1a2a0f7a4f6f4b7a2a7b4fef2a4f7a7f5a6a4a7f2)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 468(_ent((i 2)))))
				(_port(_int Clk -1 0 469(_ent (_in))))
				(_port(_int Q0 -1 0 470(_ent (_in))))
				(_port(_int Start -1 0 471(_ent (_in))))
				(_port(_int Load -1 0 472(_ent (_out))))
				(_port(_int Shift -1 0 473(_ent (_out))))
				(_port(_int AddA -1 0 474(_ent (_out))))
				(_port(_int Done -1 0 475(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 479(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 480(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 480(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 481(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 481(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 485(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 486(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 486(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 487(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 487(_ent (_out))))
				(_port(_int Clk -1 0 488(_ent (_in))))
				(_port(_int Load -1 0 489(_ent (_in))))
				(_port(_int Shift -1 0 490(_ent (_in))))
				(_port(_int Clear -1 0 491(_ent (_in))))
				(_port(_int SerIn -1 0 492(_ent (_in))))
			)
		)
	)
	(_inst C 0 498(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 500(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 502(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 504(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 506(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 462(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 462(_arch(_uni))))
		(_sig(_int Qout 2 0 462(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 463(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 463(_arch(_uni))))
		(_sig(_int Aout 3 0 463(_arch(_uni))))
		(_sig(_int Load -1 0 464(_arch(_uni))))
		(_sig(_int Shift -1 0 464(_arch(_uni))))
		(_sig(_int AddA -1 0 464(_arch(_uni))))
		(_prcs
			(line__508(_arch 0 0 508(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1082          1622452149342 checker
(_unit VHDL(resultcheck 0 519(checker 0 524))
	(_version ve4)
	(_time 1622452149343 2021.05.31 12:09:09)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f0f3f0a0f5a6a7e7f4f3b3aba5f6f3f6f8f6f5f6f3)
	(_ent
		(_time 1622452149307)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__528(_arch 0 0 528(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000051 55 608           1622452245609 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622452245610 2021.05.31 12:10:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f9ada9a9a5aea9ecafabeea3a9fefdfffcfff8ffac)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622452245634 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622452245635 2021.05.31 12:10:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 184c1c1e124c1a0e1f4a09434d1e1d1e4e1f1a1d4e)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622452245699 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622452245700 2021.05.31 12:10:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 57020d54060101420105400d0750535152505f5101)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622452245745 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622452245746 2021.05.31 12:10:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 86d2dc8881d1819080d6c0dcd68082808280838184)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622452245804 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622452245805 2021.05.31 12:10:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c4909090c593c3d296c2d59e91c2c0c2c1c3c6c2c2)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1770          1622452245871 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622452245872 2021.05.31 12:10:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0357520509555316540c1259560507050604010501)
	(_ent
		(_time 1622406320810)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 3693          1622452245957 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 149))
	(_version ve4)
	(_time 1622452245958 2021.05.31 12:10:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 61343160643634776266743e316437673566646732)
	(_ent
		(_time 1622406253994)
	)
	(_generate kEqualsOne 0 158(_if 6)
		(_generate andingLoop 0 160(_for 6 )
			(_inst andLoop 0 162(_ent . AND_GATE struct_and)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
			)
			(_object
				(_cnst(_int i 6 0 161(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~131 0 161(_scalar (_dto c 7 i 0))))
			(_prcs
				(line__166(_arch 0 0 166(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 169(_if 8)
		(_generate x_input 0 172(_for 7 )
			(_generate y_input 0 174(_for 8 )
				(_inst andLoop 0 176(_ent . AND_GATE struct_and)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
				)
				(_object
					(_cnst(_int m 8 0 175(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 173(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 175(_scalar (_to i 0 c 9))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 184(_if 10)
			(_generate muliplication 0 187(_for 9 )
				(_inst Adder 0 191(_ent . bit_adder bit_structural)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 11)))
						((cin)(_code 12))
						((sum)(sum(_index 13)))
						((carryout)(cout(_index 14)))
					)
				)
				(_object
					(_cnst(_int i 9 0 188(_arch)))
					(_prcs
						(line__189(_arch 3 0 189(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 15))))(_read(4(_object 5(_index 16)))))))
						(line__190(_arch 4 0 190(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 17)))(6(_object 5)))(_read(4(_object 5(_range 18)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 19)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 188(_scalar (_to i 0 c 20))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 173(_scalar (_to i 0 c 21))))
			(_prcs
				(line__181(_arch 1 0 181(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__182(_arch 2 0 182(_assignment(_trgt(6(0))))))
				(line__200(_arch 5 0 200(_assignment(_trgt(2(_range 22)))(_sens(4(_index 23))(6(_index 24)))(_read(4(_index 25))(6(_index 26))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 143(_ent gms)))
		(_gen(_int k -1 0 143(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 144(_array -2((_dto c 27 i 0)))))
		(_port(_int x 0 0 144(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 145(_array -2((_dto c 28 i 0)))))
		(_port(_int y 1 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 146(_array -2((_dto c 29 i 0)))))
		(_port(_int res 2 0 146(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 151(_array -2((_dto c 30 i 0)))))
		(_type(_int temporary 0 151(_array 3((_dto c 31 i 0)))))
		(_sig(_int allAnds 4 0 153(_arch(_uni))))
		(_sig(_int sum 4 0 153(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 155(_array -2((_dto c 32 i 0)))))
		(_sig(_int cout 5 0 155(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 33 -1)
)
I 000051 55 2090          1622452246075 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622452246076 2021.05.31 12:10:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ce9b999b9e9899d9c89ed9949ac89bc8cbc9ccc8cf)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622452246143 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 270))
	(_version ve4)
	(_time 1622452246144 2021.05.31 12:10:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1c494a1b4a4a4b0b181e5f47491a1d1a491a1d1a4f)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__274(_arch 0 0 274(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622452246204 ripple
(_unit VHDL(bist 0 202(ripple 0 292))
	(_version ve4)
	(_time 1622452246205 2021.05.31 12:10:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5b0f0d58000d0c4c5e594901035c585c5f5d595d52)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622452246290 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 335))
	(_version ve4)
	(_time 1622452246291 2021.05.31 12:10:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a9fdfefef6fea8beaefbbbf3aeaffaaffaafacaeab)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 336(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 337(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 338(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 338(_arch(_uni))))
		(_prcs
			(line__341(_arch 0 0 341(_assignment(_trgt(6))(_sens(7)))))
			(line__342(_arch 1 0 342(_assignment(_trgt(3))(_sens(7)))))
			(line__343(_arch 2 0 343(_assignment(_trgt(5))(_sens(7)))))
			(line__344(_arch 3 0 344(_assignment(_trgt(4))(_sens(7)))))
			(line__346(_arch 4 0 346(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__369(_arch 5 0 369(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622452246348 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 401))
	(_version ve4)
	(_time 1622452246349 2021.05.31 12:10:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e7b3b2b4e4b0b7f1e3e0f5bde3e1e6e1e3e1e3e1e2)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622452246433 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 423))
	(_version ve4)
	(_time 1622452246434 2021.05.31 12:10:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 35606230356266236167276f613332336032373330)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 424(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 424(_arch(_uni))))
		(_prcs
			(line__426(_arch 0 0 426(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__438(_arch 1 0 438(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622452246541 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 458))
	(_version ve4)
	(_time 1622452246542 2021.05.31 12:10:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a3f6f5f5a4f4f6b5a0a5b6fcf0a6f5a5f7a4a6a5f0)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 468(_ent((i 2)))))
				(_port(_int Clk -1 0 469(_ent (_in))))
				(_port(_int Q0 -1 0 470(_ent (_in))))
				(_port(_int Start -1 0 471(_ent (_in))))
				(_port(_int Load -1 0 472(_ent (_out))))
				(_port(_int Shift -1 0 473(_ent (_out))))
				(_port(_int AddA -1 0 474(_ent (_out))))
				(_port(_int Done -1 0 475(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 479(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 480(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 480(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 481(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 481(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 485(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 486(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 486(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 487(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 487(_ent (_out))))
				(_port(_int Clk -1 0 488(_ent (_in))))
				(_port(_int Load -1 0 489(_ent (_in))))
				(_port(_int Shift -1 0 490(_ent (_in))))
				(_port(_int Clear -1 0 491(_ent (_in))))
				(_port(_int SerIn -1 0 492(_ent (_in))))
			)
		)
	)
	(_inst C 0 498(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 500(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 502(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 504(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 506(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 462(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 462(_arch(_uni))))
		(_sig(_int Qout 2 0 462(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 463(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 463(_arch(_uni))))
		(_sig(_int Aout 3 0 463(_arch(_uni))))
		(_sig(_int Load -1 0 464(_arch(_uni))))
		(_sig(_int Shift -1 0 464(_arch(_uni))))
		(_sig(_int AddA -1 0 464(_arch(_uni))))
		(_prcs
			(line__508(_arch 0 0 508(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622452246608 checker
(_unit VHDL(resultcheck 0 519(checker 0 524))
	(_version ve4)
	(_time 1622452246609 2021.05.31 12:10:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e1b4b6b2e5b7b6f6e5e2a2bab4e7e2e7e9e7e4e7e2)
	(_ent
		(_time 1622452246569)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__528(_arch 0 0 528(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1429          1622452246677 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 548))
	(_version ve4)
	(_time 1622452246678 2021.05.31 12:10:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2f7a7d2b7b787839242c3d757d282a2926282b282b)
	(_ent
		(_time 1622452246637)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 549(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 550(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 550(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 551(_arch(_uni((i 2))))))
		(_prcs
			(line__556(_arch 0 0 556(_assignment(_trgt(4))(_sens(4)))))
			(line__557(_arch 1 0 557(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(5))(_mon)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1868787273 1667592818 1919950964 1668637807 116)
	)
	(_model . arcTB 2 -1)
)
I 000051 55 608           1622452310277 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622452310278 2021.05.31 12:11:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 99cd9f96c5cec98ccfcb8ec3c99e9d9f9c9f989fcc)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622452310328 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622452310329 2021.05.31 12:11:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c89c999cc29ccadecf9ad9939dcecdce9ecfcacd9e)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622452310369 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622452310370 2021.05.31 12:11:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f7a2f8a7a6a1a1e2a1a5e0ada7f0f3f1f2f0fff1a1)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622452310389 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622452310390 2021.05.31 12:11:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 06520600015101100056405c560002000200030104)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622452310411 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622452310412 2021.05.31 12:11:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 26722823257121307420377c732022202321242020)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1770          1622452310459 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622452310460 2021.05.31 12:11:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 55015f5659030540025a440f005351535052575357)
	(_ent
		(_time 1622406320810)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 3693          1622452310508 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 149))
	(_version ve4)
	(_time 1622452310509 2021.05.31 12:11:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 83d6888c84d4d695808496dcd386d585d7848685d0)
	(_ent
		(_time 1622406253994)
	)
	(_generate kEqualsOne 0 158(_if 6)
		(_generate andingLoop 0 160(_for 6 )
			(_inst andLoop 0 162(_ent . AND_GATE struct_and)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
			)
			(_object
				(_cnst(_int i 6 0 161(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~131 0 161(_scalar (_dto c 7 i 0))))
			(_prcs
				(line__166(_arch 0 0 166(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 169(_if 8)
		(_generate x_input 0 172(_for 7 )
			(_generate y_input 0 174(_for 8 )
				(_inst andLoop 0 176(_ent . AND_GATE struct_and)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
				)
				(_object
					(_cnst(_int m 8 0 175(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 173(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 175(_scalar (_to i 0 c 9))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 184(_if 10)
			(_generate muliplication 0 187(_for 9 )
				(_inst Adder 0 191(_ent . bit_adder bit_structural)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 11)))
						((cin)(_code 12))
						((sum)(sum(_index 13)))
						((carryout)(cout(_index 14)))
					)
				)
				(_object
					(_cnst(_int i 9 0 188(_arch)))
					(_prcs
						(line__189(_arch 3 0 189(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 15))))(_read(4(_object 5(_index 16)))))))
						(line__190(_arch 4 0 190(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 17)))(6(_object 5)))(_read(4(_object 5(_range 18)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 19)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 188(_scalar (_to i 0 c 20))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 173(_scalar (_to i 0 c 21))))
			(_prcs
				(line__181(_arch 1 0 181(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__182(_arch 2 0 182(_assignment(_trgt(6(0))))))
				(line__200(_arch 5 0 200(_assignment(_trgt(2(_range 22)))(_sens(4(_index 23))(6(_index 24)))(_read(4(_index 25))(6(_index 26))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 143(_ent gms)))
		(_gen(_int k -1 0 143(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 144(_array -2((_dto c 27 i 0)))))
		(_port(_int x 0 0 144(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 145(_array -2((_dto c 28 i 0)))))
		(_port(_int y 1 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 146(_array -2((_dto c 29 i 0)))))
		(_port(_int res 2 0 146(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 151(_array -2((_dto c 30 i 0)))))
		(_type(_int temporary 0 151(_array 3((_dto c 31 i 0)))))
		(_sig(_int allAnds 4 0 153(_arch(_uni))))
		(_sig(_int sum 4 0 153(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 155(_array -2((_dto c 32 i 0)))))
		(_sig(_int cout 5 0 155(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 33 -1)
)
I 000051 55 2090          1622452310630 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622452310631 2021.05.31 12:11:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 00550d06055657170650175a540655060507020601)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622452310682 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 270))
	(_version ve4)
	(_time 1622452310683 2021.05.31 12:11:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2f7a242b7c7978382b2d6c747a292e297a292e297c)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__274(_arch 0 0 274(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622452310702 ripple
(_unit VHDL(bist 0 202(ripple 0 292))
	(_version ve4)
	(_time 1622452310703 2021.05.31 12:11:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3f6b343a606968283a3d2d6567383c383b393d3936)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622452310788 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 335))
	(_version ve4)
	(_time 1622452310789 2021.05.31 12:11:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9dc997929fca9c8a9acf8fc79a9bce9bce9b989a9f)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 336(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 337(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 338(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 338(_arch(_uni))))
		(_prcs
			(line__341(_arch 0 0 341(_assignment(_trgt(6))(_sens(7)))))
			(line__342(_arch 1 0 342(_assignment(_trgt(3))(_sens(7)))))
			(line__343(_arch 2 0 343(_assignment(_trgt(5))(_sens(7)))))
			(line__344(_arch 3 0 344(_assignment(_trgt(4))(_sens(7)))))
			(line__346(_arch 4 0 346(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__369(_arch 5 0 369(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622452310828 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 401))
	(_version ve4)
	(_time 1622452310829 2021.05.31 12:11:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bce8b4e8ebebecaab8bbaee6b8babdbab8bab8bab9)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622452310871 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 423))
	(_version ve4)
	(_time 1622452310872 2021.05.31 12:11:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ebbee0b8bcbcb8fdbfb9f9b1bfedecedbeece9edee)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 424(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 424(_arch(_uni))))
		(_prcs
			(line__426(_arch 0 0 426(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__438(_arch 1 0 438(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622452310919 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 458))
	(_version ve4)
	(_time 1622452310920 2021.05.31 12:11:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1a4f481c4f4d4f0c191c0f45491f4c1c4e1d1f1c49)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 468(_ent((i 2)))))
				(_port(_int Clk -1 0 469(_ent (_in))))
				(_port(_int Q0 -1 0 470(_ent (_in))))
				(_port(_int Start -1 0 471(_ent (_in))))
				(_port(_int Load -1 0 472(_ent (_out))))
				(_port(_int Shift -1 0 473(_ent (_out))))
				(_port(_int AddA -1 0 474(_ent (_out))))
				(_port(_int Done -1 0 475(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 479(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 480(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 480(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 481(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 481(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 485(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 486(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 486(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 487(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 487(_ent (_out))))
				(_port(_int Clk -1 0 488(_ent (_in))))
				(_port(_int Load -1 0 489(_ent (_in))))
				(_port(_int Shift -1 0 490(_ent (_in))))
				(_port(_int Clear -1 0 491(_ent (_in))))
				(_port(_int SerIn -1 0 492(_ent (_in))))
			)
		)
	)
	(_inst C 0 498(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 500(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 502(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 504(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 506(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 462(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 462(_arch(_uni))))
		(_sig(_int Qout 2 0 462(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 463(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 463(_arch(_uni))))
		(_sig(_int Aout 3 0 463(_arch(_uni))))
		(_sig(_int Load -1 0 464(_arch(_uni))))
		(_sig(_int Shift -1 0 464(_arch(_uni))))
		(_sig(_int AddA -1 0 464(_arch(_uni))))
		(_prcs
			(line__508(_arch 0 0 508(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622452310995 checker
(_unit VHDL(resultcheck 0 519(checker 0 524))
	(_version ve4)
	(_time 1622452310996 2021.05.31 12:11:50)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 683d3b68653e3f7f6c6b2b333d6e6b6e606e6d6e6b)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__528(_arch 0 0 528(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1429          1622452311051 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 548))
	(_version ve4)
	(_time 1622452311052 2021.05.31 12:11:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a6f3f3f1a2f1f1b0ada5b4fcf4a1a3a0afa1a2a1a2)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 549(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 550(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 550(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 551(_arch(_uni((i 2))))))
		(_prcs
			(line__556(_arch 0 0 556(_assignment(_trgt(4))(_sens(4)))))
			(line__557(_arch 1 0 557(_prcs(_wait_for)(_trgt(0)(1)(3))(_sens(5))(_mon)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1868787273 1667592818 1919950964 1668637807 116)
	)
	(_model . arcTB 2 -1)
)
I 000051 55 608           1622452666323 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622452666324 2021.05.31 12:17:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 686c6f68353f387d3e3a7f32386f6c6e6d6e696e3d)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622452666348 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622452666349 2021.05.31 12:17:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8783d78882d3859180d596dcd2818281d1808582d1)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622452666378 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622452666379 2021.05.31 12:17:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a6a3a8f1f6f0f0b3f0f4b1fcf6a1a2a0a3a1aea0f0)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622452666401 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622452666402 2021.05.31 12:17:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b6b2b8e2b1e1b1a0b0e6f0ece6b0b2b0b2b0b3b1b4)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622452666426 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622452666427 2021.05.31 12:17:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d5d1d586d582d2c387d3c48f80d3d1d3d0d2d7d3d3)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1770          1622452666465 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622452666466 2021.05.31 12:17:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f5f1f1a5f9a3a5e0a2fae4afa0f3f1f3f0f2f7f3f7)
	(_ent
		(_time 1622406320810)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 3693          1622452666498 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 149))
	(_version ve4)
	(_time 1622452666499 2021.05.31 12:17:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 14111012144341021713014b441142124013111247)
	(_ent
		(_time 1622406253994)
	)
	(_generate kEqualsOne 0 158(_if 6)
		(_generate andingLoop 0 160(_for 6 )
			(_inst andLoop 0 162(_ent . AND_GATE struct_and)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
			)
			(_object
				(_cnst(_int i 6 0 161(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~131 0 161(_scalar (_dto c 7 i 0))))
			(_prcs
				(line__166(_arch 0 0 166(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 169(_if 8)
		(_generate x_input 0 172(_for 7 )
			(_generate y_input 0 174(_for 8 )
				(_inst andLoop 0 176(_ent . AND_GATE struct_and)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
				)
				(_object
					(_cnst(_int m 8 0 175(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 173(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 175(_scalar (_to i 0 c 9))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 184(_if 10)
			(_generate muliplication 0 187(_for 9 )
				(_inst Adder 0 191(_ent . bit_adder bit_structural)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 11)))
						((cin)(_code 12))
						((sum)(sum(_index 13)))
						((carryout)(cout(_index 14)))
					)
				)
				(_object
					(_cnst(_int i 9 0 188(_arch)))
					(_prcs
						(line__189(_arch 3 0 189(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 15))))(_read(4(_object 5(_index 16)))))))
						(line__190(_arch 4 0 190(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 17)))(6(_object 5)))(_read(4(_object 5(_range 18)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 19)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 188(_scalar (_to i 0 c 20))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 173(_scalar (_to i 0 c 21))))
			(_prcs
				(line__181(_arch 1 0 181(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__182(_arch 2 0 182(_assignment(_trgt(6(0))))))
				(line__200(_arch 5 0 200(_assignment(_trgt(2(_range 22)))(_sens(4(_index 23))(6(_index 24)))(_read(4(_index 25))(6(_index 26))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 143(_ent gms)))
		(_gen(_int k -1 0 143(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 144(_array -2((_dto c 27 i 0)))))
		(_port(_int x 0 0 144(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 145(_array -2((_dto c 28 i 0)))))
		(_port(_int y 1 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 146(_array -2((_dto c 29 i 0)))))
		(_port(_int res 2 0 146(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 151(_array -2((_dto c 30 i 0)))))
		(_type(_int temporary 0 151(_array 3((_dto c 31 i 0)))))
		(_sig(_int allAnds 4 0 153(_arch(_uni))))
		(_sig(_int sum 4 0 153(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 155(_array -2((_dto c 32 i 0)))))
		(_sig(_int cout 5 0 155(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 33 -1)
)
I 000051 55 2090          1622452666612 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622452666613 2021.05.31 12:17:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9194929e95c7c68697c186cbc597c4979496939790)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622452666713 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 270))
	(_version ve4)
	(_time 1622452666714 2021.05.31 12:17:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code efeaeabcbcb9b8f8ebedacb4bae9eee9bae9eee9bc)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__274(_arch 0 0 274(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622452666849 ripple
(_unit VHDL(bist 0 202(ripple 0 292))
	(_version ve4)
	(_time 1622452666850 2021.05.31 12:17:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7b7f717a202d2c6c7e796921237c787c7f7d797d72)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622452667060 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 335))
	(_version ve4)
	(_time 1622452667061 2021.05.31 12:17:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 46424c44161147514114541c414015401540434144)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 336(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 337(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 338(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 338(_arch(_uni))))
		(_prcs
			(line__341(_arch 0 0 341(_assignment(_trgt(6))(_sens(7)))))
			(line__342(_arch 1 0 342(_assignment(_trgt(3))(_sens(7)))))
			(line__343(_arch 2 0 343(_assignment(_trgt(5))(_sens(7)))))
			(line__344(_arch 3 0 344(_assignment(_trgt(4))(_sens(7)))))
			(line__346(_arch 4 0 346(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__369(_arch 5 0 369(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622452667164 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 401))
	(_version ve4)
	(_time 1622452667165 2021.05.31 12:17:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b4b0bce0b4e3e4a2b0b3a6eeb0b2b5b2b0b2b0b2b1)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622452667295 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 423))
	(_version ve4)
	(_time 1622452667296 2021.05.31 12:17:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 31346234356662276563236b653736376436333734)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 424(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 424(_arch(_uni))))
		(_prcs
			(line__426(_arch 0 0 426(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__438(_arch 1 0 438(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622452667526 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 458))
	(_version ve4)
	(_time 1622452667527 2021.05.31 12:17:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1b1e4a1d4d4c4e0d181d0e44481e4d1d4f1c1e1d48)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 468(_ent((i 2)))))
				(_port(_int Clk -1 0 469(_ent (_in))))
				(_port(_int Q0 -1 0 470(_ent (_in))))
				(_port(_int Start -1 0 471(_ent (_in))))
				(_port(_int Load -1 0 472(_ent (_out))))
				(_port(_int Shift -1 0 473(_ent (_out))))
				(_port(_int AddA -1 0 474(_ent (_out))))
				(_port(_int Done -1 0 475(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 479(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 480(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 480(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 481(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 481(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 485(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 486(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 486(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 487(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 487(_ent (_out))))
				(_port(_int Clk -1 0 488(_ent (_in))))
				(_port(_int Load -1 0 489(_ent (_in))))
				(_port(_int Shift -1 0 490(_ent (_in))))
				(_port(_int Clear -1 0 491(_ent (_in))))
				(_port(_int SerIn -1 0 492(_ent (_in))))
			)
		)
	)
	(_inst C 0 498(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 500(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 502(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 504(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 506(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 462(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 462(_arch(_uni))))
		(_sig(_int Qout 2 0 462(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 463(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 463(_arch(_uni))))
		(_sig(_int Aout 3 0 463(_arch(_uni))))
		(_sig(_int Load -1 0 464(_arch(_uni))))
		(_sig(_int Shift -1 0 464(_arch(_uni))))
		(_sig(_int AddA -1 0 464(_arch(_uni))))
		(_prcs
			(line__508(_arch 0 0 508(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622452667643 checker
(_unit VHDL(resultcheck 0 519(checker 0 524))
	(_version ve4)
	(_time 1622452667644 2021.05.31 12:17:47)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 989dc89795cecf8f9c9bdbc3cd9e9b9e909e9d9e9b)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__528(_arch 0 0 528(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000051 55 608           1622452703073 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622452703074 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f6a2f2a6a5a1a6e3a0a4e1aca6f1f2f0f3f0f7f0a3)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622452703094 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622452703095 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 06525601025204100154175d530003005001040350)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622452703128 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622452703129 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 34613a31666262216266236e6433303231333c3262)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622452703137 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622452703138 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 34603a31316333223264726e643230323032313336)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622452703154 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622452703155 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 44104447451343521642551e114240424143464242)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1770          1622452703176 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622452703177 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6337676369353376346c7239366567656664616561)
	(_ent
		(_time 1622406320810)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 3693          1622452703203 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 149))
	(_version ve4)
	(_time 1622452703204 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 73267673742426657074662c237625752774767520)
	(_ent
		(_time 1622406253994)
	)
	(_generate kEqualsOne 0 158(_if 6)
		(_generate andingLoop 0 160(_for 6 )
			(_inst andLoop 0 162(_ent . AND_GATE struct_and)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
			)
			(_object
				(_cnst(_int i 6 0 161(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~131 0 161(_scalar (_dto c 7 i 0))))
			(_prcs
				(line__166(_arch 0 0 166(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 169(_if 8)
		(_generate x_input 0 172(_for 7 )
			(_generate y_input 0 174(_for 8 )
				(_inst andLoop 0 176(_ent . AND_GATE struct_and)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
				)
				(_object
					(_cnst(_int m 8 0 175(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 173(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 175(_scalar (_to i 0 c 9))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 184(_if 10)
			(_generate muliplication 0 187(_for 9 )
				(_inst Adder 0 191(_ent . bit_adder bit_structural)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 11)))
						((cin)(_code 12))
						((sum)(sum(_index 13)))
						((carryout)(cout(_index 14)))
					)
				)
				(_object
					(_cnst(_int i 9 0 188(_arch)))
					(_prcs
						(line__189(_arch 3 0 189(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 15))))(_read(4(_object 5(_index 16)))))))
						(line__190(_arch 4 0 190(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 17)))(6(_object 5)))(_read(4(_object 5(_range 18)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 19)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 188(_scalar (_to i 0 c 20))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 173(_scalar (_to i 0 c 21))))
			(_prcs
				(line__181(_arch 1 0 181(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__182(_arch 2 0 182(_assignment(_trgt(6(0))))))
				(line__200(_arch 5 0 200(_assignment(_trgt(2(_range 22)))(_sens(4(_index 23))(6(_index 24)))(_read(4(_index 25))(6(_index 26))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 143(_ent gms)))
		(_gen(_int k -1 0 143(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 144(_array -2((_dto c 27 i 0)))))
		(_port(_int x 0 0 144(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 145(_array -2((_dto c 28 i 0)))))
		(_port(_int y 1 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 146(_array -2((_dto c 29 i 0)))))
		(_port(_int res 2 0 146(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 151(_array -2((_dto c 30 i 0)))))
		(_type(_int temporary 0 151(_array 3((_dto c 31 i 0)))))
		(_sig(_int allAnds 4 0 153(_arch(_uni))))
		(_sig(_int sum 4 0 153(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 155(_array -2((_dto c 32 i 0)))))
		(_sig(_int cout 5 0 155(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 33 -1)
)
I 000051 55 2090          1622452703260 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622452703261 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b1e4b3e5b5e7e6a6b7e1a6ebe5b7e4b7b4b6b3b7b0)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622452703276 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 270))
	(_version ve4)
	(_time 1622452703277 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c194c594c59796d6c5c3829a94c7c0c794c7c0c792)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__274(_arch 0 0 274(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622452703297 ripple
(_unit VHDL(bist 0 202(ripple 0 292))
	(_version ve4)
	(_time 1622452703298 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d185d583d98786c6d4d3c38b89d6d2d6d5d7d3d7d8)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622452703331 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 335))
	(_version ve4)
	(_time 1622452703332 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 00540406565701170752125a070653065306050702)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 336(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 337(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 338(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 338(_arch(_uni))))
		(_prcs
			(line__341(_arch 0 0 341(_assignment(_trgt(6))(_sens(7)))))
			(line__342(_arch 1 0 342(_assignment(_trgt(3))(_sens(7)))))
			(line__343(_arch 2 0 343(_assignment(_trgt(5))(_sens(7)))))
			(line__344(_arch 3 0 344(_assignment(_trgt(4))(_sens(7)))))
			(line__346(_arch 4 0 346(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__369(_arch 5 0 369(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622452703363 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 401))
	(_version ve4)
	(_time 1622452703364 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1f4b19184d484f091b180d451b191e191b191b191a)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622452703374 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 423))
	(_version ve4)
	(_time 1622452703375 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1f4a1a184c484c094b4d0d454b1918194a181d191a)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 424(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 424(_arch(_uni))))
		(_prcs
			(line__426(_arch 0 0 426(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__438(_arch 1 0 438(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622452703419 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 458))
	(_version ve4)
	(_time 1622452703420 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4e1b4a4d1f191b584d485b111d4b18481a494b481d)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 468(_ent((i 2)))))
				(_port(_int Clk -1 0 469(_ent (_in))))
				(_port(_int Q0 -1 0 470(_ent (_in))))
				(_port(_int Start -1 0 471(_ent (_in))))
				(_port(_int Load -1 0 472(_ent (_out))))
				(_port(_int Shift -1 0 473(_ent (_out))))
				(_port(_int AddA -1 0 474(_ent (_out))))
				(_port(_int Done -1 0 475(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 479(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 480(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 480(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 481(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 481(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 485(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 486(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 486(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 487(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 487(_ent (_out))))
				(_port(_int Clk -1 0 488(_ent (_in))))
				(_port(_int Load -1 0 489(_ent (_in))))
				(_port(_int Shift -1 0 490(_ent (_in))))
				(_port(_int Clear -1 0 491(_ent (_in))))
				(_port(_int SerIn -1 0 492(_ent (_in))))
			)
		)
	)
	(_inst C 0 498(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 500(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 502(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 504(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 506(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 462(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 462(_arch(_uni))))
		(_sig(_int Qout 2 0 462(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 463(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 463(_arch(_uni))))
		(_sig(_int Aout 3 0 463(_arch(_uni))))
		(_sig(_int Load -1 0 464(_arch(_uni))))
		(_sig(_int Shift -1 0 464(_arch(_uni))))
		(_sig(_int AddA -1 0 464(_arch(_uni))))
		(_prcs
			(line__508(_arch 0 0 508(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622452703438 checker
(_unit VHDL(resultcheck 0 519(checker 0 524))
	(_version ve4)
	(_time 1622452703439 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5d08585e0c0b0a4a595e1e06085b5e5b555b585b5e)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__528(_arch 0 0 528(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1418          1622452703468 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 548))
	(_version ve4)
	(_time 1622452703469 2021.05.31 12:18:23)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7d287e7c2b2a2a6b767f6f272f7a787b747a797a79)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 549(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 550(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 550(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 551(_arch(_uni((i 2))))))
		(_prcs
			(line__556(_arch 0 0 556(_assignment(_trgt(4))(_sens(4)))))
			(line__557(_arch 1 0 557(_prcs(_trgt(0)(1)(3))(_sens(5))(_mon)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1868787273 1667592818 1919950964 1668637807 116)
	)
	(_model . arcTB 2 -1)
)
I 000051 55 608           1622452717215 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622452717216 2021.05.31 12:18:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 336066366564632665612469633437353635323566)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622452717240 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622452717241 2021.05.31 12:18:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 520150505206504455004309075457540455505704)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622452717258 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622452717259 2021.05.31 12:18:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 61333d61363737743733763b316665676466696737)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622452717269 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622452717270 2021.05.31 12:18:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 71222d70712676677721372b217775777577747673)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622452717287 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622452717288 2021.05.31 12:18:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 81d2d38e85d68697d38790dbd48785878486838787)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1770          1622452717344 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622452717345 2021.05.31 12:18:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b0e3e6e4b9e6e0a5e7bfa1eae5b6b4b6b5b7b2b6b2)
	(_ent
		(_time 1622406320810)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 3693          1622452717453 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 149))
	(_version ve4)
	(_time 1622452717454 2021.05.31 12:18:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1d4f4b1b4d4a480b1e1a08424d184b1b491a181b4e)
	(_ent
		(_time 1622406253994)
	)
	(_generate kEqualsOne 0 158(_if 6)
		(_generate andingLoop 0 160(_for 6 )
			(_inst andLoop 0 162(_ent . AND_GATE struct_and)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
			)
			(_object
				(_cnst(_int i 6 0 161(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~131 0 161(_scalar (_dto c 7 i 0))))
			(_prcs
				(line__166(_arch 0 0 166(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 169(_if 8)
		(_generate x_input 0 172(_for 7 )
			(_generate y_input 0 174(_for 8 )
				(_inst andLoop 0 176(_ent . AND_GATE struct_and)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
				)
				(_object
					(_cnst(_int m 8 0 175(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 173(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 175(_scalar (_to i 0 c 9))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 184(_if 10)
			(_generate muliplication 0 187(_for 9 )
				(_inst Adder 0 191(_ent . bit_adder bit_structural)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 11)))
						((cin)(_code 12))
						((sum)(sum(_index 13)))
						((carryout)(cout(_index 14)))
					)
				)
				(_object
					(_cnst(_int i 9 0 188(_arch)))
					(_prcs
						(line__189(_arch 3 0 189(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 15))))(_read(4(_object 5(_index 16)))))))
						(line__190(_arch 4 0 190(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 17)))(6(_object 5)))(_read(4(_object 5(_range 18)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 19)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 188(_scalar (_to i 0 c 20))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 173(_scalar (_to i 0 c 21))))
			(_prcs
				(line__181(_arch 1 0 181(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__182(_arch 2 0 182(_assignment(_trgt(6(0))))))
				(line__200(_arch 5 0 200(_assignment(_trgt(2(_range 22)))(_sens(4(_index 23))(6(_index 24)))(_read(4(_index 25))(6(_index 26))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 143(_ent gms)))
		(_gen(_int k -1 0 143(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 144(_array -2((_dto c 27 i 0)))))
		(_port(_int x 0 0 144(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 145(_array -2((_dto c 28 i 0)))))
		(_port(_int y 1 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 146(_array -2((_dto c 29 i 0)))))
		(_port(_int res 2 0 146(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 151(_array -2((_dto c 30 i 0)))))
		(_type(_int temporary 0 151(_array 3((_dto c 31 i 0)))))
		(_sig(_int allAnds 4 0 153(_arch(_uni))))
		(_sig(_int sum 4 0 153(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 155(_array -2((_dto c 32 i 0)))))
		(_sig(_int cout 5 0 155(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 33 -1)
)
I 000051 55 2090          1622452717602 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622452717603 2021.05.31 12:18:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b9ebe8edb5efeeaebfe9aee3edbfecbfbcbebbbfb8)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622452717667 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 270))
	(_version ve4)
	(_time 1622452717668 2021.05.31 12:18:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f8aaafa8f5aeafeffcfabba3adfef9feadfef9feab)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__274(_arch 0 0 274(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622452717757 ripple
(_unit VHDL(bist 0 202(ripple 0 292))
	(_version ve4)
	(_time 1622452717758 2021.05.31 12:18:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 55060156590302425057470f0d525652515357535c)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622452717908 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 335))
	(_version ve4)
	(_time 1622452717909 2021.05.31 12:18:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f2a1a7a2a6a5f3e5f5a0e0a8f5f4a1f4a1f4f7f5f0)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 336(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 337(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 338(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 338(_arch(_uni))))
		(_prcs
			(line__341(_arch 0 0 341(_assignment(_trgt(6))(_sens(7)))))
			(line__342(_arch 1 0 342(_assignment(_trgt(3))(_sens(7)))))
			(line__343(_arch 2 0 343(_assignment(_trgt(5))(_sens(7)))))
			(line__344(_arch 3 0 344(_assignment(_trgt(4))(_sens(7)))))
			(line__346(_arch 4 0 346(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__369(_arch 5 0 369(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622452717995 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 401))
	(_version ve4)
	(_time 1622452717996 2021.05.31 12:18:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 40104142441710564447521a444641464446444645)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622452718087 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 423))
	(_version ve4)
	(_time 1622452718088 2021.05.31 12:18:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9ecf9c91cec9cd88cacc8cc4ca989998cb999c989b)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 424(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 424(_arch(_uni))))
		(_prcs
			(line__426(_arch 0 0 426(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__438(_arch 1 0 438(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622452718250 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 458))
	(_version ve4)
	(_time 1622452718251 2021.05.31 12:18:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3a6b383e6f6d6f2c393c2f65693f6c3c6e3d3f3c69)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 468(_ent((i 2)))))
				(_port(_int Clk -1 0 469(_ent (_in))))
				(_port(_int Q0 -1 0 470(_ent (_in))))
				(_port(_int Start -1 0 471(_ent (_in))))
				(_port(_int Load -1 0 472(_ent (_out))))
				(_port(_int Shift -1 0 473(_ent (_out))))
				(_port(_int AddA -1 0 474(_ent (_out))))
				(_port(_int Done -1 0 475(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 479(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 480(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 480(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 481(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 481(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 485(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 486(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 486(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 487(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 487(_ent (_out))))
				(_port(_int Clk -1 0 488(_ent (_in))))
				(_port(_int Load -1 0 489(_ent (_in))))
				(_port(_int Shift -1 0 490(_ent (_in))))
				(_port(_int Clear -1 0 491(_ent (_in))))
				(_port(_int SerIn -1 0 492(_ent (_in))))
			)
		)
	)
	(_inst C 0 498(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 500(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 502(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 504(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 506(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 462(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 462(_arch(_uni))))
		(_sig(_int Qout 2 0 462(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 463(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 463(_arch(_uni))))
		(_sig(_int Aout 3 0 463(_arch(_uni))))
		(_sig(_int Load -1 0 464(_arch(_uni))))
		(_sig(_int Shift -1 0 464(_arch(_uni))))
		(_sig(_int AddA -1 0 464(_arch(_uni))))
		(_prcs
			(line__508(_arch 0 0 508(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622452718310 checker
(_unit VHDL(resultcheck 0 519(checker 0 524))
	(_version ve4)
	(_time 1622452718311 2021.05.31 12:18:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 78297b79752e2f6f7c7b3b232d7e7b7e707e7d7e7b)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__528(_arch 0 0 528(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1418          1622452718415 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 548))
	(_version ve4)
	(_time 1622452718416 2021.05.31 12:18:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e6b7e3b5e2b1b1f0ede6f4bcb4e1e3e0efe1e2e1e2)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 549(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 550(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 550(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 551(_arch(_uni((i 2))))))
		(_prcs
			(line__556(_arch 0 0 556(_assignment(_trgt(4))(_sens(4)))))
			(line__557(_arch 1 0 557(_prcs(_trgt(0)(1)(3))(_sens(5))(_mon)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1868787273 1667592818 1919950964 1668637807 116)
	)
	(_model . arcTB 2 -1)
)
I 000051 55 608           1622452772176 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622452772177 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ebbee9b8ecbcbbfebdb9fcb1bbecefedeeedeaedbe)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622452772195 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622452772196 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code fbaeaeaaabaff9edfca9eaa0aefdfefdadfcf9fead)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622452772247 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622452772248 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2a7e262e2d7c7c3f7c783d707a2d2e2c2f2d222c7c)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622452772302 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622452772303 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 683d6468613f6f7e6e382e32386e6c6e6c6e6d6f6a)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622452772324 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622452772325 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 782d7a78752f7f6e2a7e69222d7e7c7e7d7f7a7e7e)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1770          1622452772361 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622452772362 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a7f2a1f0a9f1f7b2f0a8b6fdf2a1a3a1a2a0a5a1a5)
	(_ent
		(_time 1622406320810)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 3693          1622452772444 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 149))
	(_version ve4)
	(_time 1622452772445 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f5a1f2a4f4a2a0e3f6f2e0aaa5f0a3f3a1f2f0f3a6)
	(_ent
		(_time 1622406253994)
	)
	(_generate kEqualsOne 0 158(_if 6)
		(_generate andingLoop 0 160(_for 6 )
			(_inst andLoop 0 162(_ent . AND_GATE struct_and)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
			)
			(_object
				(_cnst(_int i 6 0 161(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~131 0 161(_scalar (_dto c 7 i 0))))
			(_prcs
				(line__166(_arch 0 0 166(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 169(_if 8)
		(_generate x_input 0 172(_for 7 )
			(_generate y_input 0 174(_for 8 )
				(_inst andLoop 0 176(_ent . AND_GATE struct_and)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
				)
				(_object
					(_cnst(_int m 8 0 175(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 173(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 175(_scalar (_to i 0 c 9))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 184(_if 10)
			(_generate muliplication 0 187(_for 9 )
				(_inst Adder 0 191(_ent . bit_adder bit_structural)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 11)))
						((cin)(_code 12))
						((sum)(sum(_index 13)))
						((carryout)(cout(_index 14)))
					)
				)
				(_object
					(_cnst(_int i 9 0 188(_arch)))
					(_prcs
						(line__189(_arch 3 0 189(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 15))))(_read(4(_object 5(_index 16)))))))
						(line__190(_arch 4 0 190(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 17)))(6(_object 5)))(_read(4(_object 5(_range 18)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 19)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 188(_scalar (_to i 0 c 20))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 173(_scalar (_to i 0 c 21))))
			(_prcs
				(line__181(_arch 1 0 181(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__182(_arch 2 0 182(_assignment(_trgt(6(0))))))
				(line__200(_arch 5 0 200(_assignment(_trgt(2(_range 22)))(_sens(4(_index 23))(6(_index 24)))(_read(4(_index 25))(6(_index 26))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 143(_ent gms)))
		(_gen(_int k -1 0 143(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 144(_array -2((_dto c 27 i 0)))))
		(_port(_int x 0 0 144(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 145(_array -2((_dto c 28 i 0)))))
		(_port(_int y 1 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 146(_array -2((_dto c 29 i 0)))))
		(_port(_int res 2 0 146(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 151(_array -2((_dto c 30 i 0)))))
		(_type(_int temporary 0 151(_array 3((_dto c 31 i 0)))))
		(_sig(_int allAnds 4 0 153(_arch(_uni))))
		(_sig(_int sum 4 0 153(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 155(_array -2((_dto c 32 i 0)))))
		(_sig(_int cout 5 0 155(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 33 -1)
)
I 000051 55 2090          1622452772543 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622452772544 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 530752505505044455034409075506555654515552)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622452772576 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 270))
	(_version ve4)
	(_time 1622452772577 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 722675737524256576703129277473742774737421)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__274(_arch 0 0 274(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622452772664 ripple
(_unit VHDL(bist 0 202(ripple 0 292))
	(_version ve4)
	(_time 1622452772665 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d085d782d98687c7d5d2c28a88d7d3d7d4d6d2d6d9)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622452772734 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 335))
	(_version ve4)
	(_time 1622452772735 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0e5b0b080d590f19095c1c5409085d085d080b090c)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 336(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 337(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 338(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 338(_arch(_uni))))
		(_prcs
			(line__341(_arch 0 0 341(_assignment(_trgt(6))(_sens(7)))))
			(line__342(_arch 1 0 342(_assignment(_trgt(3))(_sens(7)))))
			(line__343(_arch 2 0 343(_assignment(_trgt(5))(_sens(7)))))
			(line__344(_arch 3 0 344(_assignment(_trgt(4))(_sens(7)))))
			(line__346(_arch 4 0 346(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__369(_arch 5 0 369(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622452772775 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 401))
	(_version ve4)
	(_time 1622452772776 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3d683a386d6a6d2b393a2f67393b3c3b393b393b38)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622452772817 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 423))
	(_version ve4)
	(_time 1622452772818 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6c38686c3a3b3f7a383e7e36386a6b6a396b6e6a69)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 424(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 424(_arch(_uni))))
		(_prcs
			(line__426(_arch 0 0 426(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__438(_arch 1 0 438(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622452772874 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 458))
	(_version ve4)
	(_time 1622452772875 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9bcf9e95cdccce8d989d8ec4c89ecd9dcf9c9e9dc8)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 468(_ent((i 2)))))
				(_port(_int Clk -1 0 469(_ent (_in))))
				(_port(_int Q0 -1 0 470(_ent (_in))))
				(_port(_int Start -1 0 471(_ent (_in))))
				(_port(_int Load -1 0 472(_ent (_out))))
				(_port(_int Shift -1 0 473(_ent (_out))))
				(_port(_int AddA -1 0 474(_ent (_out))))
				(_port(_int Done -1 0 475(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 479(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 480(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 480(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 481(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 481(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 485(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 486(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 486(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 487(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 487(_ent (_out))))
				(_port(_int Clk -1 0 488(_ent (_in))))
				(_port(_int Load -1 0 489(_ent (_in))))
				(_port(_int Shift -1 0 490(_ent (_in))))
				(_port(_int Clear -1 0 491(_ent (_in))))
				(_port(_int SerIn -1 0 492(_ent (_in))))
			)
		)
	)
	(_inst C 0 498(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 500(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 502(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 504(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 506(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 462(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 462(_arch(_uni))))
		(_sig(_int Qout 2 0 462(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 463(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 463(_arch(_uni))))
		(_sig(_int Aout 3 0 463(_arch(_uni))))
		(_sig(_int Load -1 0 464(_arch(_uni))))
		(_sig(_int Shift -1 0 464(_arch(_uni))))
		(_sig(_int AddA -1 0 464(_arch(_uni))))
		(_prcs
			(line__508(_arch 0 0 508(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622452772892 checker
(_unit VHDL(resultcheck 0 519(checker 0 524))
	(_version ve4)
	(_time 1622452772893 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code baeebeeeeeecedadbeb9f9e1efbcb9bcb2bcbfbcb9)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__528(_arch 0 0 528(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1418          1622452772953 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 548))
	(_version ve4)
	(_time 1622452772954 2021.05.31 12:19:32)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e9bdebbae2bebeffe2e9fbb3bbeeecefe0eeedeeed)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 549(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 550(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 550(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 551(_arch(_uni((i 2))))))
		(_prcs
			(line__556(_arch 0 0 556(_assignment(_trgt(4))(_sens(4)))))
			(line__557(_arch 1 0 557(_prcs(_trgt(0)(1)(3))(_sens(5))(_mon)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1868787273 1667592818 1919950964 1668637807 116)
	)
	(_model . arcTB 2 -1)
)
I 000051 55 608           1622452804553 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622452804554 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 626061623535327734307538326566646764636437)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622452804568 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622452804569 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 727026727226706475206329277477742475707724)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622452804583 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622452804584 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8281888cd6d4d497d4d095d8d285868487858a84d4)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622452804609 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622452804610 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 91939b9e91c6968797c1d7cbc19795979597949693)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622452804618 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622452804619 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a1a3a5f7a5f6a6b7f3a7b0fbf4a7a5a7a4a6a3a7a7)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1770          1622452804638 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622452804639 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b0b2b0e4b9e6e0a5e7bfa1eae5b6b4b6b5b7b2b6b2)
	(_ent
		(_time 1622406320810)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 3693          1622452804690 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 149))
	(_version ve4)
	(_time 1622452804691 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code efeceebdbdb8baf9ece8fab0bfeab9e9bbe8eae9bc)
	(_ent
		(_time 1622406253994)
	)
	(_generate kEqualsOne 0 158(_if 6)
		(_generate andingLoop 0 160(_for 6 )
			(_inst andLoop 0 162(_ent . AND_GATE struct_and)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
			)
			(_object
				(_cnst(_int i 6 0 161(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~131 0 161(_scalar (_dto c 7 i 0))))
			(_prcs
				(line__166(_arch 0 0 166(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 169(_if 8)
		(_generate x_input 0 172(_for 7 )
			(_generate y_input 0 174(_for 8 )
				(_inst andLoop 0 176(_ent . AND_GATE struct_and)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
				)
				(_object
					(_cnst(_int m 8 0 175(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 173(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 175(_scalar (_to i 0 c 9))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 184(_if 10)
			(_generate muliplication 0 187(_for 9 )
				(_inst Adder 0 191(_ent . bit_adder bit_structural)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 11)))
						((cin)(_code 12))
						((sum)(sum(_index 13)))
						((carryout)(cout(_index 14)))
					)
				)
				(_object
					(_cnst(_int i 9 0 188(_arch)))
					(_prcs
						(line__189(_arch 3 0 189(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 15))))(_read(4(_object 5(_index 16)))))))
						(line__190(_arch 4 0 190(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 17)))(6(_object 5)))(_read(4(_object 5(_range 18)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 19)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 188(_scalar (_to i 0 c 20))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 173(_scalar (_to i 0 c 21))))
			(_prcs
				(line__181(_arch 1 0 181(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__182(_arch 2 0 182(_assignment(_trgt(6(0))))))
				(line__200(_arch 5 0 200(_assignment(_trgt(2(_range 22)))(_sens(4(_index 23))(6(_index 24)))(_read(4(_index 25))(6(_index 26))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 143(_ent gms)))
		(_gen(_int k -1 0 143(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 144(_array -2((_dto c 27 i 0)))))
		(_port(_int x 0 0 144(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 145(_array -2((_dto c 28 i 0)))))
		(_port(_int y 1 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 146(_array -2((_dto c 29 i 0)))))
		(_port(_int res 2 0 146(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 151(_array -2((_dto c 30 i 0)))))
		(_type(_int temporary 0 151(_array 3((_dto c 31 i 0)))))
		(_sig(_int allAnds 4 0 153(_arch(_uni))))
		(_sig(_int sum 4 0 153(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 155(_array -2((_dto c 32 i 0)))))
		(_sig(_int cout 5 0 155(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 33 -1)
)
I 000051 55 2090          1622452804743 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622452804744 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1e1d19194e484909184e09444a184b181b191c181f)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622452804760 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 270))
	(_version ve4)
	(_time 1622452804761 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2d2e2c297c7b7a3a292f6e76782b2c2b782b2c2b7e)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__274(_arch 0 0 274(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622452804809 ripple
(_unit VHDL(bist 0 202(ripple 0 292))
	(_version ve4)
	(_time 1622452804810 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5c5e5d5f060a0b4b595e4e06045b5f5b585a5e5a55)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622452804844 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 335))
	(_version ve4)
	(_time 1622452804845 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7c7e7c7d792b7d6b7b2e6e267b7a2f7a2f7a797b7e)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 336(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 337(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 338(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 338(_arch(_uni))))
		(_prcs
			(line__341(_arch 0 0 341(_assignment(_trgt(6))(_sens(7)))))
			(line__342(_arch 1 0 342(_assignment(_trgt(3))(_sens(7)))))
			(line__343(_arch 2 0 343(_assignment(_trgt(5))(_sens(7)))))
			(line__344(_arch 3 0 344(_assignment(_trgt(4))(_sens(7)))))
			(line__346(_arch 4 0 346(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__369(_arch 5 0 369(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622452804866 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 401))
	(_version ve4)
	(_time 1622452804867 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9b999994cdcccb8d9f9c89c19f9d9a9d9f9d9f9d9e)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622452804888 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 423))
	(_version ve4)
	(_time 1622452804889 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code aaa9abfdfefdf9bcfef8b8f0feacadacffada8acaf)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 424(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 424(_arch(_uni))))
		(_prcs
			(line__426(_arch 0 0 426(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__438(_arch 1 0 438(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622452804917 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 458))
	(_version ve4)
	(_time 1622452804918 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code cac9ca9e9f9d9fdcc9ccdf9599cf9ccc9ecdcfcc99)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 468(_ent((i 2)))))
				(_port(_int Clk -1 0 469(_ent (_in))))
				(_port(_int Q0 -1 0 470(_ent (_in))))
				(_port(_int Start -1 0 471(_ent (_in))))
				(_port(_int Load -1 0 472(_ent (_out))))
				(_port(_int Shift -1 0 473(_ent (_out))))
				(_port(_int AddA -1 0 474(_ent (_out))))
				(_port(_int Done -1 0 475(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 479(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 480(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 480(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 481(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 481(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 485(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 486(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 486(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 487(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 487(_ent (_out))))
				(_port(_int Clk -1 0 488(_ent (_in))))
				(_port(_int Load -1 0 489(_ent (_in))))
				(_port(_int Shift -1 0 490(_ent (_in))))
				(_port(_int Clear -1 0 491(_ent (_in))))
				(_port(_int SerIn -1 0 492(_ent (_in))))
			)
		)
	)
	(_inst C 0 498(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 500(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 502(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 504(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 506(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 462(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 462(_arch(_uni))))
		(_sig(_int Qout 2 0 462(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 463(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 463(_arch(_uni))))
		(_sig(_int Aout 3 0 463(_arch(_uni))))
		(_sig(_int Load -1 0 464(_arch(_uni))))
		(_sig(_int Shift -1 0 464(_arch(_uni))))
		(_sig(_int AddA -1 0 464(_arch(_uni))))
		(_prcs
			(line__508(_arch 0 0 508(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622452804927 checker
(_unit VHDL(resultcheck 0 519(checker 0 524))
	(_version ve4)
	(_time 1622452804928 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d9dad88bd58f8eceddda9a828cdfdadfd1dfdcdfda)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__528(_arch 0 0 528(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1418          1622452804958 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 548))
	(_version ve4)
	(_time 1622452804959 2021.05.31 12:20:04)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f9fafea9f2aeaeeff2f9eba3abfefcfff0fefdfefd)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 549(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 550(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 550(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 551(_arch(_uni((i 2))))))
		(_prcs
			(line__556(_arch 0 0 556(_assignment(_trgt(4))(_sens(4)))))
			(line__557(_arch 1 0 557(_prcs(_trgt(0)(1)(3))(_sens(5))(_mon)(_read(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1868787273 1667592818 1919950964 1668637807 116)
	)
	(_model . arcTB 2 -1)
)
I 000051 55 608           1622469694194 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622469694195 2021.05.31 17:01:34)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8bdb83858cdcdb9eddd99cd1db8c8f8d8e8d8a8dde)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622469694271 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622469694272 2021.05.31 17:01:34)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c999969dc29dcbdfce9bd8929ccfcccf9fcecbcc9f)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622469694334 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622469694335 2021.05.31 17:01:34)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1849411f464e4e0d4e4a0f42481f1c1e1d1f101e4e)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622469694399 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622469694400 2021.05.31 17:01:34)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 56060f55510151405006100c065052505250535154)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622469694452 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622469694453 2021.05.31 17:01:34)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 85d5d28a85d28293d78394dfd08381838082878383)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1770          1622469694526 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622469694527 2021.05.31 17:01:34)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d3838081d98583c684dcc28986d5d7d5d6d4d1d5d1)
	(_ent
		(_time 1622406320810)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 3693          1622469694610 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 149))
	(_version ve4)
	(_time 1622469694611 2021.05.31 17:01:34)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 21707024247674372226347e712477277526242772)
	(_ent
		(_time 1622406253994)
	)
	(_generate kEqualsOne 0 158(_if 6)
		(_generate andingLoop 0 160(_for 6 )
			(_inst andLoop 0 162(_ent . AND_GATE struct_and)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
			)
			(_object
				(_cnst(_int i 6 0 161(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~131 0 161(_scalar (_dto c 7 i 0))))
			(_prcs
				(line__166(_arch 0 0 166(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 169(_if 8)
		(_generate x_input 0 172(_for 7 )
			(_generate y_input 0 174(_for 8 )
				(_inst andLoop 0 176(_ent . AND_GATE struct_and)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
				)
				(_object
					(_cnst(_int m 8 0 175(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 173(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 175(_scalar (_to i 0 c 9))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 184(_if 10)
			(_generate muliplication 0 187(_for 9 )
				(_inst Adder 0 191(_ent . bit_adder bit_structural)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 11)))
						((cin)(_code 12))
						((sum)(sum(_index 13)))
						((carryout)(cout(_index 14)))
					)
				)
				(_object
					(_cnst(_int i 9 0 188(_arch)))
					(_prcs
						(line__189(_arch 3 0 189(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 15))))(_read(4(_object 5(_index 16)))))))
						(line__190(_arch 4 0 190(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 17)))(6(_object 5)))(_read(4(_object 5(_range 18)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 19)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 188(_scalar (_to i 0 c 20))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 173(_scalar (_to i 0 c 21))))
			(_prcs
				(line__181(_arch 1 0 181(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__182(_arch 2 0 182(_assignment(_trgt(6(0))))))
				(line__200(_arch 5 0 200(_assignment(_trgt(2(_range 22)))(_sens(4(_index 23))(6(_index 24)))(_read(4(_index 25))(6(_index 26))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 143(_ent gms)))
		(_gen(_int k -1 0 143(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 144(_array -2((_dto c 27 i 0)))))
		(_port(_int x 0 0 144(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 145(_array -2((_dto c 28 i 0)))))
		(_port(_int y 1 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 146(_array -2((_dto c 29 i 0)))))
		(_port(_int res 2 0 146(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 151(_array -2((_dto c 30 i 0)))))
		(_type(_int temporary 0 151(_array 3((_dto c 31 i 0)))))
		(_sig(_int allAnds 4 0 153(_arch(_uni))))
		(_sig(_int sum 4 0 153(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 155(_array -2((_dto c 32 i 0)))))
		(_sig(_int cout 5 0 155(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 33 -1)
)
I 000051 55 2090          1622469694731 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622469694732 2021.05.31 17:01:34)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9ecfc891cec8c98998ce89c4ca98cb989b999c989f)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622469694813 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 270))
	(_version ve4)
	(_time 1622469694814 2021.05.31 17:01:34)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ecbdbcbfbababbfbe8eeafb7b9eaedeab9eaedeabf)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__274(_arch 0 0 274(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622469694882 ripple
(_unit VHDL(bist 0 202(ripple 0 292))
	(_version ve4)
	(_time 1622469694883 2021.05.31 17:01:34)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3a6a6b3f626c6d2d3f382860623d393d3e3c383c33)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622469695019 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 335))
	(_version ve4)
	(_time 1622469695020 2021.05.31 17:01:35)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c79797929690c6d0c095d59dc0c194c194c1c2c0c5)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 336(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 337(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 338(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 338(_arch(_uni))))
		(_prcs
			(line__341(_arch 0 0 341(_assignment(_trgt(6))(_sens(7)))))
			(line__342(_arch 1 0 342(_assignment(_trgt(3))(_sens(7)))))
			(line__343(_arch 2 0 343(_assignment(_trgt(5))(_sens(7)))))
			(line__344(_arch 3 0 344(_assignment(_trgt(4))(_sens(7)))))
			(line__346(_arch 4 0 346(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__369(_arch 5 0 369(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622469695095 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 401))
	(_version ve4)
	(_time 1622469695096 2021.05.31 17:01:35)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 06565300045156100201145c020007000200020003)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622469695178 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 423))
	(_version ve4)
	(_time 1622469695179 2021.05.31 17:01:35)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 54050257550307420006460e005253520153565251)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 424(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 424(_arch(_uni))))
		(_prcs
			(line__426(_arch 0 0 426(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__438(_arch 1 0 438(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622469695306 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 458))
	(_version ve4)
	(_time 1622469695307 2021.05.31 17:01:35)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e0b1b7b2e4b7b5f6e3e6f5bfb3e5b6e6b4e7e5e6b3)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 468(_ent((i 2)))))
				(_port(_int Clk -1 0 469(_ent (_in))))
				(_port(_int Q0 -1 0 470(_ent (_in))))
				(_port(_int Start -1 0 471(_ent (_in))))
				(_port(_int Load -1 0 472(_ent (_out))))
				(_port(_int Shift -1 0 473(_ent (_out))))
				(_port(_int AddA -1 0 474(_ent (_out))))
				(_port(_int Done -1 0 475(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 479(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 480(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 480(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 481(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 481(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 485(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 486(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 486(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 487(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 487(_ent (_out))))
				(_port(_int Clk -1 0 488(_ent (_in))))
				(_port(_int Load -1 0 489(_ent (_in))))
				(_port(_int Shift -1 0 490(_ent (_in))))
				(_port(_int Clear -1 0 491(_ent (_in))))
				(_port(_int SerIn -1 0 492(_ent (_in))))
			)
		)
	)
	(_inst C 0 498(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 500(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 502(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 504(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 506(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 462(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 462(_arch(_uni))))
		(_sig(_int Qout 2 0 462(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 463(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 463(_arch(_uni))))
		(_sig(_int Aout 3 0 463(_arch(_uni))))
		(_sig(_int Load -1 0 464(_arch(_uni))))
		(_sig(_int Shift -1 0 464(_arch(_uni))))
		(_sig(_int AddA -1 0 464(_arch(_uni))))
		(_prcs
			(line__508(_arch 0 0 508(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622469695383 checker
(_unit VHDL(resultcheck 0 519(checker 0 524))
	(_version ve4)
	(_time 1622469695384 2021.05.31 17:01:35)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2e7f792a7e7879392a2d6d757b282d2826282b282d)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__528(_arch 0 0 528(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622469695455 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 548))
	(_version ve4)
	(_time 1622469695456 2021.05.31 17:01:35)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6d3c3c6d3b3a3a7b656d7f373f6a686b646a696a69)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 549(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 550(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 550(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 551(_arch(_uni((i 2))))))
		(_prcs
			(line__556(_arch 0 0 556(_assignment(_trgt(4))(_sens(4)))))
			(line__558(_arch 1 0 558(_assignment(_trgt(0)))))
			(line__560(_arch 2 0 560(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622469721280 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622469721281 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 51515352050601440703460b015655575457505704)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622469721301 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622469721302 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 70702570722472667722612b257675762677727526)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622469721329 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622469721330 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 80818b8ed6d6d695d6d297dad087848685878886d6)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622469721342 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622469721343 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 90909b9f91c7978696c0d6cac09694969496959792)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622469721358 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622469721359 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9f9f9a91ccc89889cd998ec5ca999b999a989d9999)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1770          1622469721383 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622469721384 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bebebfeae2e8eeabe9b1afe4ebb8bab8bbb9bcb8bc)
	(_ent
		(_time 1622406320810)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 3717          1622469721408 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 149))
	(_version ve4)
	(_time 1622469721409 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dedfde8d8f898bc8ddd9cb818edb88d88ad9dbd88d)
	(_ent
		(_time 1622469721390)
	)
	(_generate kEqualsOne 0 158(_if 6)
		(_generate andingLoop 0 160(_for 6 )
			(_inst andLoop 0 162(_ent . AND_GATE struct_and)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
			)
			(_object
				(_cnst(_int i 6 0 161(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~131 0 161(_scalar (_dto c 7 i 0))))
			(_prcs
				(line__166(_arch 0 0 166(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 169(_if 8)
		(_generate x_input 0 172(_for 7 )
			(_generate y_input 0 174(_for 8 )
				(_inst andLoop 0 176(_ent . AND_GATE struct_and)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
				)
				(_object
					(_cnst(_int m 8 0 175(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 173(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 175(_scalar (_to i 0 c 9))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 184(_if 10)
			(_generate muliplication 0 187(_for 9 )
				(_inst Adder 0 191(_ent . bit_adder bit_structural)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 11)))
						((cin)(_code 12))
						((sum)(sum(_index 13)))
						((carryout)(cout(_index 14)))
					)
				)
				(_object
					(_cnst(_int i 9 0 188(_arch)))
					(_prcs
						(line__189(_arch 3 0 189(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 15))))(_read(4(_object 5(_index 16)))))))
						(line__190(_arch 4 0 190(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 17)))(6(_object 5)))(_read(4(_object 5(_range 18)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 19)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 188(_scalar (_to i 0 c 20))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 173(_scalar (_to i 0 c 21))))
			(_prcs
				(line__181(_arch 1 0 181(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__182(_arch 2 0 182(_assignment(_trgt(6(0))))))
				(line__200(_arch 5 0 200(_assignment(_trgt(2(_range 22)))(_sens(4(_index 23))(6(_index 24)))(_read(4(_index 25))(6(_index 26))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 143 \7\ (_ent gms((i 7)))))
		(_gen(_int k -1 0 143 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 144(_array -2((_dto c 27 i 0)))))
		(_port(_int x 0 0 144(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 145(_array -2((_dto c 28 i 0)))))
		(_port(_int y 1 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 146(_array -2((_dto c 29 i 0)))))
		(_port(_int res 2 0 146(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 151(_array -2((_dto c 30 i 0)))))
		(_type(_int temporary 0 151(_array 3((_dto c 31 i 0)))))
		(_sig(_int allAnds 4 0 153(_arch(_uni))))
		(_sig(_int sum 4 0 153(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 155(_array -2((_dto c 32 i 0)))))
		(_sig(_int cout 5 0 155(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 33 -1)
)
I 000051 55 2090          1622469721451 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 226))
	(_version ve4)
	(_time 1622469721452 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code fdfcfaadacabaaeafbadeaa7a9fba8fbf8fafffbfc)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 238(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 228(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 228(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 229(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 229(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 230(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 230(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__234(_arch 0 0 234(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__235(_arch 1 0 235(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 241(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__254(_arch 3 0 254(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622469721469 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 270))
	(_version ve4)
	(_time 1622469721470 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0d0c0b0b5c5b5a1a090f4e56580b0c0b580b0c0b5e)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__274(_arch 0 0 274(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622469721487 ripple
(_unit VHDL(bist 0 202(ripple 0 292))
	(_version ve4)
	(_time 1622469721488 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2c2c2a28767a7b3b292e3e76742b2f2b282a2e2a25)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622469721514 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 335))
	(_version ve4)
	(_time 1622469721515 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3b3b3c3e3f6c3a2c3c6929613c3d683d683d3e3c39)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 336(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 337(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 338(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 338(_arch(_uni))))
		(_prcs
			(line__341(_arch 0 0 341(_assignment(_trgt(6))(_sens(7)))))
			(line__342(_arch 1 0 342(_assignment(_trgt(3))(_sens(7)))))
			(line__343(_arch 2 0 343(_assignment(_trgt(5))(_sens(7)))))
			(line__344(_arch 3 0 344(_assignment(_trgt(4))(_sens(7)))))
			(line__346(_arch 4 0 346(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__369(_arch 5 0 369(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622469721541 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 401))
	(_version ve4)
	(_time 1622469721542 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5b5b5e580d0c0b4d5f5c49015f5d5a5d5f5d5f5d5e)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622469721566 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 423))
	(_version ve4)
	(_time 1622469721567 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7a7b7c7b2e2d296c2e2868202e7c7d7c2f7d787c7f)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 424(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 424(_arch(_uni))))
		(_prcs
			(line__426(_arch 0 0 426(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__438(_arch 1 0 438(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622469721613 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 458))
	(_version ve4)
	(_time 1622469721614 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a9a8aeffa4fefcbfaaafbcf6faacffaffdaeacaffa)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 468(_ent((i 2)))))
				(_port(_int Clk -1 0 469(_ent (_in))))
				(_port(_int Q0 -1 0 470(_ent (_in))))
				(_port(_int Start -1 0 471(_ent (_in))))
				(_port(_int Load -1 0 472(_ent (_out))))
				(_port(_int Shift -1 0 473(_ent (_out))))
				(_port(_int AddA -1 0 474(_ent (_out))))
				(_port(_int Done -1 0 475(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 479(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 480(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 480(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 480(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 481(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 481(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 485(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 486(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 486(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 487(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 487(_ent (_out))))
				(_port(_int Clk -1 0 488(_ent (_in))))
				(_port(_int Load -1 0 489(_ent (_in))))
				(_port(_int Shift -1 0 490(_ent (_in))))
				(_port(_int Clear -1 0 491(_ent (_in))))
				(_port(_int SerIn -1 0 492(_ent (_in))))
			)
		)
	)
	(_inst C 0 498(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 500(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 502(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 504(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 506(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 462(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 462(_arch(_uni))))
		(_sig(_int Qout 2 0 462(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 463(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 463(_arch(_uni))))
		(_sig(_int Aout 3 0 463(_arch(_uni))))
		(_sig(_int Load -1 0 464(_arch(_uni))))
		(_sig(_int Shift -1 0 464(_arch(_uni))))
		(_sig(_int AddA -1 0 464(_arch(_uni))))
		(_prcs
			(line__508(_arch 0 0 508(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622469721644 checker
(_unit VHDL(resultcheck 0 519(checker 0 524))
	(_version ve4)
	(_time 1622469721645 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c8c9ce9dc59e9fdfcccb8b939dcecbcec0cecdcecb)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__528(_arch 0 0 528(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622469721661 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 548))
	(_version ve4)
	(_time 1622469721662 2021.05.31 17:02:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d8d9d88ad28f8fced0d8ca828adfddded1dfdcdfdc)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 549(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 549(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 550(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 550(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 551(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 551(_arch(_uni((i 2))))))
		(_prcs
			(line__556(_arch 0 0 556(_assignment(_trgt(4))(_sens(4)))))
			(line__558(_arch 1 0 558(_assignment(_trgt(0)))))
			(line__560(_arch 2 0 560(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622470301398 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622470301399 2021.05.31 17:11:41)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6e6b3b6e6e393e7b383c79343e696a686b686f683b)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622470301429 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622470301430 2021.05.31 17:11:41)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8d888f82dbd98f9b8adf9cd6d88b888bdb8a8f88db)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622470301447 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622470301448 2021.05.31 17:11:41)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9d99c1929fcbcb88cbcf8ac7cd9a999b989a959bcb)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622470301481 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622470301482 2021.05.31 17:11:41)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bcb9e0e8eeebbbaabaecfae6ecbab8bab8bab9bbbe)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622470301538 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622470301539 2021.05.31 17:11:41)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code fbfea9aaacacfceda9fdeaa1aefdfffdfefcf9fdfd)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1770          1622470301634 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622470301635 2021.05.31 17:11:41)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 585d0f5b590e084d0f5749020d5e5c5e5d5f5a5e5a)
	(_ent
		(_time 1622406320810)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 3895          1622470301745 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622470301746 2021.05.31 17:11:41)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b6b2e0e3b4e1e3a0b5e1a3e9e6b3e0b0e2b1b3b0e5)
	(_ent
		(_time 1622470301671)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 168(_if 6)
		(_generate andingLoop 0 170(_for 6 )
			(_inst andLoop 0 172(_ent . AND_GATE struct_and)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
			)
			(_object
				(_cnst(_int i 6 0 171(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~131 0 171(_scalar (_dto c 7 i 0))))
			(_prcs
				(line__176(_arch 0 0 176(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 179(_if 8)
		(_generate x_input 0 182(_for 7 )
			(_generate y_input 0 184(_for 8 )
				(_inst andLoop 0 186(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 185(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 183(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 185(_scalar (_to i 0 c 9))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 193(_if 10)
			(_generate muliplication 0 196(_for 9 )
				(_inst Adder 0 200(_ent . bit_adder bit_structural)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 11)))
						((cin)(_code 12))
						((sum)(sum(_index 13)))
						((carryout)(cout(_index 14)))
					)
				)
				(_object
					(_cnst(_int i 9 0 197(_arch)))
					(_prcs
						(line__198(_arch 3 0 198(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 15))))(_read(4(_object 5(_index 16)))))))
						(line__199(_arch 4 0 199(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 17)))(6(_object 5)))(_read(4(_object 5(_range 18)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 19)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 197(_scalar (_to i 0 c 20))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 183(_scalar (_to i 0 c 21))))
			(_prcs
				(line__190(_arch 1 0 190(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__191(_arch 2 0 191(_assignment(_trgt(6(0))))))
				(line__209(_arch 5 0 209(_assignment(_trgt(2(_range 22)))(_sens(4(_index 23))(6(_index 24)))(_read(4(_index 25))(6(_index 26))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 27 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 28 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 29 i 0)))))
		(_port(_int res 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 30 i 0)))))
		(_type(_int temporary 0 152(_array 3((_dto c 31 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 32 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 33 -1)
)
I 000051 55 2090          1622470301891 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 235))
	(_version ve4)
	(_time 1622470301892 2021.05.31 17:11:41)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 525600515504054554024508065407545755505453)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 247(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 237(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 237(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 238(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 238(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 239(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 239(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__244(_arch 1 0 244(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 250(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__263(_arch 3 0 263(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622470301975 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 279))
	(_version ve4)
	(_time 1622470301976 2021.05.31 17:11:41)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a1a5f5f6a5f7f6b6a5a3e2faf4a7a0a7f4a7a0a7f2)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__283(_arch 0 0 283(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622470302045 ripple
(_unit VHDL(bist 0 202(ripple 0 301))
	(_version ve4)
	(_time 1622470302046 2021.05.31 17:11:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code efeabbbcb0b9b8f8eaedfdb5b7e8ece8ebe9ede9e6)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 311(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 312(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 313(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 302(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 303(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 303(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 304(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 304(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 305(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 305(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 306(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__310(_arch 0 0 310(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622470302144 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 344))
	(_version ve4)
	(_time 1622470302145 2021.05.31 17:11:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5c5e5f5f590b5d4b5b0e4e065b5a0f5a0f5a595b5e)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 345(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 346(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 347(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 347(_arch(_uni))))
		(_prcs
			(line__350(_arch 0 0 350(_assignment(_trgt(6))(_sens(7)))))
			(line__351(_arch 1 0 351(_assignment(_trgt(3))(_sens(7)))))
			(line__352(_arch 2 0 352(_assignment(_trgt(5))(_sens(7)))))
			(line__353(_arch 3 0 353(_assignment(_trgt(4))(_sens(7)))))
			(line__355(_arch 4 0 355(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__378(_arch 5 0 378(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622470302200 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 410))
	(_version ve4)
	(_time 1622470302201 2021.05.31 17:11:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8b898a85dddcdb9d8f8c99d18f8d8a8d8f8d8f8d8e)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__412(_arch 0 0 412(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622470302287 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 432))
	(_version ve4)
	(_time 1622470302288 2021.05.31 17:11:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d9dadb8bd58e8acf8d8bcb838ddfdedf8cdedbdfdc)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 433(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 433(_arch(_uni))))
		(_prcs
			(line__435(_arch 0 0 435(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__447(_arch 1 0 447(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622470302418 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 467))
	(_version ve4)
	(_time 1622470302419 2021.05.31 17:11:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 666564676431337065607339356330603261636035)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 477(_ent((i 2)))))
				(_port(_int Clk -1 0 478(_ent (_in))))
				(_port(_int Q0 -1 0 479(_ent (_in))))
				(_port(_int Start -1 0 480(_ent (_in))))
				(_port(_int Load -1 0 481(_ent (_out))))
				(_port(_int Shift -1 0 482(_ent (_out))))
				(_port(_int AddA -1 0 483(_ent (_out))))
				(_port(_int Done -1 0 484(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 488(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 489(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 489(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 489(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 489(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 490(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 490(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 494(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 495(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 495(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 496(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 496(_ent (_out))))
				(_port(_int Clk -1 0 497(_ent (_in))))
				(_port(_int Load -1 0 498(_ent (_in))))
				(_port(_int Shift -1 0 499(_ent (_in))))
				(_port(_int Clear -1 0 500(_ent (_in))))
				(_port(_int SerIn -1 0 501(_ent (_in))))
			)
		)
	)
	(_inst C 0 507(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 509(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 511(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 513(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 515(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 471(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 471(_arch(_uni))))
		(_sig(_int Qout 2 0 471(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 472(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 472(_arch(_uni))))
		(_sig(_int Aout 3 0 472(_arch(_uni))))
		(_sig(_int Load -1 0 473(_arch(_uni))))
		(_sig(_int Shift -1 0 473(_arch(_uni))))
		(_sig(_int AddA -1 0 473(_arch(_uni))))
		(_prcs
			(line__517(_arch 0 0 517(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622470302492 checker
(_unit VHDL(resultcheck 0 519(checker 0 533))
	(_version ve4)
	(_time 1622470302493 2021.05.31 17:11:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b4b7b7e0b5e2e3a3b0b7f7efe1b2b7b2bcb2b1b2b7)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__537(_arch 0 0 537(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622470302579 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 557))
	(_version ve4)
	(_time 1622470302580 2021.05.31 17:11:42)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 02010404025555140a021058500507040b05060506)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 558(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 558(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 558(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 559(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 559(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 560(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 560(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 560(_arch(_uni((i 2))))))
		(_prcs
			(line__565(_arch 0 0 565(_assignment(_trgt(4))(_sens(4)))))
			(line__567(_arch 1 0 567(_assignment(_trgt(0)))))
			(line__569(_arch 2 0 569(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622470446215 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622470446216 2021.05.31 17:14:06)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1b1a191c1c4c4b0e4d490c414b1c1f1d1e1d1a1d4e)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622470446240 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622470446241 2021.05.31 17:14:06)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3a3b6f3e696e382c3d682b616f3c3f3c6c3d383f6c)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622470446295 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622470446296 2021.05.31 17:14:06)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 69696269363f3f7c3f3b7e33396e6d6f6c6e616f3f)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622470446370 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622470446371 2021.05.31 17:14:06)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b7b6bce3b1e0b0a1b1e7f1ede7b1b3b1b3b1b2b0b5)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622470446455 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622470446456 2021.05.31 17:14:06)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 05040702055202135703145f500301030002070303)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622470446534 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622470446535 2021.05.31 17:14:06)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5352555059050346045c4209065557555654515551)
	(_ent
		(_time 1622470446501)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000051 55 2090          1622470446813 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 243))
	(_version ve4)
	(_time 1622470446814 2021.05.31 17:14:06)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6c6c6d6c3a3a3b7b6a3c7b36386a396a696b6e6a6d)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 255(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 245(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 245(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 246(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 246(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 247(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 247(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__251(_arch 0 0 251(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__252(_arch 1 0 252(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 258(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__271(_arch 3 0 271(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622470446880 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 287))
	(_version ve4)
	(_time 1622470446881 2021.05.31 17:14:06)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ababacfcfcfdfcbcafa9e8f0feadaaadfeadaaadf8)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__291(_arch 0 0 291(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622470446955 ripple
(_unit VHDL(bist 0 202(ripple 0 309))
	(_version ve4)
	(_time 1622470446956 2021.05.31 17:14:06)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 09080d0f095f5e1e0c0b1b53510e0a0e0d0f0b0f00)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 319(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 320(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 321(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 310(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 311(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 311(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 312(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 312(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 313(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 313(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 314(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__318(_arch 0 0 318(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622470447095 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 352))
	(_version ve4)
	(_time 1622470447096 2021.05.31 17:14:07)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9594909ac6c2948292c787cf9293c693c693909297)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 353(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 354(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 355(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 355(_arch(_uni))))
		(_prcs
			(line__358(_arch 0 0 358(_assignment(_trgt(6))(_sens(7)))))
			(line__359(_arch 1 0 359(_assignment(_trgt(3))(_sens(7)))))
			(line__360(_arch 2 0 360(_assignment(_trgt(5))(_sens(7)))))
			(line__361(_arch 3 0 361(_assignment(_trgt(4))(_sens(7)))))
			(line__363(_arch 4 0 363(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__386(_arch 5 0 386(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622470447167 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 418))
	(_version ve4)
	(_time 1622470447168 2021.05.31 17:14:07)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d4d5d386d48384c2d0d3c68ed0d2d5d2d0d2d0d2d1)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__420(_arch 0 0 420(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622470447240 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 440))
	(_version ve4)
	(_time 1622470447241 2021.05.31 17:14:07)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 121217151545410446400048461415144715101417)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 441(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 441(_arch(_uni))))
		(_prcs
			(line__443(_arch 0 0 443(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__455(_arch 1 0 455(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622470447418 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 475))
	(_version ve4)
	(_time 1622470447419 2021.05.31 17:14:07)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bebebaebefe9eba8bdb8abe1edbbe8b8eab9bbb8ed)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 485(_ent((i 2)))))
				(_port(_int Clk -1 0 486(_ent (_in))))
				(_port(_int Q0 -1 0 487(_ent (_in))))
				(_port(_int Start -1 0 488(_ent (_in))))
				(_port(_int Load -1 0 489(_ent (_out))))
				(_port(_int Shift -1 0 490(_ent (_out))))
				(_port(_int AddA -1 0 491(_ent (_out))))
				(_port(_int Done -1 0 492(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 496(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 497(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 497(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 497(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 497(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 498(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 498(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 502(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 503(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 503(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 504(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 504(_ent (_out))))
				(_port(_int Clk -1 0 505(_ent (_in))))
				(_port(_int Load -1 0 506(_ent (_in))))
				(_port(_int Shift -1 0 507(_ent (_in))))
				(_port(_int Clear -1 0 508(_ent (_in))))
				(_port(_int SerIn -1 0 509(_ent (_in))))
			)
		)
	)
	(_inst C 0 515(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 517(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 519(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 521(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 523(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 479(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 479(_arch(_uni))))
		(_sig(_int Qout 2 0 479(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 480(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 480(_arch(_uni))))
		(_sig(_int Aout 3 0 480(_arch(_uni))))
		(_sig(_int Load -1 0 481(_arch(_uni))))
		(_sig(_int Shift -1 0 481(_arch(_uni))))
		(_sig(_int AddA -1 0 481(_arch(_uni))))
		(_prcs
			(line__525(_arch 0 0 525(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622470447483 checker
(_unit VHDL(resultcheck 0 519(checker 0 541))
	(_version ve4)
	(_time 1622470447484 2021.05.31 17:14:07)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0c0c060a5a5a5b1b080f4f57590a0f0a040a090a0f)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__545(_arch 0 0 545(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622470447555 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 565))
	(_version ve4)
	(_time 1622470447556 2021.05.31 17:14:07)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5a5a5659090d0d4c525a4800085d5f5c535d5e5d5e)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 566(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 566(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 566(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 567(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 567(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 568(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 568(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 568(_arch(_uni((i 2))))))
		(_prcs
			(line__573(_arch 0 0 573(_assignment(_trgt(4))(_sens(4)))))
			(line__575(_arch 1 0 575(_assignment(_trgt(0)))))
			(line__577(_arch 2 0 577(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622470476270 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622470476271 2021.05.31 17:14:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 792a7078252e296c2f2b6e23297e7d7f7c7f787f2c)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622470476282 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622470476283 2021.05.31 17:14:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 89dad78682dd8b9f8edb98d2dc8f8c8fdf8e8b8cdf)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622470476320 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622470476321 2021.05.31 17:14:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b8eab8ece6eeeeadeeeaafe2e8bfbcbebdbfb0beee)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622470476330 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622470476331 2021.05.31 17:14:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b8ebb8ecb1efbfaebee8fee2e8bebcbebcbebdbfba)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622470476340 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622470476341 2021.05.31 17:14:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c89bc69cc59fcfde9aced9929dcecccecdcfcacece)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622470476351 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622470476352 2021.05.31 17:14:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d784dd85d98187c280d8c68d82d1d3d1d2d0d5d1d5)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4676          1622470476385 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622470476386 2021.05.31 17:14:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f6a4fda7f4a1a3e0f4f2e3a9a6f3a0f0a2f1f3f0a5)
	(_ent
		(_time 1622470301670)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 168(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 168(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 168(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 168(_ent (_in))))
				(_port(_int cin -2 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 170(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 170(_ent (_out))))
				(_port(_int carryout -2 0 171(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 176(_if 9)
		(_generate andingLoop 0 178(_for 6 )
			(_inst andLoop 0 180(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 179(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 179(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__184(_arch 0 0 184(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 187(_if 11)
		(_generate x_input 0 190(_for 7 )
			(_generate y_input 0 192(_for 8 )
				(_inst andLoop 0 194(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 193(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 191(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 193(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 201(_if 13)
			(_generate muliplication 0 204(_for 9 )
				(_inst Adder 0 208(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 205(_arch)))
					(_prcs
						(line__206(_arch 3 0 206(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__207(_arch 4 0 207(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 205(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 191(_scalar (_to i 0 c 23))))
			(_prcs
				(line__198(_arch 1 0 198(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__199(_arch 2 0 199(_assignment(_trgt(6(0))))))
				(line__217(_arch 5 0 217(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int temporary 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 2090          1622470476526 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 243))
	(_version ve4)
	(_time 1622470476527 2021.05.31 17:14:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 83d18e8d85d5d49485d394d9d785d6858684818582)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 255(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 245(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 245(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 246(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 246(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 247(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 247(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__251(_arch 0 0 251(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__252(_arch 1 0 252(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 258(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__271(_arch 3 0 271(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622470476591 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 287))
	(_version ve4)
	(_time 1622470476592 2021.05.31 17:14:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c290c997c59495d5c6c0819997c4c3c497c4c3c491)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__291(_arch 0 0 291(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622470476673 ripple
(_unit VHDL(bist 0 202(ripple 0 309))
	(_version ve4)
	(_time 1622470476674 2021.05.31 17:14:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 10434317194647071512024a481713171416121619)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 319(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 320(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 321(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 310(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 311(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 311(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 312(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 312(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 313(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 313(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 314(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__318(_arch 0 0 318(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622470476816 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 352))
	(_version ve4)
	(_time 1622470476817 2021.05.31 17:14:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9ccfce9399cb9d8b9bce8ec69b9acf9acf9a999b9e)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 353(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 354(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 355(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 355(_arch(_uni))))
		(_prcs
			(line__358(_arch 0 0 358(_assignment(_trgt(6))(_sens(7)))))
			(line__359(_arch 1 0 359(_assignment(_trgt(3))(_sens(7)))))
			(line__360(_arch 2 0 360(_assignment(_trgt(5))(_sens(7)))))
			(line__361(_arch 3 0 361(_assignment(_trgt(4))(_sens(7)))))
			(line__363(_arch 4 0 363(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__386(_arch 5 0 386(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622470476890 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 418))
	(_version ve4)
	(_time 1622470476891 2021.05.31 17:14:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code eab9bab9bfbdbafceeedf8b0eeecebeceeeceeecef)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__420(_arch 0 0 420(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622470476954 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 440))
	(_version ve4)
	(_time 1622470476955 2021.05.31 17:14:36)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 297b792d257e7a3f7d7b3b737d2f2e2f7c2e2b2f2c)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 441(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 441(_arch(_uni))))
		(_prcs
			(line__443(_arch 0 0 443(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__455(_arch 1 0 455(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622470477103 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 475))
	(_version ve4)
	(_time 1622470477104 2021.05.31 17:14:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c5979491c49290d3c6c3d09a96c093c391c2c0c396)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 485(_ent((i 2)))))
				(_port(_int Clk -1 0 486(_ent (_in))))
				(_port(_int Q0 -1 0 487(_ent (_in))))
				(_port(_int Start -1 0 488(_ent (_in))))
				(_port(_int Load -1 0 489(_ent (_out))))
				(_port(_int Shift -1 0 490(_ent (_out))))
				(_port(_int AddA -1 0 491(_ent (_out))))
				(_port(_int Done -1 0 492(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 496(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 497(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 497(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 497(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 497(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 498(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 498(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 502(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 503(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 503(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 504(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 504(_ent (_out))))
				(_port(_int Clk -1 0 505(_ent (_in))))
				(_port(_int Load -1 0 506(_ent (_in))))
				(_port(_int Shift -1 0 507(_ent (_in))))
				(_port(_int Clear -1 0 508(_ent (_in))))
				(_port(_int SerIn -1 0 509(_ent (_in))))
			)
		)
	)
	(_inst C 0 515(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 517(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 519(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 521(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 523(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 479(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 479(_arch(_uni))))
		(_sig(_int Qout 2 0 479(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 480(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 480(_arch(_uni))))
		(_sig(_int Aout 3 0 480(_arch(_uni))))
		(_sig(_int Load -1 0 481(_arch(_uni))))
		(_sig(_int Shift -1 0 481(_arch(_uni))))
		(_sig(_int AddA -1 0 481(_arch(_uni))))
		(_prcs
			(line__525(_arch 0 0 525(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622470477155 checker
(_unit VHDL(resultcheck 0 519(checker 0 541))
	(_version ve4)
	(_time 1622470477156 2021.05.31 17:14:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e4b6b4b7e5b2b3f3e0e7a7bfb1e2e7e2ece2e1e2e7)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__545(_arch 0 0 545(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622470477220 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 565))
	(_version ve4)
	(_time 1622470477221 2021.05.31 17:14:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 33616436326464253b332169613436353a34373437)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 566(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 566(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 566(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 567(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 567(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 568(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 568(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 568(_arch(_uni((i 2))))))
		(_prcs
			(line__573(_arch 0 0 573(_assignment(_trgt(4))(_sens(4)))))
			(line__575(_arch 1 0 575(_assignment(_trgt(0)))))
			(line__577(_arch 2 0 577(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622470620448 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622470620449 2021.05.31 17:17:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a5a2f6f2f5f2f5b0f3f7b2fff5a2a1a3a0a3a4a3f0)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622470620491 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622470620492 2021.05.31 17:17:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e4e3e0b6e2b0e6f2e3b6f5bfb1e2e1e2b2e3e6e1b2)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622470620508 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622470620509 2021.05.31 17:17:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f3f5a9a3a6a5a5e6a5a1e4a9a3f4f7f5f6f4fbf5a5)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622470620525 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622470620526 2021.05.31 17:17:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 030458050154041505534559530507050705060401)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622470620540 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622470620541 2021.05.31 17:17:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 131446151544140541150249461517151614111515)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622470620556 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622470620557 2021.05.31 17:17:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2225732629747237752d3378772426242725202420)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4676          1622470620587 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622470620588 2021.05.31 17:17:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 42441241441517544047571d124714441645474411)
	(_ent
		(_time 1622470301670)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 169(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 169(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 169(_ent (_in))))
				(_port(_int cin -2 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 171(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 171(_ent (_out))))
				(_port(_int carryout -2 0 172(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 177(_if 9)
		(_generate andingLoop 0 179(_for 6 )
			(_inst andLoop 0 181(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(res(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 180(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 180(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__185(_arch 0 0 185(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 188(_if 11)
		(_generate x_input 0 191(_for 7 )
			(_generate y_input 0 193(_for 8 )
				(_inst andLoop 0 195(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 194(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 192(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 194(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 202(_if 13)
			(_generate muliplication 0 205(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 192(_scalar (_to i 0 c 23))))
			(_prcs
				(line__199(_arch 1 0 199(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__200(_arch 2 0 200(_assignment(_trgt(6(0))))))
				(line__218(_arch 5 0 218(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int res 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 2090          1622470620635 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 244))
	(_version ve4)
	(_time 1622470620636 2021.05.31 17:17:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 70762771752627677620672a247625767577727671)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 256(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 246(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 246(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 247(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 247(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 248(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 248(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__252(_arch 0 0 252(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__253(_arch 1 0 253(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 259(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__272(_arch 3 0 272(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622470620674 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 288))
	(_version ve4)
	(_time 1622470620675 2021.05.31 17:17:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9f99ce90ccc9c8889b9ddcc4ca999e99ca999e99cc)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__292(_arch 0 0 292(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1510          1622470620753 ripple
(_unit VHDL(bist 0 202(ripple 0 310))
	(_version ve4)
	(_time 1622470620754 2021.05.31 17:17:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ded98f8c828889c9dbdccc8486d9ddd9dad8dcd8d7)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 320(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 321(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((res)(result(d_10_0)))
		)
	)
	(_inst G3 0 322(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 311(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 312(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 312(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 313(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 313(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 314(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 314(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 315(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__319(_arch 0 0 319(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622470620906 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 353))
	(_version ve4)
	(_time 1622470620907 2021.05.31 17:17:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7a7d2d7b7d2d7b6d7d2868207d7c297c297c7f7d78)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 354(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 355(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 356(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 356(_arch(_uni))))
		(_prcs
			(line__359(_arch 0 0 359(_assignment(_trgt(6))(_sens(7)))))
			(line__360(_arch 1 0 360(_assignment(_trgt(3))(_sens(7)))))
			(line__361(_arch 2 0 361(_assignment(_trgt(5))(_sens(7)))))
			(line__362(_arch 3 0 362(_assignment(_trgt(4))(_sens(7)))))
			(line__364(_arch 4 0 364(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__387(_arch 5 0 387(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622470620990 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 419))
	(_version ve4)
	(_time 1622470620991 2021.05.31 17:17:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d8df8d8ad48f88cedcdfca82dcded9dedcdedcdedd)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__421(_arch 0 0 421(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622470621067 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 441))
	(_version ve4)
	(_time 1622470621068 2021.05.31 17:17:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 16104111154145004244044c421011104311141013)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 442(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 442(_arch(_uni))))
		(_prcs
			(line__444(_arch 0 0 444(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__456(_arch 1 0 456(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622470621208 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 476))
	(_version ve4)
	(_time 1622470621209 2021.05.31 17:17:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b3b5e5e6b4e4e6a5b0b5a6ece0b6e5b5e7b4b6b5e0)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 486(_ent((i 2)))))
				(_port(_int Clk -1 0 487(_ent (_in))))
				(_port(_int Q0 -1 0 488(_ent (_in))))
				(_port(_int Start -1 0 489(_ent (_in))))
				(_port(_int Load -1 0 490(_ent (_out))))
				(_port(_int Shift -1 0 491(_ent (_out))))
				(_port(_int AddA -1 0 492(_ent (_out))))
				(_port(_int Done -1 0 493(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 497(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 498(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 498(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 498(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 498(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 499(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 499(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 503(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 504(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 504(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 505(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 505(_ent (_out))))
				(_port(_int Clk -1 0 506(_ent (_in))))
				(_port(_int Load -1 0 507(_ent (_in))))
				(_port(_int Shift -1 0 508(_ent (_in))))
				(_port(_int Clear -1 0 509(_ent (_in))))
				(_port(_int SerIn -1 0 510(_ent (_in))))
			)
		)
	)
	(_inst C 0 516(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 518(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 520(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 522(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 524(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 480(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 480(_arch(_uni))))
		(_sig(_int Qout 2 0 480(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 481(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 481(_arch(_uni))))
		(_sig(_int Aout 3 0 481(_arch(_uni))))
		(_sig(_int Load -1 0 482(_arch(_uni))))
		(_sig(_int Shift -1 0 482(_arch(_uni))))
		(_sig(_int AddA -1 0 482(_arch(_uni))))
		(_prcs
			(line__526(_arch 0 0 526(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622470621267 checker
(_unit VHDL(resultcheck 0 519(checker 0 542))
	(_version ve4)
	(_time 1622470621268 2021.05.31 17:17:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e1e7b6b2e5b7b6f6e5e2a2bab4e7e2e7e9e7e4e7e2)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__546(_arch 0 0 546(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622470621327 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 566))
	(_version ve4)
	(_time 1622470621328 2021.05.31 17:17:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 20267224227777362820327a722725262927242724)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 567(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 567(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 567(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 568(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 568(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 569(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 569(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 569(_arch(_uni((i 2))))))
		(_prcs
			(line__574(_arch 0 0 574(_assignment(_trgt(4))(_sens(4)))))
			(line__576(_arch 1 0 576(_assignment(_trgt(0)))))
			(line__578(_arch 2 0 578(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622470936670 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622470936671 2021.05.31 17:22:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f0a3a4a0a5a7a0e5a6a2e7aaa0f7f4f6f5f6f1f6a5)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622470936687 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622470936688 2021.05.31 17:22:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ffacfcaeababfde9f8adeea4aaf9faf9a9f8fdfaa9)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622470936702 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622470936703 2021.05.31 17:22:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0f5d51090f59591a595d18555f080b090a08070959)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622470936730 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622470936731 2021.05.31 17:22:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2e7d702a7a792938287e68747e282a282a282b292c)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622470936744 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622470936745 2021.05.31 17:22:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3e6d6e3a6e6939286c382f646b383a383b393c3838)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622470936761 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622470936762 2021.05.31 17:22:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4d1e194f101b1d581a425c17184b494b484a4f4b4f)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000051 55 2093          1622470936916 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 244))
	(_version ve4)
	(_time 1622470936917 2021.05.31 17:22:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code eab8b8b9bebcbdfdecbafdb0beecbfecefede8eceb)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 256(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 246(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 246(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 247(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 247(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 248(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 248(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__252(_arch 0 0 252(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__253(_arch 1 0 253(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 259(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__272(_arch 3 0 272(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622470936983 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 288))
	(_version ve4)
	(_time 1622470936984 2021.05.31 17:22:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 28792a2c257e7f3f2c2a6b737d2e292e7d2e292e7b)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__292(_arch 0 0 292(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622470937069 ripple
(_unit VHDL(bist 0 202(ripple 0 310))
	(_version ve4)
	(_time 1622470937070 2021.05.31 17:22:17)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 86d6848889d0d191838494dcde818581828084808f)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 320(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 321(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 322(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 311(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 312(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 312(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 313(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 313(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 314(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 314(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 315(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__319(_arch 0 0 319(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622470937221 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 353))
	(_version ve4)
	(_time 1622470937222 2021.05.31 17:22:17)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 227220267675233525703078252471247124272520)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 354(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 355(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 356(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 356(_arch(_uni))))
		(_prcs
			(line__359(_arch 0 0 359(_assignment(_trgt(6))(_sens(7)))))
			(line__360(_arch 1 0 360(_assignment(_trgt(3))(_sens(7)))))
			(line__361(_arch 2 0 361(_assignment(_trgt(5))(_sens(7)))))
			(line__362(_arch 3 0 362(_assignment(_trgt(4))(_sens(7)))))
			(line__364(_arch 4 0 364(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__387(_arch 5 0 387(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622470937300 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 419))
	(_version ve4)
	(_time 1622470937301 2021.05.31 17:22:17)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 70207071742720667477622a747671767476747675)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__421(_arch 0 0 421(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622470937371 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 441))
	(_version ve4)
	(_time 1622470937372 2021.05.31 17:22:17)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code affeacf8fcf8fcb9fbfdbdf5fba9a8a9faa8ada9aa)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 442(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 442(_arch(_uni))))
		(_prcs
			(line__444(_arch 0 0 444(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__456(_arch 1 0 456(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622470937538 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 476))
	(_version ve4)
	(_time 1622470937539 2021.05.31 17:22:17)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5b0a5a590d0c0e4d585d4e04085e0d5d0f5c5e5d08)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 486(_ent((i 2)))))
				(_port(_int Clk -1 0 487(_ent (_in))))
				(_port(_int Q0 -1 0 488(_ent (_in))))
				(_port(_int Start -1 0 489(_ent (_in))))
				(_port(_int Load -1 0 490(_ent (_out))))
				(_port(_int Shift -1 0 491(_ent (_out))))
				(_port(_int AddA -1 0 492(_ent (_out))))
				(_port(_int Done -1 0 493(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 497(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 498(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 498(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 498(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 498(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 499(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 499(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 503(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 504(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 504(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 505(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 505(_ent (_out))))
				(_port(_int Clk -1 0 506(_ent (_in))))
				(_port(_int Load -1 0 507(_ent (_in))))
				(_port(_int Shift -1 0 508(_ent (_in))))
				(_port(_int Clear -1 0 509(_ent (_in))))
				(_port(_int SerIn -1 0 510(_ent (_in))))
			)
		)
	)
	(_inst C 0 516(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 518(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 520(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 522(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 524(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 480(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 480(_arch(_uni))))
		(_sig(_int Qout 2 0 480(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 481(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 481(_arch(_uni))))
		(_sig(_int Aout 3 0 481(_arch(_uni))))
		(_sig(_int Load -1 0 482(_arch(_uni))))
		(_sig(_int Shift -1 0 482(_arch(_uni))))
		(_sig(_int AddA -1 0 482(_arch(_uni))))
		(_prcs
			(line__526(_arch 0 0 526(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622470937592 checker
(_unit VHDL(resultcheck 0 519(checker 0 542))
	(_version ve4)
	(_time 1622470937593 2021.05.31 17:22:17)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8adb8a84dedcdd9d8e89c9d1df8c898c828c8f8c89)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__546(_arch 0 0 546(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622470937665 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 566))
	(_version ve4)
	(_time 1622470937666 2021.05.31 17:22:17)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d889de8ad28f8fced0d8ca828adfddded1dfdcdfdc)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 567(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 567(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 567(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 568(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 568(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 569(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 569(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 569(_arch(_uni((i 2))))))
		(_prcs
			(line__574(_arch 0 0 574(_assignment(_trgt(4))(_sens(4)))))
			(line__576(_arch 1 0 576(_assignment(_trgt(0)))))
			(line__578(_arch 2 0 578(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622470948078 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622470948079 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7e792d7f7e292e6b282c69242e797a787b787f782b)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622470948091 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622470948092 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8e898a81d9da8c9889dc9fd5db888b88d8898c8bd8)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622470948115 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622470948116 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code adabf7faaffbfbb8fbffbaf7fdaaa9aba8aaa5abfb)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622470948128 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622470948129 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bcbbe6e8eeebbbaabaecfae6ecbab8bab8bab9bbbe)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622470948140 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622470948141 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bcbbe8e9eaebbbaaeebaade6e9bab8bab9bbbebaba)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622470948174 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622470948175 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ebecbbb8b0bdbbfebce4fab1beedefedeeece9ede9)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4682          1622470948221 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622470948222 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0b0d5b0c5d5c5e1d090e1e545b0e5d0d5f0c0e0d58)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 169(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 169(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 169(_ent (_in))))
				(_port(_int cin -2 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 171(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 171(_ent (_out))))
				(_port(_int carryout -2 0 172(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 177(_if 9)
		(_generate andingLoop 0 179(_for 6 )
			(_inst andLoop 0 181(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 180(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 180(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__185(_arch 0 0 185(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 188(_if 11)
		(_generate x_input 0 191(_for 7 )
			(_generate y_input 0 193(_for 8 )
				(_inst andLoop 0 195(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 194(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 192(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 194(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 202(_if 13)
			(_generate muliplication 0 205(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 192(_scalar (_to i 0 c 23))))
			(_prcs
				(line__199(_arch 1 0 199(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__200(_arch 2 0 200(_assignment(_trgt(6(0))))))
				(line__218(_arch 5 0 218(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 2093          1622470948278 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 244))
	(_version ve4)
	(_time 1622470948279 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 494f1e4b451f1e5e4f195e131d4f1c4f4c4e4b4f48)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 256(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 246(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 246(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 247(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 247(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 248(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 248(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__252(_arch 0 0 252(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__253(_arch 1 0 253(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 259(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__272(_arch 3 0 272(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622470948306 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 288))
	(_version ve4)
	(_time 1622470948307 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 686e3968653e3f7f6c6a2b333d6e696e3d6e696e3b)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__292(_arch 0 0 292(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622470948362 ripple
(_unit VHDL(bist 0 202(ripple 0 310))
	(_version ve4)
	(_time 1622470948363 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9790c69899c1c080929585cdcf909490939195919e)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 320(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 321(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 322(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 311(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 312(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 312(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 313(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 313(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 314(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 314(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 315(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__319(_arch 0 0 319(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622470948418 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 353))
	(_version ve4)
	(_time 1622470948419 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d6d186848681d7c1d184c48cd1d085d085d0d3d1d4)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 354(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 355(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 356(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 356(_arch(_uni))))
		(_prcs
			(line__359(_arch 0 0 359(_assignment(_trgt(6))(_sens(7)))))
			(line__360(_arch 1 0 360(_assignment(_trgt(3))(_sens(7)))))
			(line__361(_arch 2 0 361(_assignment(_trgt(5))(_sens(7)))))
			(line__362(_arch 3 0 362(_assignment(_trgt(4))(_sens(7)))))
			(line__364(_arch 4 0 364(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__387(_arch 5 0 387(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622470948464 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 419))
	(_version ve4)
	(_time 1622470948465 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 05025003045255130102175f010304030103010300)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__421(_arch 0 0 421(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622470948492 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 441))
	(_version ve4)
	(_time 1622470948493 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 24227220257377327076367e702223227123262221)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 442(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 442(_arch(_uni))))
		(_prcs
			(line__444(_arch 0 0 444(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__456(_arch 1 0 456(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622470948562 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 476))
	(_version ve4)
	(_time 1622470948563 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 62643563643537746164773d316734643665676431)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 486(_ent((i 2)))))
				(_port(_int Clk -1 0 487(_ent (_in))))
				(_port(_int Q0 -1 0 488(_ent (_in))))
				(_port(_int Start -1 0 489(_ent (_in))))
				(_port(_int Load -1 0 490(_ent (_out))))
				(_port(_int Shift -1 0 491(_ent (_out))))
				(_port(_int AddA -1 0 492(_ent (_out))))
				(_port(_int Done -1 0 493(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 497(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 498(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 498(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 498(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 498(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 499(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 499(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 503(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 504(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 504(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 505(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 505(_ent (_out))))
				(_port(_int Clk -1 0 506(_ent (_in))))
				(_port(_int Load -1 0 507(_ent (_in))))
				(_port(_int Shift -1 0 508(_ent (_in))))
				(_port(_int Clear -1 0 509(_ent (_in))))
				(_port(_int SerIn -1 0 510(_ent (_in))))
			)
		)
	)
	(_inst C 0 516(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 518(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 520(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 522(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 524(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 480(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 480(_arch(_uni))))
		(_sig(_int Qout 2 0 480(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 481(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 481(_arch(_uni))))
		(_sig(_int Aout 3 0 481(_arch(_uni))))
		(_sig(_int Load -1 0 482(_arch(_uni))))
		(_sig(_int Shift -1 0 482(_arch(_uni))))
		(_sig(_int AddA -1 0 482(_arch(_uni))))
		(_prcs
			(line__526(_arch 0 0 526(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622470948622 checker
(_unit VHDL(resultcheck 0 519(checker 0 542))
	(_version ve4)
	(_time 1622470948623 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a1a7f7f6a5f7f6b6a5a2e2faf4a7a2a7a9a7a4a7a2)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__546(_arch 0 0 546(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622470948650 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 566))
	(_version ve4)
	(_time 1622470948651 2021.05.31 17:22:28)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c0c69095c29797d6c8c0d29a92c7c5c6c9c7c4c7c4)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 567(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 567(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 567(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 568(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 568(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 569(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 569(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 569(_arch(_uni((i 2))))))
		(_prcs
			(line__574(_arch 0 0 574(_assignment(_trgt(4))(_sens(4)))))
			(line__576(_arch 1 0 576(_assignment(_trgt(0)))))
			(line__578(_arch 2 0 578(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622471151034 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622471151035 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 47424245151017521115501d174043414241464112)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622471151051 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622471151052 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 66633467623264706134773d336063603061646330)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622471151086 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622471151087 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 86828a88d6d0d093d0d491dcd681828083818e80d0)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622471151101 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622471151102 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9590999a91c2928393c5d3cfc59391939193909297)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622471151115 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622471151116 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a5a0a7f3a5f2a2b3f7a3b4fff0a3a1a3a0a2a7a3a3)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622471151132 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622471151133 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b4b1b2e0b9e2e4a1e3bba5eee1b2b0b2b1b3b6b2b6)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4682          1622471151161 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622471151162 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d4d0d387d48381c2d6d1c18b84d182d280d3d1d287)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 169(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 169(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 169(_ent (_in))))
				(_port(_int cin -2 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 171(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 171(_ent (_out))))
				(_port(_int carryout -2 0 172(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 177(_if 9)
		(_generate andingLoop 0 179(_for 6 )
			(_inst andLoop 0 181(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 180(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 180(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__185(_arch 0 0 185(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 188(_if 11)
		(_generate x_input 0 191(_for 7 )
			(_generate y_input 0 193(_for 8 )
				(_inst andLoop 0 195(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 194(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 192(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 194(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 202(_if 13)
			(_generate muliplication 0 205(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 192(_scalar (_to i 0 c 23))))
			(_prcs
				(line__199(_arch 1 0 199(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__200(_arch 2 0 200(_assignment(_trgt(6(0))))))
				(line__218(_arch 5 0 218(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 2093          1622471151204 behavioral
(_unit VHDL(testgenerator 0 118(behavioral 0 244))
	(_version ve4)
	(_time 1622471151205 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 030702050555541405531459570556050604010502)
	(_ent
		(_time 1622393922766)
	)
	(_inst G2 0 256(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 4))
			((k)(_code 5))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(ans))
		)
	)
	(_object
		(_port(_int CLK -1 0 120(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 121(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 121(_ent(_in(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 122(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 122(_ent(_in(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 123(_array -1((_dto i 10 i 0)))))
		(_port(_int result 2 0 123(_ent(_out(_string \"00000000000"\)))))
		(_port(_int correct -1 0 124(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 246(_array -1((_dto i 6 i 0)))))
		(_sig(_int xx 3 0 246(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 247(_array -1((_dto i 3 i 0)))))
		(_sig(_int yy 4 0 247(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 248(_array -1((_dto i 10 i 0)))))
		(_sig(_int ans 5 0 248(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__252(_arch 0 0 252(_assignment(_alias((xx)(x)))(_trgt(5))(_sens(1)))))
			(line__253(_arch 1 0 253(_assignment(_alias((yy)(y)))(_trgt(6))(_sens(2)))))
			(stim_proc(_arch 2 0 259(_prcs(_wait_for)(_trgt(5)(6))(_sens(0))(_read(5)(6)))))
			(line__272(_arch 3 0 272(_assignment(_trgt(4))(_sens(5)(6)(7))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(2)
	)
	(_model . behavioral 6 -1)
)
I 000049 55 1164          1622471151227 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 288))
	(_version ve4)
	(_time 1622471151228 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 121615151544450516105149471413144714131441)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__292(_arch 0 0 292(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1513          1622471151259 ripple
(_unit VHDL(bist 0 202(ripple 0 310))
	(_version ve4)
	(_time 1622471151260 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 31343634396766263433236b693632363537333738)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 320(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((result)(correct))
		)
	)
	(_inst G2 0 321(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 322(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 311(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 312(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 312(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 313(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 313(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 314(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 314(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 315(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__319(_arch 0 0 319(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622471151306 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 353))
	(_version ve4)
	(_time 1622471151307 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 60656660363761776732723a676633663366656762)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 354(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 355(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 356(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 356(_arch(_uni))))
		(_prcs
			(line__359(_arch 0 0 359(_assignment(_trgt(6))(_sens(7)))))
			(line__360(_arch 1 0 360(_assignment(_trgt(3))(_sens(7)))))
			(line__361(_arch 2 0 361(_assignment(_trgt(5))(_sens(7)))))
			(line__362(_arch 3 0 362(_assignment(_trgt(4))(_sens(7)))))
			(line__364(_arch 4 0 364(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__387(_arch 5 0 387(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622471151347 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 419))
	(_version ve4)
	(_time 1622471151348 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8f8a8b81ddd8df998b889dd58b898e898b898b898a)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__421(_arch 0 0 421(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622471151372 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 441))
	(_version ve4)
	(_time 1622471151373 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9f9b9890ccc8cc89cbcd8dc5cb999899ca989d999a)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 442(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 442(_arch(_uni))))
		(_prcs
			(line__444(_arch 0 0 444(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__456(_arch 1 0 456(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622471151431 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 476))
	(_version ve4)
	(_time 1622471151432 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ddd9db8e8d8a88cbdedbc8828ed88bdb89dad8db8e)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 486(_ent((i 2)))))
				(_port(_int Clk -1 0 487(_ent (_in))))
				(_port(_int Q0 -1 0 488(_ent (_in))))
				(_port(_int Start -1 0 489(_ent (_in))))
				(_port(_int Load -1 0 490(_ent (_out))))
				(_port(_int Shift -1 0 491(_ent (_out))))
				(_port(_int AddA -1 0 492(_ent (_out))))
				(_port(_int Done -1 0 493(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 497(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 498(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 498(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 498(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 498(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 499(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 499(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 503(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 504(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 504(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 505(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 505(_ent (_out))))
				(_port(_int Clk -1 0 506(_ent (_in))))
				(_port(_int Load -1 0 507(_ent (_in))))
				(_port(_int Shift -1 0 508(_ent (_in))))
				(_port(_int Clear -1 0 509(_ent (_in))))
				(_port(_int SerIn -1 0 510(_ent (_in))))
			)
		)
	)
	(_inst C 0 516(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 518(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 520(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 522(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 524(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 480(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 480(_arch(_uni))))
		(_sig(_int Qout 2 0 480(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 481(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 481(_arch(_uni))))
		(_sig(_int Aout 3 0 481(_arch(_uni))))
		(_sig(_int Load -1 0 482(_arch(_uni))))
		(_sig(_int Shift -1 0 482(_arch(_uni))))
		(_sig(_int AddA -1 0 482(_arch(_uni))))
		(_prcs
			(line__526(_arch 0 0 526(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622471151468 checker
(_unit VHDL(resultcheck 0 519(checker 0 542))
	(_version ve4)
	(_time 1622471151469 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code fdf9faadacabaaeaf9febea6a8fbfefbf5fbf8fbfe)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__546(_arch 0 0 546(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622471151483 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 566))
	(_version ve4)
	(_time 1622471151484 2021.05.31 17:25:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0c080e0a5d5b5b1a040c1e565e0b090a050b080b08)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 567(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 567(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 567(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 568(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 568(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 569(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 569(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 569(_arch(_uni((i 2))))))
		(_prcs
			(line__574(_arch 0 0 574(_assignment(_trgt(4))(_sens(4)))))
			(line__576(_arch 1 0 576(_assignment(_trgt(0)))))
			(line__578(_arch 2 0 578(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622471451237 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622471451238 2021.05.31 17:30:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 02570a045555521754501558520506040704030457)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622471451264 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622471451265 2021.05.31 17:30:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 11444e17124513071643004a441714174716131447)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622471451322 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622471451323 2021.05.31 17:30:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 50045153060606450602470a005754565557585606)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622471451353 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622471451354 2021.05.31 17:30:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6f3a6e6f38386879693f29353f696b696b696a686d)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622471451444 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622471451445 2021.05.31 17:30:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bde8b2e8eceabaabefbbace7e8bbb9bbb8babfbbbb)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622471451561 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622471451562 2021.05.31 17:30:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3a6f693f626c6a2f6d352b606f3c3e3c3f3d383c38)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4682          1622471451695 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622471451696 2021.05.31 17:30:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c7939593c49092d1c5c2d29897c291c193c0c2c194)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 169(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 169(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 169(_ent (_in))))
				(_port(_int cin -2 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 171(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 171(_ent (_out))))
				(_port(_int carryout -2 0 172(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 177(_if 9)
		(_generate andingLoop 0 179(_for 6 )
			(_inst andLoop 0 181(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 180(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 180(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__185(_arch 0 0 185(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 188(_if 11)
		(_generate x_input 0 191(_for 7 )
			(_generate y_input 0 193(_for 8 )
				(_inst andLoop 0 195(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 194(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 192(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 194(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 202(_if 13)
			(_generate muliplication 0 205(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 192(_scalar (_to i 0 c 23))))
			(_prcs
				(line__199(_arch 1 0 199(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__200(_arch 2 0 200(_assignment(_trgt(6(0))))))
				(line__218(_arch 5 0 218(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000049 55 1164          1622471451878 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 275))
	(_version ve4)
	(_time 1622471451879 2021.05.31 17:30:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 732723727525246477713028267572752675727520)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__279(_arch 0 0 279(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622471451964 ripple
(_unit VHDL(bist 0 202(ripple 0 297))
	(_version ve4)
	(_time 1622471451965 2021.05.31 17:30:51)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c1949194c99796d6c4c3d39b99c6c2c6c5c7c3c7c8)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 307(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 308(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 309(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 298(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 299(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 299(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 300(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 300(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 301(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 301(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 302(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__306(_arch 0 0 306(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622471452098 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 340))
	(_version ve4)
	(_time 1622471452099 2021.05.31 17:30:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4e1b1e4c4d194f59491c5c1449481d481d484b494c)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 341(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 342(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 343(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 343(_arch(_uni))))
		(_prcs
			(line__346(_arch 0 0 346(_assignment(_trgt(6))(_sens(7)))))
			(line__347(_arch 1 0 347(_assignment(_trgt(3))(_sens(7)))))
			(line__348(_arch 2 0 348(_assignment(_trgt(5))(_sens(7)))))
			(line__349(_arch 3 0 349(_assignment(_trgt(4))(_sens(7)))))
			(line__351(_arch 4 0 351(_prcs(_trgt(7))(_sens(0)(1)(2)(7)(8))(_dssslsensitivity 1)(_mon))))
			(line__374(_arch 5 0 374(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622471452167 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 406))
	(_version ve4)
	(_time 1622471452168 2021.05.31 17:30:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8cd9de82dbdbdc9a888b9ed6888a8d8a888a888a89)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622471452288 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 428))
	(_version ve4)
	(_time 1622471452289 2021.05.31 17:30:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 194d4f1e154e4a0f4d4b0b434d1f1e1f4c1e1b1f1c)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 429(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 429(_arch(_uni))))
		(_prcs
			(line__431(_arch 0 0 431(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__443(_arch 1 0 443(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622471452432 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 463))
	(_version ve4)
	(_time 1622471452433 2021.05.31 17:30:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 96c2c19894c1c380959083c9c593c090c2919390c5)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 473(_ent((i 2)))))
				(_port(_int Clk -1 0 474(_ent (_in))))
				(_port(_int Q0 -1 0 475(_ent (_in))))
				(_port(_int Start -1 0 476(_ent (_in))))
				(_port(_int Load -1 0 477(_ent (_out))))
				(_port(_int Shift -1 0 478(_ent (_out))))
				(_port(_int AddA -1 0 479(_ent (_out))))
				(_port(_int Done -1 0 480(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 484(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 485(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 485(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 486(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 486(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 490(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 491(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 491(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 492(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 492(_ent (_out))))
				(_port(_int Clk -1 0 493(_ent (_in))))
				(_port(_int Load -1 0 494(_ent (_in))))
				(_port(_int Shift -1 0 495(_ent (_in))))
				(_port(_int Clear -1 0 496(_ent (_in))))
				(_port(_int SerIn -1 0 497(_ent (_in))))
			)
		)
	)
	(_inst C 0 503(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 505(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 507(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 509(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 511(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 467(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 467(_arch(_uni))))
		(_sig(_int Qout 2 0 467(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 468(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 468(_arch(_uni))))
		(_sig(_int Aout 3 0 468(_arch(_uni))))
		(_sig(_int Load -1 0 469(_arch(_uni))))
		(_sig(_int Shift -1 0 469(_arch(_uni))))
		(_sig(_int AddA -1 0 469(_arch(_uni))))
		(_prcs
			(line__513(_arch 0 0 513(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622471452521 checker
(_unit VHDL(resultcheck 0 519(checker 0 529))
	(_version ve4)
	(_time 1622471452522 2021.05.31 17:30:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f3a7a5a3f5a5a4e4f7f0b0a8a6f5f0f5fbf5f6f5f0)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__533(_arch 0 0 533(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622471452609 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 553))
	(_version ve4)
	(_time 1622471452610 2021.05.31 17:30:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 51050052520606475951430b035654575856555655)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 554(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 555(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 555(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 556(_arch(_uni((i 2))))))
		(_prcs
			(line__561(_arch 0 0 561(_assignment(_trgt(4))(_sens(4)))))
			(line__563(_arch 1 0 563(_assignment(_trgt(0)))))
			(line__565(_arch 2 0 565(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622471474888 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622471474889 2021.05.31 17:31:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5a5e5e595e0d0a4f0c084d000a5d5e5c5f5c5b5c0f)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622471474912 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622471474913 2021.05.31 17:31:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7a7e297a292e786c7d286b212f7c7f7c2c7d787f2c)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622471474965 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622471474966 2021.05.31 17:31:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a9aca4fef6ffffbcfffbbef3f9aeadafacaea1afff)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622471474980 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622471474981 2021.05.31 17:31:14)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b8bcb5ecb1efbfaebee8fee2e8bebcbebcbebdbfba)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622471475005 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622471475006 2021.05.31 17:31:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d7d3d484d580d0c185d1c68d82d1d3d1d2d0d5d1d1)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622471475033 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622471475034 2021.05.31 17:31:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f7f3f0a7f9a1a7e2a0f8e6ada2f1f3f1f2f0f5f1f5)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4682          1622471475068 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622471475069 2021.05.31 17:31:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 161313101441430014130349461340104211131045)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 169(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 169(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 169(_ent (_in))))
				(_port(_int cin -2 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 171(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 171(_ent (_out))))
				(_port(_int carryout -2 0 172(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 177(_if 9)
		(_generate andingLoop 0 179(_for 6 )
			(_inst andLoop 0 181(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 180(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 180(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__185(_arch 0 0 185(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 188(_if 11)
		(_generate x_input 0 191(_for 7 )
			(_generate y_input 0 193(_for 8 )
				(_inst andLoop 0 195(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 194(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 192(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 194(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 202(_if 13)
			(_generate muliplication 0 205(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 192(_scalar (_to i 0 c 23))))
			(_prcs
				(line__199(_arch 1 0 199(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__200(_arch 2 0 200(_assignment(_trgt(6(0))))))
				(line__218(_arch 5 0 218(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622471475106 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 245))
	(_version ve4)
	(_time 1622471475107 2021.05.31 17:31:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 35303730356362223331226f613360333032373334)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__247(_arch 0 0 247(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1164          1622471475185 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 275))
	(_version ve4)
	(_time 1622471475186 2021.05.31 17:31:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8386878d85d5d4948781c0d8d6858285d6858285d0)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__279(_arch 0 0 279(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622471475262 ripple
(_unit VHDL(bist 0 202(ripple 0 297))
	(_version ve4)
	(_time 1622471475263 2021.05.31 17:31:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d1d5d583d98786c6d4d3c38b89d6d2d6d5d7d3d7d8)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 307(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 308(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 309(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 298(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 299(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 299(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 300(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 300(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 301(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 301(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 302(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__306(_arch 0 0 306(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622471475386 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 340))
	(_version ve4)
	(_time 1622471475387 2021.05.31 17:31:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4e4a4a4c4d194f59491c5c1449481d481d484b494c)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 341(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 342(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 343(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 343(_arch(_uni))))
		(_prcs
			(line__346(_arch 0 0 346(_assignment(_trgt(6))(_sens(7)))))
			(line__347(_arch 1 0 347(_assignment(_trgt(3))(_sens(7)))))
			(line__348(_arch 2 0 348(_assignment(_trgt(5))(_sens(7)))))
			(line__349(_arch 3 0 349(_assignment(_trgt(4))(_sens(7)))))
			(line__351(_arch 4 0 351(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__374(_arch 5 0 374(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622471475466 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 406))
	(_version ve4)
	(_time 1622471475467 2021.05.31 17:31:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9d999b92cdcacd8b999a8fc7999b9c9b999b999b98)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622471475570 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 428))
	(_version ve4)
	(_time 1622471475571 2021.05.31 17:31:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code faffffaaaeada9ecaea8e8a0aefcfdfcaffdf8fcff)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 429(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 429(_arch(_uni))))
		(_prcs
			(line__431(_arch 0 0 431(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__443(_arch 1 0 443(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622471475713 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 463))
	(_version ve4)
	(_time 1622471475714 2021.05.31 17:31:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 97929c9994c0c281949182c8c492c191c3909291c4)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 473(_ent((i 2)))))
				(_port(_int Clk -1 0 474(_ent (_in))))
				(_port(_int Q0 -1 0 475(_ent (_in))))
				(_port(_int Start -1 0 476(_ent (_in))))
				(_port(_int Load -1 0 477(_ent (_out))))
				(_port(_int Shift -1 0 478(_ent (_out))))
				(_port(_int AddA -1 0 479(_ent (_out))))
				(_port(_int Done -1 0 480(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 484(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 485(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 485(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 486(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 486(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 490(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 491(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 491(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 492(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 492(_ent (_out))))
				(_port(_int Clk -1 0 493(_ent (_in))))
				(_port(_int Load -1 0 494(_ent (_in))))
				(_port(_int Shift -1 0 495(_ent (_in))))
				(_port(_int Clear -1 0 496(_ent (_in))))
				(_port(_int SerIn -1 0 497(_ent (_in))))
			)
		)
	)
	(_inst C 0 503(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 505(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 507(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 509(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 511(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 467(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 467(_arch(_uni))))
		(_sig(_int Qout 2 0 467(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 468(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 468(_arch(_uni))))
		(_sig(_int Aout 3 0 468(_arch(_uni))))
		(_sig(_int Load -1 0 469(_arch(_uni))))
		(_sig(_int Shift -1 0 469(_arch(_uni))))
		(_sig(_int AddA -1 0 469(_arch(_uni))))
		(_prcs
			(line__513(_arch 0 0 513(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622471475793 checker
(_unit VHDL(resultcheck 0 519(checker 0 529))
	(_version ve4)
	(_time 1622471475794 2021.05.31 17:31:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d5d0df87d58382c2d1d6968e80d3d6d3ddd3d0d3d6)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__533(_arch 0 0 533(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622471475873 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 553))
	(_version ve4)
	(_time 1622471475874 2021.05.31 17:31:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 33363e36326464253b332169613436353a34373437)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 554(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 555(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 555(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 556(_arch(_uni((i 2))))))
		(_prcs
			(line__561(_arch 0 0 561(_assignment(_trgt(4))(_sens(4)))))
			(line__563(_arch 1 0 563(_assignment(_trgt(0)))))
			(line__565(_arch 2 0 565(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622471498224 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622471498225 2021.05.31 17:31:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8a848b848eddda9fdcd89dd0da8d8e8c8f8c8b8cdf)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622471498236 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622471498237 2021.05.31 17:31:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9a94cc94c9ce988c9dc88bc1cf9c9f9ccc9d989fcc)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622471498287 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622471498288 2021.05.31 17:31:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c9c6c19c969f9fdc9f9bde9399cecdcfcccec1cf9f)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622471498322 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622471498323 2021.05.31 17:31:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e8e6e0bbe1bfeffeeeb8aeb2b8eeeceeeceeedefea)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622471498340 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622471498341 2021.05.31 17:31:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f8f6fea9f5afffeeaafee9a2adfefcfefdfffafefe)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622471498376 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622471498377 2021.05.31 17:31:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 17191410194147024018064d421113111210151115)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4682          1622471498432 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622471498433 2021.05.31 17:31:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 555a5757540200435750400a055003530152505306)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 169(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 169(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 169(_ent (_in))))
				(_port(_int cin -2 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 171(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 171(_ent (_out))))
				(_port(_int carryout -2 0 172(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 177(_if 9)
		(_generate andingLoop 0 179(_for 6 )
			(_inst andLoop 0 181(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 180(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 180(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__185(_arch 0 0 185(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 188(_if 11)
		(_generate x_input 0 191(_for 7 )
			(_generate y_input 0 193(_for 8 )
				(_inst andLoop 0 195(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 194(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 192(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 194(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 202(_if 13)
			(_generate muliplication 0 205(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 192(_scalar (_to i 0 c 23))))
			(_prcs
				(line__199(_arch 1 0 199(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__200(_arch 2 0 200(_assignment(_trgt(6(0))))))
				(line__218(_arch 5 0 218(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622471498474 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 245))
	(_version ve4)
	(_time 1622471498475 2021.05.31 17:31:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 848b818a85d2d393828093ded082d1828183868285)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__247(_arch 0 0 247(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1164          1622471498551 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 275))
	(_version ve4)
	(_time 1622471498552 2021.05.31 17:31:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c3ccc096c59594d4c7c1809896c5c2c596c5c2c590)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__279(_arch 0 0 279(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622471498634 ripple
(_unit VHDL(bist 0 202(ripple 0 297))
	(_version ve4)
	(_time 1622471498635 2021.05.31 17:31:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 111f1116194746061413034b491612161517131718)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 307(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 308(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 309(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 298(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 299(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 299(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 300(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 300(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 301(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 301(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 302(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__306(_arch 0 0 306(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622471498768 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 340))
	(_version ve4)
	(_time 1622471498769 2021.05.31 17:31:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9d939c929fca9c8a9acf8fc79a9bce9bce9b989a9f)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 341(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 342(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 343(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 343(_arch(_uni))))
		(_prcs
			(line__346(_arch 0 0 346(_assignment(_trgt(6))(_sens(7)))))
			(line__347(_arch 1 0 347(_assignment(_trgt(3))(_sens(7)))))
			(line__348(_arch 2 0 348(_assignment(_trgt(5))(_sens(7)))))
			(line__349(_arch 3 0 349(_assignment(_trgt(4))(_sens(7)))))
			(line__351(_arch 4 0 351(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__374(_arch 5 0 374(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622471498843 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 406))
	(_version ve4)
	(_time 1622471498844 2021.05.31 17:31:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ece2efbfbbbbbcfae8ebfeb6e8eaedeae8eae8eae9)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622471498940 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 428))
	(_version ve4)
	(_time 1622471498941 2021.05.31 17:31:38)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4946484b451e1a5f1d1b5b131d4f4e4f1c4e4b4f4c)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 429(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 429(_arch(_uni))))
		(_prcs
			(line__431(_arch 0 0 431(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__443(_arch 1 0 443(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622471499080 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 463))
	(_version ve4)
	(_time 1622471499081 2021.05.31 17:31:39)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d6d9d685d48183c0d5d0c38985d380d082d1d3d085)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 473(_ent((i 2)))))
				(_port(_int Clk -1 0 474(_ent (_in))))
				(_port(_int Q0 -1 0 475(_ent (_in))))
				(_port(_int Start -1 0 476(_ent (_in))))
				(_port(_int Load -1 0 477(_ent (_out))))
				(_port(_int Shift -1 0 478(_ent (_out))))
				(_port(_int AddA -1 0 479(_ent (_out))))
				(_port(_int Done -1 0 480(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 484(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 485(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 485(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 486(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 486(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 490(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 491(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 491(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 492(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 492(_ent (_out))))
				(_port(_int Clk -1 0 493(_ent (_in))))
				(_port(_int Load -1 0 494(_ent (_in))))
				(_port(_int Shift -1 0 495(_ent (_in))))
				(_port(_int Clear -1 0 496(_ent (_in))))
				(_port(_int SerIn -1 0 497(_ent (_in))))
			)
		)
	)
	(_inst C 0 503(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 505(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 507(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 509(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 511(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 467(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 467(_arch(_uni))))
		(_sig(_int Qout 2 0 467(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 468(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 468(_arch(_uni))))
		(_sig(_int Aout 3 0 468(_arch(_uni))))
		(_sig(_int Load -1 0 469(_arch(_uni))))
		(_sig(_int Shift -1 0 469(_arch(_uni))))
		(_sig(_int AddA -1 0 469(_arch(_uni))))
		(_prcs
			(line__513(_arch 0 0 513(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622471499158 checker
(_unit VHDL(resultcheck 0 519(checker 0 529))
	(_version ve4)
	(_time 1622471499159 2021.05.31 17:31:39)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 343b3231356263233037776f613237323c32313237)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__533(_arch 0 0 533(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622471499232 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 553))
	(_version ve4)
	(_time 1622471499233 2021.05.31 17:31:39)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 727d7273722525647a726028207577747b75767576)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 554(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 555(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 555(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 556(_arch(_uni((i 2))))))
		(_prcs
			(line__561(_arch 0 0 561(_assignment(_trgt(4))(_sens(4)))))
			(line__563(_arch 1 0 563(_assignment(_trgt(0)))))
			(line__565(_arch 2 0 565(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622471624796 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622471624797 2021.05.31 17:33:44)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ededb9beecbabdf8bbbffab7bdeae9ebe8ebecebb8)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622471624819 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622471624820 2021.05.31 17:33:44)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0c0c0c0b5d580e1a0b5e1d57590a090a5a0b0e095a)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622471624850 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622471624851 2021.05.31 17:33:44)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2b2a752f2f7d7d3e7d793c717b2c2f2d2e2c232d7d)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622471624863 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622471624864 2021.05.31 17:33:44)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3b3b653e686c3c2d3d6b7d616b3d3f3d3f3d3e3c39)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622471624884 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622471624885 2021.05.31 17:33:44)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4a4a1a491e1d4d5c184c5b101f4c4e4c4f4d484c4c)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622471624921 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622471624922 2021.05.31 17:33:44)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6a6a3e6a323c3a7f3d657b303f6c6e6c6f6d686c68)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4682          1622471624985 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622471624986 2021.05.31 17:33:44)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a8a9fdfea4fffdbeaaadbdf7f8adfeaefcafadaefb)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 169(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 169(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 169(_ent (_in))))
				(_port(_int cin -2 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 171(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 171(_ent (_out))))
				(_port(_int carryout -2 0 172(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 177(_if 9)
		(_generate andingLoop 0 179(_for 6 )
			(_inst andLoop 0 181(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 180(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 180(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__185(_arch 0 0 185(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 188(_if 11)
		(_generate x_input 0 191(_for 7 )
			(_generate y_input 0 193(_for 8 )
				(_inst andLoop 0 195(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 194(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 192(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 194(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 202(_if 13)
			(_generate muliplication 0 205(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 192(_scalar (_to i 0 c 23))))
			(_prcs
				(line__199(_arch 1 0 199(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__200(_arch 2 0 200(_assignment(_trgt(6(0))))))
				(line__218(_arch 5 0 218(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622471625044 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 245))
	(_version ve4)
	(_time 1622471625045 2021.05.31 17:33:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e7e6b5b4e5b1b0f0e1e3f0bdb3e1b2e1e2e0e5e1e6)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__247(_arch 0 0 247(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1164          1622471625086 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 275))
	(_version ve4)
	(_time 1622471625087 2021.05.31 17:33:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 16161411154041011214554d431017104310171045)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__279(_arch 0 0 279(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622471625119 ripple
(_unit VHDL(bist 0 202(ripple 0 297))
	(_version ve4)
	(_time 1622471625120 2021.05.31 17:33:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 35343730396362223037276f6d323632313337333c)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 307(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 308(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 309(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 298(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 299(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 299(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 300(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 300(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 301(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 301(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 302(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__306(_arch 0 0 306(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622471625161 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 340))
	(_version ve4)
	(_time 1622471625162 2021.05.31 17:33:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 64656764363365736336763e636237623762616366)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 341(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 342(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 343(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 343(_arch(_uni))))
		(_prcs
			(line__346(_arch 0 0 346(_assignment(_trgt(6))(_sens(7)))))
			(line__347(_arch 1 0 347(_assignment(_trgt(3))(_sens(7)))))
			(line__348(_arch 2 0 348(_assignment(_trgt(5))(_sens(7)))))
			(line__349(_arch 3 0 349(_assignment(_trgt(4))(_sens(7)))))
			(line__351(_arch 4 0 351(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__374(_arch 5 0 374(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622471625220 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 406))
	(_version ve4)
	(_time 1622471625221 2021.05.31 17:33:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a2a3a3f5a4f5f2b4a6a5b0f8a6a4a3a4a6a4a6a4a7)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622471625245 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 428))
	(_version ve4)
	(_time 1622471625246 2021.05.31 17:33:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b2b2b0e6b5e5e1a4e6e0a0e8e6b4b5b4e7b5b0b4b7)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 429(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 429(_arch(_uni))))
		(_prcs
			(line__431(_arch 0 0 431(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__443(_arch 1 0 443(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622471625286 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 463))
	(_version ve4)
	(_time 1622471625287 2021.05.31 17:33:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e1e1e2b3e4b6b4f7e2e7f4beb2e4b7e7b5e6e4e7b2)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 473(_ent((i 2)))))
				(_port(_int Clk -1 0 474(_ent (_in))))
				(_port(_int Q0 -1 0 475(_ent (_in))))
				(_port(_int Start -1 0 476(_ent (_in))))
				(_port(_int Load -1 0 477(_ent (_out))))
				(_port(_int Shift -1 0 478(_ent (_out))))
				(_port(_int AddA -1 0 479(_ent (_out))))
				(_port(_int Done -1 0 480(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 484(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 485(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 485(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 486(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 486(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 490(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 491(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 491(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 492(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 492(_ent (_out))))
				(_port(_int Clk -1 0 493(_ent (_in))))
				(_port(_int Load -1 0 494(_ent (_in))))
				(_port(_int Shift -1 0 495(_ent (_in))))
				(_port(_int Clear -1 0 496(_ent (_in))))
				(_port(_int SerIn -1 0 497(_ent (_in))))
			)
		)
	)
	(_inst C 0 503(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 505(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 507(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 509(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 511(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 467(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 467(_arch(_uni))))
		(_sig(_int Qout 2 0 467(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 468(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 468(_arch(_uni))))
		(_sig(_int Aout 3 0 468(_arch(_uni))))
		(_sig(_int Load -1 0 469(_arch(_uni))))
		(_sig(_int Shift -1 0 469(_arch(_uni))))
		(_sig(_int AddA -1 0 469(_arch(_uni))))
		(_prcs
			(line__513(_arch 0 0 513(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622471625334 checker
(_unit VHDL(resultcheck 0 519(checker 0 529))
	(_version ve4)
	(_time 1622471625335 2021.05.31 17:33:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 10101317154647071413534b451613161816151613)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__533(_arch 0 0 533(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622471625384 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 553))
	(_version ve4)
	(_time 1622471625385 2021.05.31 17:33:45)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3e3e3b3b69696928363e2c646c393b3837393a393a)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 554(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 555(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 555(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 556(_arch(_uni((i 2))))))
		(_prcs
			(line__561(_arch 0 0 561(_assignment(_trgt(4))(_sens(4)))))
			(line__563(_arch 1 0 563(_assignment(_trgt(0)))))
			(line__565(_arch 2 0 565(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622472382378 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622472382379 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 46161244151116531014511c164142404340474013)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622472382400 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622472382401 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 56065554520254405104470d035053500051545300)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622472382442 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622472382443 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 85d4d88bd6d3d390d3d792dfd582818380828d83d3)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622472382455 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622472382456 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 95c5c89a91c2928393c5d3cfc59391939193909297)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622472382481 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622472382482 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a4f4f7f2a5f3a3b2f6a2b5fef1a2a0a2a1a3a6a2a2)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622472382504 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622472382505 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c3939496c99593d694ccd29996c5c7c5c6c4c1c5c1)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4682          1622472382558 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622472382559 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f2a3a4a3f4a5a7e4f0f7e7ada2f7a4f4a6f5f7f4a1)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 7)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 169(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 169(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 169(_ent (_in))))
				(_port(_int cin -2 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 171(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 171(_ent (_out))))
				(_port(_int carryout -2 0 172(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 177(_if 9)
		(_generate andingLoop 0 179(_for 6 )
			(_inst andLoop 0 181(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 180(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 180(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__185(_arch 0 0 185(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 188(_if 11)
		(_generate x_input 0 191(_for 7 )
			(_generate y_input 0 193(_for 8 )
				(_inst andLoop 0 195(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 194(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 192(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 194(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 202(_if 13)
			(_generate muliplication 0 205(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 7)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 192(_scalar (_to i 0 c 23))))
			(_prcs
				(line__199(_arch 1 0 199(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__200(_arch 2 0 200(_assignment(_trgt(6(0))))))
				(line__218(_arch 5 0 218(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622472382599 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 245))
	(_version ve4)
	(_time 1622472382600 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 21707325257776362725367b752774272426232720)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__247(_arch 0 0 247(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1164          1622472382637 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 275))
	(_version ve4)
	(_time 1622472382638 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 40111442451617574442031b154641461546414613)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__279(_arch 0 0 279(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000047 55 1514          1622472382655 ripple
(_unit VHDL(bist 0 202(ripple 0 297))
	(_version ve4)
	(_time 1622472382656 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 50000453590607475552420a085753575456525659)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 307(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 308(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 309(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 298(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 299(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 299(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 300(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 300(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 301(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 301(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 302(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__306(_arch 0 0 306(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622472382693 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 340))
	(_version ve4)
	(_time 1622472382694 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7f2f2a7e7f287e68782d6d2578792c792c797a787d)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 341(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 342(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 343(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 343(_arch(_uni))))
		(_prcs
			(line__346(_arch 0 0 346(_assignment(_trgt(6))(_sens(7)))))
			(line__347(_arch 1 0 347(_assignment(_trgt(3))(_sens(7)))))
			(line__348(_arch 2 0 348(_assignment(_trgt(5))(_sens(7)))))
			(line__349(_arch 3 0 349(_assignment(_trgt(4))(_sens(7)))))
			(line__351(_arch 4 0 351(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__374(_arch 5 0 374(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622472382746 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 406))
	(_version ve4)
	(_time 1622472382747 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code aefef9f9fff9feb8aaa9bcf4aaa8afa8aaa8aaa8ab)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622472382768 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 428))
	(_version ve4)
	(_time 1622472382769 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code cd9c99989c9a9edb999fdf9799cbcacb98cacfcbc8)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 429(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 429(_arch(_uni))))
		(_prcs
			(line__431(_arch 0 0 431(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__443(_arch 1 0 443(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622472382795 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 463))
	(_version ve4)
	(_time 1622472382796 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dd8c888e8d8a88cbdedbc8828ed88bdb89dad8db8e)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 473(_ent((i 2)))))
				(_port(_int Clk -1 0 474(_ent (_in))))
				(_port(_int Q0 -1 0 475(_ent (_in))))
				(_port(_int Start -1 0 476(_ent (_in))))
				(_port(_int Load -1 0 477(_ent (_out))))
				(_port(_int Shift -1 0 478(_ent (_out))))
				(_port(_int AddA -1 0 479(_ent (_out))))
				(_port(_int Done -1 0 480(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 484(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 485(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 485(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 486(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 486(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 490(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 491(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 491(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 492(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 492(_ent (_out))))
				(_port(_int Clk -1 0 493(_ent (_in))))
				(_port(_int Load -1 0 494(_ent (_in))))
				(_port(_int Shift -1 0 495(_ent (_in))))
				(_port(_int Clear -1 0 496(_ent (_in))))
				(_port(_int SerIn -1 0 497(_ent (_in))))
			)
		)
	)
	(_inst C 0 503(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 505(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 507(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 509(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 511(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 467(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 467(_arch(_uni))))
		(_sig(_int Qout 2 0 467(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 468(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 468(_arch(_uni))))
		(_sig(_int Aout 3 0 468(_arch(_uni))))
		(_sig(_int Load -1 0 469(_arch(_uni))))
		(_sig(_int Shift -1 0 469(_arch(_uni))))
		(_sig(_int AddA -1 0 469(_arch(_uni))))
		(_prcs
			(line__513(_arch 0 0 513(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622472382837 checker
(_unit VHDL(resultcheck 0 519(checker 0 529))
	(_version ve4)
	(_time 1622472382838 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0c0b0e0a5a5a5b1b080f4f57590a0f0a040a090a0f)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__533(_arch 0 0 533(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622472382873 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 553))
	(_version ve4)
	(_time 1622472382874 2021.05.31 17:46:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2b2c2f2f7b7c7c3d232b3971792c2e2d222c2f2c2f)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 554(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 555(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 555(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 556(_arch(_uni((i 2))))))
		(_prcs
			(line__561(_arch 0 0 561(_assignment(_trgt(4))(_sens(4)))))
			(line__563(_arch 1 0 563(_assignment(_trgt(0)))))
			(line__565(_arch 2 0 565(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622472416775 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622472416776 2021.05.31 17:46:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9d9398929ccacd88cbcf8ac7cd9a999b989b9c9bc8)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622472416799 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622472416800 2021.05.31 17:46:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bcb2eee9ede8beaabbeeade7e9bab9baeabbbeb9ea)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622472416826 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622472416827 2021.05.31 17:46:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ccc3c099c99a9ad99a9edb969ccbc8cac9cbc4ca9a)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622472416837 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622472416838 2021.05.31 17:46:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dcd2d08e8e8bdbcada8c9a868cdad8dad8dad9dbde)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622472416860 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622472416861 2021.05.31 17:46:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ebe5e9b9bcbcecfdb9edfab1beedefedeeece9eded)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622472416885 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622472416886 2021.05.31 17:46:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0a040d0c525c5a1f5d051b505f0c0e0c0f0d080c08)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4682          1622472416933 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622472416934 2021.05.31 17:46:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 39363f3d346e6c2f3b3c2c66693c6f3f6d3e3c3f6a)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 169(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 169(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 169(_ent (_in))))
				(_port(_int cin -2 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 171(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 171(_ent (_out))))
				(_port(_int carryout -2 0 172(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 177(_if 9)
		(_generate andingLoop 0 179(_for 6 )
			(_inst andLoop 0 181(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 180(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 180(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__185(_arch 0 0 185(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 188(_if 11)
		(_generate x_input 0 191(_for 7 )
			(_generate y_input 0 193(_for 8 )
				(_inst andLoop 0 195(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 194(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 192(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 194(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 202(_if 13)
			(_generate muliplication 0 205(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 192(_scalar (_to i 0 c 23))))
			(_prcs
				(line__199(_arch 1 0 199(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__200(_arch 2 0 200(_assignment(_trgt(6(0))))))
				(line__218(_arch 5 0 218(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622472416983 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 245))
	(_version ve4)
	(_time 1622472416984 2021.05.31 17:46:56)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 68676968653e3f7f6e6c7f323c6e3d6e6d6f6a6e69)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__247(_arch 0 0 247(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1164          1622472417018 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 275))
	(_version ve4)
	(_time 1622472417019 2021.05.31 17:46:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9798909895c1c0809395d4ccc2919691c2919691c4)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__279(_arch 0 0 279(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
V 000047 55 1514          1622472417047 ripple
(_unit VHDL(bist 0 202(ripple 0 297))
	(_version ve4)
	(_time 1622472417048 2021.05.31 17:46:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a7a9a0f0a9f1f0b0a2a5b5fdffa0a4a0a3a1a5a1ae)
	(_ent
		(_time 1622233722741)
	)
	(_inst G1 0 307(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 308(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 309(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 298(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 299(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 299(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 300(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 300(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 301(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 301(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 302(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__306(_arch 0 0 306(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . ripple 3 -1)
)
I 000051 55 1667          1622472417082 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 340))
	(_version ve4)
	(_time 1622472417083 2021.05.31 17:46:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d6d8d0848681d7c1d184c48cd1d085d085d0d3d1d4)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 341(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 342(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 343(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 343(_arch(_uni))))
		(_prcs
			(line__346(_arch 0 0 346(_assignment(_trgt(6))(_sens(7)))))
			(line__347(_arch 1 0 347(_assignment(_trgt(3))(_sens(7)))))
			(line__348(_arch 2 0 348(_assignment(_trgt(5))(_sens(7)))))
			(line__349(_arch 3 0 349(_assignment(_trgt(4))(_sens(7)))))
			(line__351(_arch 4 0 351(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__374(_arch 5 0 374(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622472417133 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 406))
	(_version ve4)
	(_time 1622472417134 2021.05.31 17:46:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 040a0302045354120003165e000205020002000201)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622472417155 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 428))
	(_version ve4)
	(_time 1622472417156 2021.05.31 17:46:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 141b1013154347024046064e401213124113161211)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 429(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 429(_arch(_uni))))
		(_prcs
			(line__431(_arch 0 0 431(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__443(_arch 1 0 443(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622472417194 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 463))
	(_version ve4)
	(_time 1622472417195 2021.05.31 17:46:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 434c4640441416554045561c104615451744464510)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 473(_ent((i 2)))))
				(_port(_int Clk -1 0 474(_ent (_in))))
				(_port(_int Q0 -1 0 475(_ent (_in))))
				(_port(_int Start -1 0 476(_ent (_in))))
				(_port(_int Load -1 0 477(_ent (_out))))
				(_port(_int Shift -1 0 478(_ent (_out))))
				(_port(_int AddA -1 0 479(_ent (_out))))
				(_port(_int Done -1 0 480(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 484(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 485(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 485(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 486(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 486(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 490(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 491(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 491(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 492(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 492(_ent (_out))))
				(_port(_int Clk -1 0 493(_ent (_in))))
				(_port(_int Load -1 0 494(_ent (_in))))
				(_port(_int Shift -1 0 495(_ent (_in))))
				(_port(_int Clear -1 0 496(_ent (_in))))
				(_port(_int SerIn -1 0 497(_ent (_in))))
			)
		)
	)
	(_inst C 0 503(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 505(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 507(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 509(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 511(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 467(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 467(_arch(_uni))))
		(_sig(_int Qout 2 0 467(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 468(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 468(_arch(_uni))))
		(_sig(_int Aout 3 0 468(_arch(_uni))))
		(_sig(_int Load -1 0 469(_arch(_uni))))
		(_sig(_int Shift -1 0 469(_arch(_uni))))
		(_sig(_int AddA -1 0 469(_arch(_uni))))
		(_prcs
			(line__513(_arch 0 0 513(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622472417238 checker
(_unit VHDL(resultcheck 0 519(checker 0 529))
	(_version ve4)
	(_time 1622472417239 2021.05.31 17:46:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 727d76737524256576713129277471747a74777471)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__533(_arch 0 0 533(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622472417283 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 553))
	(_version ve4)
	(_time 1622472417284 2021.05.31 17:46:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a1aea3f6a2f6f6b7a9a1b3fbf3a6a4a7a8a6a5a6a5)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 554(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 555(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 555(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 556(_arch(_uni((i 2))))))
		(_prcs
			(line__561(_arch 0 0 561(_assignment(_trgt(4))(_sens(4)))))
			(line__563(_arch 1 0 563(_assignment(_trgt(0)))))
			(line__565(_arch 2 0 565(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622476088182 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622476088183 2021.05.31 18:48:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0b055b0d0c5c5b1e5d591c515b0c0f0d0e0d0a0d5e)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622476088230 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622476088231 2021.05.31 18:48:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3a343d3e696e382c3d682b616f3c3f3c6c3d383f6c)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622476088270 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622476088271 2021.05.31 18:48:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 69663069363f3f7c3f3b7e33396e6d6f6c6e616f3f)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622476088285 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622476088286 2021.05.31 18:48:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 79772078712e7e6f7f293f23297f7d7f7d7f7c7e7b)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622476088309 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622476088310 2021.05.31 18:48:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8886df8785df8f9eda8e99d2dd8e8c8e8d8f8a8e8e)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622476088344 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622476088345 2021.05.31 18:48:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a8a6fbffa9fef8bdffa7b9f2fdaeacaeadafaaaeaa)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4682          1622476088418 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622476088419 2021.05.31 18:48:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f6f9a4a7f4a1a3e0f4f3e3a9a6f3a0f0a2f1f3f0a5)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 169(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 169(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 169(_ent (_in))))
				(_port(_int cin -2 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 171(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 171(_ent (_out))))
				(_port(_int carryout -2 0 172(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 177(_if 9)
		(_generate andingLoop 0 179(_for 6 )
			(_inst andLoop 0 181(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 180(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 180(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__185(_arch 0 0 185(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 188(_if 11)
		(_generate x_input 0 191(_for 7 )
			(_generate y_input 0 193(_for 8 )
				(_inst andLoop 0 195(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 194(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 192(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 194(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 202(_if 13)
			(_generate muliplication 0 205(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 192(_scalar (_to i 0 c 23))))
			(_prcs
				(line__199(_arch 1 0 199(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__200(_arch 2 0 200(_assignment(_trgt(6(0))))))
				(line__218(_arch 5 0 218(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622476088477 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 245))
	(_version ve4)
	(_time 1622476088478 2021.05.31 18:48:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 343b6231356263233230236e603261323133363235)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__247(_arch 0 0 247(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1164          1622476088507 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 275))
	(_version ve4)
	(_time 1622476088508 2021.05.31 18:48:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 535c03505505044457511008065552550655525500)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__279(_arch 0 0 279(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622476088609 tb
(_unit VHDL(pmutl_test 0 293(tb 0 297))
	(_version ve4)
	(_time 1622476088610 2021.05.31 18:48:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b1bee3e5e4e7e0a6b4b3f2e8b6b6b5b7b4b6b2b6b5)
	(_ent
		(_time 1622476088535)
	)
	(_inst G1 0 307(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 308(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 309(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 298(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 299(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 299(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 300(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 300(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 301(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 301(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 302(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__306(_arch 0 0 306(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000051 55 1667          1622476088784 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 340))
	(_version ve4)
	(_time 1622476088785 2021.05.31 18:48:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6d633d6d6f3a6c7a6a3f7f376a6b3e6b3e6b686a6f)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 341(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 342(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 343(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 343(_arch(_uni))))
		(_prcs
			(line__346(_arch 0 0 346(_assignment(_trgt(6))(_sens(7)))))
			(line__347(_arch 1 0 347(_assignment(_trgt(3))(_sens(7)))))
			(line__348(_arch 2 0 348(_assignment(_trgt(5))(_sens(7)))))
			(line__349(_arch 3 0 349(_assignment(_trgt(4))(_sens(7)))))
			(line__351(_arch 4 0 351(_prcs(_trgt(7))(_sens(0)(1)(2)(7)(8))(_dssslsensitivity 1)(_mon))))
			(line__374(_arch 5 0 374(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622476088863 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 406))
	(_version ve4)
	(_time 1622476088864 2021.05.31 18:48:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code aba5f9fcfdfcfbbdafacb9f1afadaaadafadafadae)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622476088999 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 428))
	(_version ve4)
	(_time 1622476089000 2021.05.31 18:48:08)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 38376e3d356f6b2e6c6a2a626c3e3f3e6d3f3a3e3d)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 429(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 429(_arch(_uni))))
		(_prcs
			(line__431(_arch 0 0 431(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__443(_arch 1 0 443(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622476089180 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 463))
	(_version ve4)
	(_time 1622476089181 2021.05.31 18:48:09)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f3fca4a2f4a4a6e5f0f5e6aca0f6a5f5a7f4f6f5a0)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 473(_ent((i 2)))))
				(_port(_int Clk -1 0 474(_ent (_in))))
				(_port(_int Q0 -1 0 475(_ent (_in))))
				(_port(_int Start -1 0 476(_ent (_in))))
				(_port(_int Load -1 0 477(_ent (_out))))
				(_port(_int Shift -1 0 478(_ent (_out))))
				(_port(_int AddA -1 0 479(_ent (_out))))
				(_port(_int Done -1 0 480(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 484(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 485(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 485(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 486(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 486(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 490(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 491(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 491(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 492(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 492(_ent (_out))))
				(_port(_int Clk -1 0 493(_ent (_in))))
				(_port(_int Load -1 0 494(_ent (_in))))
				(_port(_int Shift -1 0 495(_ent (_in))))
				(_port(_int Clear -1 0 496(_ent (_in))))
				(_port(_int SerIn -1 0 497(_ent (_in))))
			)
		)
	)
	(_inst C 0 503(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 505(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 507(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 509(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 511(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 467(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 467(_arch(_uni))))
		(_sig(_int Qout 2 0 467(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 468(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 468(_arch(_uni))))
		(_sig(_int Aout 3 0 468(_arch(_uni))))
		(_sig(_int Load -1 0 469(_arch(_uni))))
		(_sig(_int Shift -1 0 469(_arch(_uni))))
		(_sig(_int AddA -1 0 469(_arch(_uni))))
		(_prcs
			(line__513(_arch 0 0 513(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622476089277 checker
(_unit VHDL(resultcheck 0 519(checker 0 529))
	(_version ve4)
	(_time 1622476089278 2021.05.31 18:48:09)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 515e0652550706465552120a045752575957545752)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__533(_arch 0 0 533(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622476089366 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 553))
	(_version ve4)
	(_time 1622476089367 2021.05.31 18:48:09)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code afa0fef8fbf8f8b9a7afbdf5fda8aaa9a6a8aba8ab)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 554(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 555(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 555(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 556(_arch(_uni((i 2))))))
		(_prcs
			(line__561(_arch 0 0 561(_assignment(_trgt(4))(_sens(4)))))
			(line__563(_arch 1 0 563(_assignment(_trgt(0)))))
			(line__565(_arch 2 0 565(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622476870922 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622476870923 2021.05.31 19:01:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a9a8fafef5fef9bcfffbbef3f9aeadafacafa8affc)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622476870938 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622476870939 2021.05.31 19:01:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b9b8bdecb2edbbafbeeba8e2ecbfbcbfefbebbbcef)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622476870972 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622476870973 2021.05.31 19:01:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d8d8828a868e8ecd8e8acf8288dfdcdedddfd0de8e)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622476870986 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622476870987 2021.05.31 19:01:10)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e8e9b2bbe1bfeffeeeb8aeb2b8eeeceeeceeedefea)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622476871021 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622476871022 2021.05.31 19:01:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 07065200055000115501165d520103010200050101)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622476871049 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622476871050 2021.05.31 19:01:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 26277722297076337129377c732022202321242024)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4682          1622476871123 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622476871124 2021.05.31 19:01:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 65653564643230736760703a356033633162606336)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 169(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 169(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 169(_ent (_in))))
				(_port(_int cin -2 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 171(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 171(_ent (_out))))
				(_port(_int carryout -2 0 172(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 177(_if 9)
		(_generate andingLoop 0 179(_for 6 )
			(_inst andLoop 0 181(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 180(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 180(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__185(_arch 0 0 185(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 188(_if 11)
		(_generate x_input 0 191(_for 7 )
			(_generate y_input 0 193(_for 8 )
				(_inst andLoop 0 195(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 194(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 192(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 194(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 202(_if 13)
			(_generate muliplication 0 205(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 192(_scalar (_to i 0 c 23))))
			(_prcs
				(line__199(_arch 1 0 199(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__200(_arch 2 0 200(_assignment(_trgt(6(0))))))
				(line__218(_arch 5 0 218(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622476871163 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 245))
	(_version ve4)
	(_time 1622476871164 2021.05.31 19:01:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9494c39b95c2c383929083cec092c1929193969295)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__247(_arch 0 0 247(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1164          1622476871202 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 275))
	(_version ve4)
	(_time 1622476871203 2021.05.31 19:01:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b3b3e2e7b5e5e4a4b7b1f0e8e6b5b2b5e6b5b2b5e0)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__279(_arch 0 0 279(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622476871231 tb
(_unit VHDL(pmutl_test 0 293(tb 0 297))
	(_version ve4)
	(_time 1622476871232 2021.05.31 19:01:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d2d28180848483c5d7d0918bd5d5d6d4d7d5d1d5d6)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 307(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 308(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 309(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 298(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 299(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 299(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 300(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 300(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 301(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 301(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 302(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__306(_arch 0 0 306(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000051 55 1667          1622476871269 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 340))
	(_version ve4)
	(_time 1622476871270 2021.05.31 19:01:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 01005607565600160653135b060752075207040603)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 341(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 342(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 343(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 343(_arch(_uni))))
		(_prcs
			(line__346(_arch 0 0 346(_assignment(_trgt(6))(_sens(7)))))
			(line__347(_arch 1 0 347(_assignment(_trgt(3))(_sens(7)))))
			(line__348(_arch 2 0 348(_assignment(_trgt(5))(_sens(7)))))
			(line__349(_arch 3 0 349(_assignment(_trgt(4))(_sens(7)))))
			(line__351(_arch 4 0 351(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__374(_arch 5 0 374(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622476871306 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 406))
	(_version ve4)
	(_time 1622476871307 2021.05.31 19:01:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 20217524247770362427327a242621262426242625)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622476871363 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 428))
	(_version ve4)
	(_time 1622476871364 2021.05.31 19:01:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5f5f095c0c080c490b0d4d050b5958590a585d595a)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 429(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 429(_arch(_uni))))
		(_prcs
			(line__431(_arch 0 0 431(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__443(_arch 1 0 443(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4763          1622476871418 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 463))
	(_version ve4)
	(_time 1622476871419 2021.05.31 19:01:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7e7e297e2f292b687d786b212d7b28782a797b782d)
	(_ent
		(_time 1622224091407)
	)
	(_comp
		(Controller
			(_object
				(_gen(_int N -2 0 473(_ent((i 2)))))
				(_port(_int Clk -1 0 474(_ent (_in))))
				(_port(_int Q0 -1 0 475(_ent (_in))))
				(_port(_int Start -1 0 476(_ent (_in))))
				(_port(_int Load -1 0 477(_ent (_out))))
				(_port(_int Shift -1 0 478(_ent (_out))))
				(_port(_int AddA -1 0 479(_ent (_out))))
				(_port(_int Done -1 0 480(_ent (_out))))
			)
		)
		(AdderN
			(_object
				(_gen(_int N -2 0 484(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 485(_array -1((_dto c 1 i 0)))))
				(_port(_int A 4 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~132 0 485(_array -1((_dto c 2 i 0)))))
				(_port(_int B 5 0 485(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 486(_array -1((_dto c 3 i 0)))))
				(_port(_int S 6 0 486(_ent (_out))))
			)
		)
		(RegN
			(_object
				(_gen(_int N -2 0 490(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 491(_array -1((_dto c 4 i 0)))))
				(_port(_int Din 4 0 491(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~136 0 492(_array -1((_dto c 5 i 0)))))
				(_port(_int Dout 5 0 492(_ent (_out))))
				(_port(_int Clk -1 0 493(_ent (_in))))
				(_port(_int Load -1 0 494(_ent (_in))))
				(_port(_int Shift -1 0 495(_ent (_in))))
				(_port(_int Clear -1 0 496(_ent (_in))))
				(_port(_int SerIn -1 0 497(_ent (_in))))
			)
		)
	)
	(_inst C 0 503(_comp Controller)
		(_gen
			((N)((i 2)))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
		(_use(_ent . Controller)
			(_gen
				((N)((i 2)))
			)
		)
	)
	(_inst A 0 505(_comp AdderN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
		(_use(_ent . AdderN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
			)
		)
	)
	(_inst M 0 507(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)((i 2)))
			((Clear)((i 2)))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst Q 0 509(_comp RegN)
		(_gen
			((N)((i 4)))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)((i 2)))
			((SerIn)(Aout(0)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 4)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_inst ACC 0 511(_comp RegN)
		(_gen
			((N)((i 5)))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)((i 2)))
		)
		(_use(_ent . RegN)
			(_gen
				((N)((i 5)))
			)
			(_port
				((Din)(Din))
				((Dout)(Dout))
				((Clk)(Clk))
				((Load)(Load))
				((Shift)(Shift))
				((Clear)(Clear))
				((SerIn)(SerIn))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 467(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 467(_arch(_uni))))
		(_sig(_int Qout 2 0 467(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 468(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 468(_arch(_uni))))
		(_sig(_int Aout 3 0 468(_arch(_uni))))
		(_sig(_int Load -1 0 469(_arch(_uni))))
		(_sig(_int Shift -1 0 469(_arch(_uni))))
		(_sig(_int AddA -1 0 469(_arch(_uni))))
		(_prcs
			(line__513(_arch 0 0 513(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 6 -1)
)
I 000048 55 1063          1622476871457 checker
(_unit VHDL(resultcheck 0 519(checker 0 529))
	(_version ve4)
	(_time 1622476871458 2021.05.31 19:01:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bdbdebe9ecebeaaab9befee6e8bbbebbb5bbb8bbbe)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__533(_arch 0 0 533(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622476871498 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 553))
	(_version ve4)
	(_time 1622476871499 2021.05.31 19:01:11)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dcdc8c8e8d8b8bcad4dcce868edbd9dad5dbd8dbd8)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 554(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 554(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 555(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 555(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 556(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 556(_arch(_uni((i 2))))))
		(_prcs
			(line__561(_arch 0 0 561(_assignment(_trgt(4))(_sens(4)))))
			(line__563(_arch 1 0 563(_assignment(_trgt(0)))))
			(line__565(_arch 2 0 565(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622483212199 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622483212200 2021.05.31 20:46:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3b3e6f3e3c6c6b2e6d692c616b3c3f3d3e3d3a3d6e)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622483212239 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622483212240 2021.05.31 20:46:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5a5f5958090e584c5d084b010f5c5f5c0c5d585f0c)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622483212305 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622483212306 2021.05.31 20:46:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 999dc496c6cfcf8ccfcb8ec3c99e9d9f9c9e919fcf)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622483212373 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622483212374 2021.05.31 20:46:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e7e2bab4e1b0e0f1e1b7a1bdb7e1e3e1e3e1e2e0e5)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622483212449 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622483212450 2021.05.31 20:46:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 25207520257222337723347f702321232022272323)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622483212549 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622483212550 2021.05.31 20:46:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9396c79c99c5c386c49c82c9c69597959694919591)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4682          1622483212684 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622483212685 2021.05.31 20:46:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1f1c1c194d484a091d1a0a404f1a49194b181a194c)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 169(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 169(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 169(_ent (_in))))
				(_port(_int cin -2 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 171(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 171(_ent (_out))))
				(_port(_int carryout -2 0 172(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 177(_if 9)
		(_generate andingLoop 0 179(_for 6 )
			(_inst andLoop 0 181(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 180(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 180(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__185(_arch 0 0 185(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 188(_if 11)
		(_generate x_input 0 191(_for 7 )
			(_generate y_input 0 193(_for 8 )
				(_inst andLoop 0 195(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 194(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 192(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 194(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 202(_if 13)
			(_generate muliplication 0 205(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 192(_scalar (_to i 0 c 23))))
			(_prcs
				(line__199(_arch 1 0 199(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__200(_arch 2 0 200(_assignment(_trgt(6(0))))))
				(line__218(_arch 5 0 218(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622483212776 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 245))
	(_version ve4)
	(_time 1622483212777 2021.05.31 20:46:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7d7e797c2c2b2a6a7b796a27297b287b787a7f7b7c)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__247(_arch 0 0 247(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1164          1622483212835 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 275))
	(_version ve4)
	(_time 1622483212836 2021.05.31 20:46:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code acafaefbfafafbbba8aeeff7f9aaadaaf9aaadaaff)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__279(_arch 0 0 279(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622483212928 tb
(_unit VHDL(pmutl_test 0 293(tb 0 297))
	(_version ve4)
	(_time 1622483212929 2021.05.31 20:46:52)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0a090b0c0f5c5b1d0f0849530d0d0e0c0f0d090d0e)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 307(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 308(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 309(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 298(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 299(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 299(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 300(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 300(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 301(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 301(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 302(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__306(_arch 0 0 306(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000051 55 1667          1622483213061 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 340))
	(_version ve4)
	(_time 1622483213062 2021.05.31 20:46:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 96949499c6c1978191c484cc9190c590c590939194)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 341(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 342(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 343(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 343(_arch(_uni))))
		(_prcs
			(line__346(_arch 0 0 346(_assignment(_trgt(6))(_sens(7)))))
			(line__347(_arch 1 0 347(_assignment(_trgt(3))(_sens(7)))))
			(line__348(_arch 2 0 348(_assignment(_trgt(5))(_sens(7)))))
			(line__349(_arch 3 0 349(_assignment(_trgt(4))(_sens(7)))))
			(line__351(_arch 4 0 351(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__374(_arch 5 0 374(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1122          1622483213120 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 406))
	(_version ve4)
	(_time 1622483213121 2021.05.31 20:46:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c5c7c590c49295d3c1c2d79fc1c3c4c3c1c3c1c3c0)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1390          1622483213183 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 428))
	(_version ve4)
	(_time 1622483213184 2021.05.31 20:46:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 131013141544400547410149471514154614111516)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 429(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 429(_arch(_uni))))
		(_prcs
			(line__431(_arch 0 0 431(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__443(_arch 1 0 443(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
I 000051 55 2504          1622483213290 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 463))
	(_version ve4)
	(_time 1622483213291 2021.05.31 20:46:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8182808e84d6d497848094ded284d787d5868487d2)
	(_ent
		(_time 1622224091407)
	)
	(_inst C 0 473(_ent . Controller Behavioral)
		(_gen
			((N)(_code 1))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
	)
	(_inst A 0 476(_ent . AdderN Behavioral)
		(_gen
			((N)(_code 2))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
	)
	(_inst M 0 479(_ent . RegN Behavioral)
		(_gen
			((N)(_code 3))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(_code 4))
			((Clear)(_code 5))
			((SerIn)(_code 6))
		)
	)
	(_inst Q 0 482(_ent . RegN Behavioral)
		(_gen
			((N)(_code 7))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)(_code 8))
			((SerIn)(Aout(0)))
		)
	)
	(_inst ACC 0 485(_ent . RegN Behavioral)
		(_gen
			((N)(_code 9))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)(_code 10))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 467(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 467(_arch(_uni))))
		(_sig(_int Qout 2 0 467(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 468(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 468(_arch(_uni))))
		(_sig(_int Aout 3 0 468(_arch(_uni))))
		(_sig(_int Load -1 0 469(_arch(_uni))))
		(_sig(_int Shift -1 0 469(_arch(_uni))))
		(_sig(_int AddA -1 0 469(_arch(_uni))))
		(_prcs
			(line__488(_arch 0 0 488(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 11 -1)
)
I 000048 55 1063          1622483213369 checker
(_unit VHDL(resultcheck 0 519(checker 0 504))
	(_version ve4)
	(_time 1622483213370 2021.05.31 20:46:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bfbcbfebece9e8a8bbbcfce4eab9bcb9b7b9bab9bc)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__508(_arch 0 0 508(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622483213454 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 528))
	(_version ve4)
	(_time 1622483213455 2021.05.31 20:46:53)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1d1e1a1a4b4a4a0b151d0f474f1a181b141a191a19)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 529(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 529(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 529(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 530(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 530(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 531(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 531(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 531(_arch(_uni((i 2))))))
		(_prcs
			(line__536(_arch 0 0 536(_assignment(_trgt(4))(_sens(4)))))
			(line__538(_arch 1 0 538(_assignment(_trgt(0)))))
			(line__540(_arch 2 0 540(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622483219411 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622483219412 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6e6d3e6e6e393e7b383c79343e696a686b686f683b)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622483219433 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622483219434 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7d7e7a7d2b297f6b7a2f6c26287b787b2b7a7f782b)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622483219455 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622483219456 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9d9fc4929fcbcb88cbcf8ac7cd9a999b989a959bcb)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622483219468 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622483219469 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9d9ec492c8ca9a8b9bcddbc7cd9b999b999b989a9f)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622483219497 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622483219498 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bcbfebe9eaebbbaaeebaade6e9bab8bab9bbbebaba)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622483219513 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622483219514 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code cbc8989e909d9bde9cc4da919ecdcfcdceccc9cdc9)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4682          1622483219535 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622483219536 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ebe9b9b9bdbcbefde9eefeb4bbeebdedbfeceeedb8)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 169(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 169(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 169(_ent (_in))))
				(_port(_int cin -2 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 171(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 171(_ent (_out))))
				(_port(_int carryout -2 0 172(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 177(_if 9)
		(_generate andingLoop 0 179(_for 6 )
			(_inst andLoop 0 181(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 180(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 180(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__185(_arch 0 0 185(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 188(_if 11)
		(_generate x_input 0 191(_for 7 )
			(_generate y_input 0 193(_for 8 )
				(_inst andLoop 0 195(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 194(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 192(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 194(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 202(_if 13)
			(_generate muliplication 0 205(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 192(_scalar (_to i 0 c 23))))
			(_prcs
				(line__199(_arch 1 0 199(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__200(_arch 2 0 200(_assignment(_trgt(6(0))))))
				(line__218(_arch 5 0 218(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622483219573 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 245))
	(_version ve4)
	(_time 1622483219574 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0a085c0c5e5c5d1d0c0e1d505e0c5f0c0f0d080c0b)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__247(_arch 0 0 247(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1164          1622483219599 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 275))
	(_version ve4)
	(_time 1622483219600 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 292b792d257f7e3e2d2b6a727c2f282f7c2f282f7a)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__279(_arch 0 0 279(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622483219628 tb
(_unit VHDL(pmutl_test 0 293(tb 0 297))
	(_version ve4)
	(_time 1622483219629 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 484a1a4a141e195f4d4a0b114f4f4c4e4d4f4b4f4c)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 307(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 308(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 309(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 298(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 299(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 299(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 300(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 300(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 301(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 301(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 302(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__306(_arch 0 0 306(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
V 000051 55 1667          1622483219705 Behavioral
(_unit VHDL(controller 0 231(behavioral 0 340))
	(_version ve4)
	(_time 1622483219706 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9794c698c6c0968090c585cd9091c491c491929095)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 341(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 342(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 343(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 343(_arch(_uni))))
		(_prcs
			(line__346(_arch 0 0 346(_assignment(_trgt(6))(_sens(7)))))
			(line__347(_arch 1 0 347(_assignment(_trgt(3))(_sens(7)))))
			(line__348(_arch 2 0 348(_assignment(_trgt(5))(_sens(7)))))
			(line__349(_arch 3 0 349(_assignment(_trgt(4))(_sens(7)))))
			(line__351(_arch 4 0 351(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__374(_arch 5 0 374(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 7 -1)
)
V 000051 55 1122          1622483219746 Behavioral
(_unit VHDL(addern 0 302(behavioral 0 406))
	(_version ve4)
	(_time 1622483219747 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b6b5e5e2b4e1e6a0b2b1a4ecb2b0b7b0b2b0b2b0b3)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
V 000051 55 1390          1622483219773 Behavioral
(_unit VHDL(regn 0 320(behavioral 0 428))
	(_version ve4)
	(_time 1622483219774 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c5c79590c59296d39197d79f91c3c2c390c2c7c3c0)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 429(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 429(_arch(_uni))))
		(_prcs
			(line__431(_arch 0 0 431(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__443(_arch 1 0 443(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 7 -1)
)
V 000051 55 2504          1622483219830 Behavioral
(_unit VHDL(stage2_mult 0 358(behavioral 0 463))
	(_version ve4)
	(_time 1622483219831 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 14164412144341021115014b471142124013111247)
	(_ent
		(_time 1622224091407)
	)
	(_inst C 0 473(_ent . Controller Behavioral)
		(_gen
			((N)(_code 1))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
	)
	(_inst A 0 476(_ent . AdderN Behavioral)
		(_gen
			((N)(_code 2))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
	)
	(_inst M 0 479(_ent . RegN Behavioral)
		(_gen
			((N)(_code 3))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(_code 4))
			((Clear)(_code 5))
			((SerIn)(_code 6))
		)
	)
	(_inst Q 0 482(_ent . RegN Behavioral)
		(_gen
			((N)(_code 7))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)(_code 8))
			((SerIn)(Aout(0)))
		)
	)
	(_inst ACC 0 485(_ent . RegN Behavioral)
		(_gen
			((N)(_code 9))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)(_code 10))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 467(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 467(_arch(_uni))))
		(_sig(_int Qout 2 0 467(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 468(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 468(_arch(_uni))))
		(_sig(_int Aout 3 0 468(_arch(_uni))))
		(_sig(_int Load -1 0 469(_arch(_uni))))
		(_sig(_int Shift -1 0 469(_arch(_uni))))
		(_sig(_int AddA -1 0 469(_arch(_uni))))
		(_prcs
			(line__488(_arch 0 0 488(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 11 -1)
)
I 000048 55 1063          1622483219866 checker
(_unit VHDL(resultcheck 0 519(checker 0 504))
	(_version ve4)
	(_time 1622483219867 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 333162363565642437307068663530353b35363530)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__508(_arch 0 0 508(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622483219893 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 528))
	(_version ve4)
	(_time 1622483219894 2021.05.31 20:46:59)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 42401540421515544a425018104547444b45464546)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 529(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 529(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 529(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 530(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 530(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 531(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 531(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 531(_arch(_uni((i 2))))))
		(_prcs
			(line__536(_arch 0 0 536(_assignment(_trgt(4))(_sens(4)))))
			(line__538(_arch 1 0 538(_assignment(_trgt(0)))))
			(line__540(_arch 2 0 540(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622483380423 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622483380424 2021.05.31 20:49:40)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 65303265353235703337723f356261636063646330)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622483380451 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622483380452 2021.05.31 20:49:40)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 75207575722177637227642e207370732372777023)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622483380479 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622483380480 2021.05.31 20:49:40)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 94c0ca9bc6c2c281c2c683cec493909291939c92c2)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622483380498 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622483380499 2021.05.31 20:49:40)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a4f1faf3a1f3a3b2a2f4e2fef4a2a0a2a0a2a1a3a6)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622483380533 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622483380534 2021.05.31 20:49:40)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d3868380d584d4c581d5c28986d5d7d5d6d4d1d5d5)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622483380550 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622483380551 2021.05.31 20:49:40)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e2b7b6b1e9b4b2f7b5edf3b8b7e4e6e4e7e5e0e4e0)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4682          1622483380576 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622483380577 2021.05.31 20:49:40)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f2a6a7a3f4a5a7e4f0f7e7ada2f7a4f4a6f5f7f4a1)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 169(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 169(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 169(_ent (_in))))
				(_port(_int cin -2 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 171(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 171(_ent (_out))))
				(_port(_int carryout -2 0 172(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 177(_if 9)
		(_generate andingLoop 0 179(_for 6 )
			(_inst andLoop 0 181(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 180(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 180(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__185(_arch 0 0 185(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 188(_if 11)
		(_generate x_input 0 191(_for 7 )
			(_generate y_input 0 193(_for 8 )
				(_inst andLoop 0 195(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 194(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 192(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 194(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 202(_if 13)
			(_generate muliplication 0 205(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 192(_scalar (_to i 0 c 23))))
			(_prcs
				(line__199(_arch 1 0 199(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__200(_arch 2 0 200(_assignment(_trgt(6(0))))))
				(line__218(_arch 5 0 218(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622483380672 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 245))
	(_version ve4)
	(_time 1622483380673 2021.05.31 20:49:40)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 50035453550607475654470a045605565557525651)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__247(_arch 0 0 247(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1164          1622483380732 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 275))
	(_version ve4)
	(_time 1622483380733 2021.05.31 20:49:40)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8edd8c80ded8d9998a8ccdd5db888f88db888f88dd)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__279(_arch 0 0 279(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622483380813 tb
(_unit VHDL(pmutl_test 0 293(tb 0 297))
	(_version ve4)
	(_time 1622483380814 2021.05.31 20:49:40)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dc8fdc8edb8a8dcbd9de9f85dbdbd8dad9dbdfdbd8)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 307(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 308(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 309(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 298(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 299(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 299(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 300(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 300(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 301(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 301(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 302(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__306(_arch 0 0 306(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000062 55 1689          1622483380925 Controller_Behavioral
(_unit VHDL(controller 0 231(controller_behavioral 0 340))
	(_version ve4)
	(_time 1622483380926 2021.05.31 20:49:40)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4a1848484d1d4b5d4d1858104d4c194c194c4f4d48)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 341(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 342(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 343(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 343(_arch(_uni))))
		(_prcs
			(line__346(_arch 0 0 346(_assignment(_trgt(6))(_sens(7)))))
			(line__347(_arch 1 0 347(_assignment(_trgt(3))(_sens(7)))))
			(line__348(_arch 2 0 348(_assignment(_trgt(5))(_sens(7)))))
			(line__349(_arch 3 0 349(_assignment(_trgt(4))(_sens(7)))))
			(line__351(_arch 4 0 351(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__374(_arch 5 0 374(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Controller_Behavioral 7 -1)
)
I 000058 55 1136          1622483380995 AdderN_Behavioral
(_unit VHDL(addern 0 302(addern_behavioral 0 406))
	(_version ve4)
	(_time 1622483380996 2021.05.31 20:49:40)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 88da888684dfd89e8c8e9ad28c8e898e8c8e8c8e8d)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . AdderN_Behavioral 4 -1)
)
I 000056 55 1400          1622483381060 RegN_Behavioral
(_unit VHDL(regn 0 320(regn_behavioral 0 429))
	(_version ve4)
	(_time 1622483381061 2021.05.31 20:49:41)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d685d584d58185c08287c48c82d0d1d083d1d4d0d3)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 430(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 430(_arch(_uni))))
		(_prcs
			(line__432(_arch 0 0 432(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__444(_arch 1 0 444(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
V 000058 55 2551          1622483381170 AdderN_Behavioral
(_unit VHDL(stage2_mult 0 358(addern_behavioral 0 465))
	(_version ve4)
	(_time 1622483381171 2021.05.31 20:49:41)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 34673530346361223134216b673162326033313267)
	(_ent
		(_time 1622224091407)
	)
	(_inst C 0 474(_ent . Controller Controller_Behavioral)
		(_gen
			((N)(_code 1))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
	)
	(_inst A 0 477(_ent . AdderN AdderN_Behavioral)
		(_gen
			((N)(_code 2))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
	)
	(_inst M 0 480(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 3))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(_code 4))
			((Clear)(_code 5))
			((SerIn)(_code 6))
		)
	)
	(_inst Q 0 483(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 7))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)(_code 8))
			((SerIn)(Aout(0)))
		)
	)
	(_inst ACC 0 486(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 9))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)(_code 10))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 469(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 469(_arch(_uni))))
		(_sig(_int Qout 2 0 469(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 470(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 470(_arch(_uni))))
		(_sig(_int Aout 3 0 470(_arch(_uni))))
		(_sig(_int Load -1 0 471(_arch(_uni))))
		(_sig(_int Shift -1 0 471(_arch(_uni))))
		(_sig(_int AddA -1 0 471(_arch(_uni))))
		(_prcs
			(line__489(_arch 0 0 489(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . AdderN_Behavioral 11 -1)
)
I 000048 55 1063          1622483381256 checker
(_unit VHDL(resultcheck 0 519(checker 0 505))
	(_version ve4)
	(_time 1622483381257 2021.05.31 20:49:41)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 92c1929d95c4c5859691d1c9c79491949a94979491)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__509(_arch 0 0 509(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622483381341 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 529))
	(_version ve4)
	(_time 1622483381342 2021.05.31 20:49:41)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f0a3f6a0f2a7a7e6f8f0e2aaa2f7f5f6f9f7f4f7f4)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 530(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 530(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 530(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 531(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 531(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 532(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 532(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 532(_arch(_uni((i 2))))))
		(_prcs
			(line__537(_arch 0 0 537(_assignment(_trgt(4))(_sens(4)))))
			(line__539(_arch 1 0 539(_assignment(_trgt(0)))))
			(line__541(_arch 2 0 541(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622485938218 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622485938219 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code abf9acfcacfcfbbefdf9bcf1fbacafadaeadaaadfe)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622485938230 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622485938231 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bbe9ebeeebefb9adbce9aae0eebdbebdedbcb9beed)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622485938244 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622485938245 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ca99c49fcd9c9cdf9c98dd909acdcecccfcdc2cc9c)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622485938259 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622485938260 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code da88d4888a8dddccdc8a9c808adcdedcdedcdfddd8)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622485938271 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622485938272 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e9bbe9bbe5beeeffbbeff8b3bcefedefeceeebefef)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622485938289 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622485938290 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f9abfda9f9afa9ecaef6e8a3acfffdfffcfefbfffb)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4682          1622485938319 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622485938320 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 184b1c1e144f4d0e1a1d0d47481d4e1e4c1f1d1e4b)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 167(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 169(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 169(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 169(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 169(_ent (_in))))
				(_port(_int cin -2 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 171(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 171(_ent (_out))))
				(_port(_int carryout -2 0 172(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 177(_if 9)
		(_generate andingLoop 0 179(_for 6 )
			(_inst andLoop 0 181(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 180(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 180(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__185(_arch 0 0 185(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 188(_if 11)
		(_generate x_input 0 191(_for 7 )
			(_generate y_input 0 193(_for 8 )
				(_inst andLoop 0 195(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(allAnds(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 194(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 192(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 194(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 202(_if 13)
			(_generate muliplication 0 205(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(shiftedSum(_object 5)))
						((y)(allAnds(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 192(_scalar (_to i 0 c 23))))
			(_prcs
				(line__199(_arch 1 0 199(_assignment(_alias((sum(0))(allAnds(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__200(_arch 2 0 200(_assignment(_trgt(6(0))))))
				(line__218(_arch 5 0 218(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int allAnds 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int shiftedSum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622485938341 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 245))
	(_version ve4)
	(_time 1622485938342 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 287b2b2c257e7f3f2e2c3f727c2e7d2e2d2f2a2e29)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__247(_arch 0 0 247(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1164          1622485938353 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 275))
	(_version ve4)
	(_time 1622485938354 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 47144245451110504345041c124146411241464114)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__279(_arch 0 0 279(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622485938375 tb
(_unit VHDL(pmutl_test 0 293(tb 0 297))
	(_version ve4)
	(_time 1622485938376 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 57045054040106405255140e505053515250545053)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 307(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 308(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 309(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 298(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 299(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 299(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 300(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 300(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 301(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 301(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 302(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__306(_arch 0 0 306(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000062 55 1689          1622485938396 Controller_Behavioral
(_unit VHDL(controller 0 231(controller_behavioral 0 340))
	(_version ve4)
	(_time 1622485938397 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 76247277262177617124642c717025702570737174)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 341(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 342(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 343(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 343(_arch(_uni))))
		(_prcs
			(line__346(_arch 0 0 346(_assignment(_trgt(6))(_sens(7)))))
			(line__347(_arch 1 0 347(_assignment(_trgt(3))(_sens(7)))))
			(line__348(_arch 2 0 348(_assignment(_trgt(5))(_sens(7)))))
			(line__349(_arch 3 0 349(_assignment(_trgt(4))(_sens(7)))))
			(line__351(_arch 4 0 351(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__374(_arch 5 0 374(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Controller_Behavioral 7 -1)
)
I 000058 55 1136          1622485938419 AdderN_Behavioral
(_unit VHDL(addern 0 302(addern_behavioral 0 406))
	(_version ve4)
	(_time 1622485938420 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 86d4808884d1d690828094dc828087808280828083)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__408(_arch 0 0 408(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . AdderN_Behavioral 4 -1)
)
I 000056 55 1400          1622485938427 RegN_Behavioral
(_unit VHDL(regn 0 320(regn_behavioral 0 429))
	(_version ve4)
	(_time 1622485938428 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 95c6909a95c2c683c1c487cfc1939293c092979390)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 430(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 430(_arch(_uni))))
		(_prcs
			(line__432(_arch 0 0 432(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__444(_arch 1 0 444(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
I 000046 55 2527          1622485938454 BEHAV
(_unit VHDL(stage2_mult 0 358(behav 0 465))
	(_version ve4)
	(_time 1622485938455 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a5f6a1f3a4f2f0b3a0a5b0faf6a0f3a3f1a2a0a3f6)
	(_ent
		(_time 1622224091407)
	)
	(_inst C 0 474(_ent . Controller Controller_Behavioral)
		(_gen
			((N)(_code 1))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
	)
	(_inst A 0 477(_ent . AdderN AdderN_Behavioral)
		(_gen
			((N)(_code 2))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
	)
	(_inst M 0 480(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 3))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(_code 4))
			((Clear)(_code 5))
			((SerIn)(_code 6))
		)
	)
	(_inst Q 0 483(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 7))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)(_code 8))
			((SerIn)(Aout(0)))
		)
	)
	(_inst ACC 0 486(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 9))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)(_code 10))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 469(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 469(_arch(_uni))))
		(_sig(_int Qout 2 0 469(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 470(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 470(_arch(_uni))))
		(_sig(_int Aout 3 0 470(_arch(_uni))))
		(_sig(_int Load -1 0 471(_arch(_uni))))
		(_sig(_int Shift -1 0 471(_arch(_uni))))
		(_sig(_int AddA -1 0 471(_arch(_uni))))
		(_prcs
			(line__489(_arch 0 0 489(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAV 11 -1)
)
I 000048 55 1063          1622485938480 checker
(_unit VHDL(resultcheck 0 519(checker 0 505))
	(_version ve4)
	(_time 1622485938481 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c497c191c59293d3c0c7879f91c2c7c2ccc2c1c2c7)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__509(_arch 0 0 509(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622485938505 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 529))
	(_version ve4)
	(_time 1622485938506 2021.05.31 21:32:18)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e3b0e0b0e2b4b4f5ebe3f1b9b1e4e6e5eae4e7e4e7)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 530(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 530(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 530(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 531(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 531(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 532(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 532(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 532(_arch(_uni((i 2))))))
		(_prcs
			(line__537(_arch 0 0 537(_assignment(_trgt(4))(_sens(4)))))
			(line__539(_arch 1 0 539(_assignment(_trgt(0)))))
			(line__541(_arch 2 0 541(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622486277358 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622486277359 2021.05.31 21:37:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7f797d7e7c282f6a292d68252f787b797a797e792a)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622486277377 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622486277378 2021.05.31 21:37:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9e98cb90c9ca9c8899cc8fc5cb989b98c8999c9bc8)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622486277395 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622486277396 2021.05.31 21:37:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code aea9a5f9adf8f8bbf8fcb9f4fea9aaa8aba9a6a8f8)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622486277425 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622486277426 2021.05.31 21:37:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code cdcbc698989acadbcb9d8b979dcbc9cbc9cbc8cacf)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622486277453 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622486277454 2021.05.31 21:37:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dddbd88e8c8adacb8fdbcc8788dbd9dbd8dadfdbdb)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622486277484 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622486277485 2021.05.31 21:37:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code fcfafdaca6aaace9abf3eda6a9faf8faf9fbfefafe)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4668          1622486277512 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622486277513 2021.05.31 21:37:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1b1c1c1d4d4c4e0d19190e444b1e4d1d4f1c1e1d48)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 168(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 170(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 170(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 170(_ent (_in))))
				(_port(_int cin -2 0 171(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 172(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 172(_ent (_out))))
				(_port(_int carryout -2 0 173(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 178(_if 9)
		(_generate andingLoop 0 180(_for 6 )
			(_inst andLoop 0 182(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 181(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 181(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__186(_arch 0 0 186(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 189(_if 11)
		(_generate x_input 0 192(_for 7 )
			(_generate y_input 0 194(_for 8 )
				(_inst andLoop 0 196(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(aand(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 195(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 193(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 195(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 203(_if 13)
			(_generate muliplication 0 206(_for 9 )
				(_inst Adder 0 210(_comp bit_adder)
					(_port
						((x)(moved_sum(_object 5)))
						((y)(aand(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 207(_arch)))
					(_prcs
						(line__208(_arch 3 0 208(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__209(_arch 4 0 209(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 207(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 193(_scalar (_to i 0 c 23))))
			(_prcs
				(line__200(_arch 1 0 200(_assignment(_alias((sum(0))(aand(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__201(_arch 2 0 201(_assignment(_trgt(6(0))))))
				(line__219(_arch 5 0 219(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int aand 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int moved_sum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622486277601 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 246))
	(_version ve4)
	(_time 1622486277602 2021.05.31 21:37:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6a6d6a6a3e3c3d7d6c6e7d303e6c3f6c6f6d686c6b)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__248(_arch 0 0 248(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1164          1622486277668 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 276))
	(_version ve4)
	(_time 1622486277669 2021.05.31 21:37:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b8bfbeecb5eeefafbcbafbe3edbeb9beedbeb9beeb)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__280(_arch 0 0 280(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622486277741 tb
(_unit VHDL(pmutl_test 0 293(tb 0 298))
	(_version ve4)
	(_time 1622486277742 2021.05.31 21:37:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 06010300545057110304455f010102000301050102)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 308(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 309(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 310(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 299(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 300(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 300(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 301(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 301(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 302(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 302(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 303(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__307(_arch 0 0 307(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000062 55 1689          1622486277871 Controller_Behavioral
(_unit VHDL(controller 0 231(controller_behavioral 0 341))
	(_version ve4)
	(_time 1622486277872 2021.05.31 21:37:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8385858dd6d4829484d191d98485d085d085868481)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 342(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 343(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 344(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 344(_arch(_uni))))
		(_prcs
			(line__347(_arch 0 0 347(_assignment(_trgt(6))(_sens(7)))))
			(line__348(_arch 1 0 348(_assignment(_trgt(3))(_sens(7)))))
			(line__349(_arch 2 0 349(_assignment(_trgt(5))(_sens(7)))))
			(line__350(_arch 3 0 350(_assignment(_trgt(4))(_sens(7)))))
			(line__352(_arch 4 0 352(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__375(_arch 5 0 375(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Controller_Behavioral 7 -1)
)
I 000058 55 1136          1622486277952 AdderN_Behavioral
(_unit VHDL(addern 0 302(addern_behavioral 0 407))
	(_version ve4)
	(_time 1622486277953 2021.05.31 21:37:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d1d7d583d48681c7d5d7c38bd5d7d0d7d5d7d5d7d4)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__409(_arch 0 0 409(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . AdderN_Behavioral 4 -1)
)
I 000056 55 1400          1622486278035 RegN_Behavioral
(_unit VHDL(regn 0 320(regn_behavioral 0 430))
	(_version ve4)
	(_time 1622486278036 2021.05.31 21:37:58)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2f282b2b7c787c397b7e3d757b2928297a282d292a)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 431(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 431(_arch(_uni))))
		(_prcs
			(line__433(_arch 0 0 433(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__445(_arch 1 0 445(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
I 000046 55 2527          1622486278159 BEHAV
(_unit VHDL(stage2_mult 0 358(behav 0 466))
	(_version ve4)
	(_time 1622486278160 2021.05.31 21:37:58)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9c9b9992cbcbc98a999c89c3cf99ca9ac89b999acf)
	(_ent
		(_time 1622224091407)
	)
	(_inst C 0 475(_ent . Controller Controller_Behavioral)
		(_gen
			((N)(_code 1))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
	)
	(_inst A 0 478(_ent . AdderN AdderN_Behavioral)
		(_gen
			((N)(_code 2))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
	)
	(_inst M 0 481(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 3))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(_code 4))
			((Clear)(_code 5))
			((SerIn)(_code 6))
		)
	)
	(_inst Q 0 484(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 7))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)(_code 8))
			((SerIn)(Aout(0)))
		)
	)
	(_inst ACC 0 487(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 9))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)(_code 10))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 470(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 470(_arch(_uni))))
		(_sig(_int Qout 2 0 470(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 471(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 471(_arch(_uni))))
		(_sig(_int Aout 3 0 471(_arch(_uni))))
		(_sig(_int Load -1 0 472(_arch(_uni))))
		(_sig(_int Shift -1 0 472(_arch(_uni))))
		(_sig(_int AddA -1 0 472(_arch(_uni))))
		(_prcs
			(line__490(_arch 0 0 490(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAV 11 -1)
)
I 000048 55 1063          1622486278254 checker
(_unit VHDL(resultcheck 0 519(checker 0 506))
	(_version ve4)
	(_time 1622486278255 2021.05.31 21:37:58)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 090e0c0f055f5e1e0d0a4a525c0f0a0f010f0c0f0a)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__510(_arch 0 0 510(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622486278338 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 530))
	(_version ve4)
	(_time 1622486278339 2021.05.31 21:37:58)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 585f5b5b520f0f4e50584a020a5f5d5e515f5c5f5c)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 531(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 531(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 531(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 532(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 532(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 533(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 533(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 533(_arch(_uni((i 2))))))
		(_prcs
			(line__538(_arch 0 0 538(_assignment(_trgt(4))(_sens(4)))))
			(line__540(_arch 1 0 540(_assignment(_trgt(0)))))
			(line__542(_arch 2 0 542(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622486454574 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622486454575 2021.05.31 21:40:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c296c497959592d79490d59892c5c6c4c7c4c3c497)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622486454591 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622486454592 2021.05.31 21:40:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d2868381d286d0c4d580c38987d4d7d484d5d0d784)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622486454647 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622486454648 2021.05.31 21:40:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 10451017464646054642074a401714161517181646)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622486454664 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622486454665 2021.05.31 21:40:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 20742024217727362670667a702624262426252722)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622486454700 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622486454701 2021.05.31 21:40:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3f6b313b6c6838296d392e656a393b393a383d3939)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622486454719 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622486454720 2021.05.31 21:40:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5e0a545d02080e4b09514f040b585a585b595c585c)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4666          1622486454745 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622486454746 2021.05.31 21:40:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6e3b656f3f393b786c6e7b313e6b38683a696b683d)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 168(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 170(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 170(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 170(_ent (_in))))
				(_port(_int cin -2 0 171(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 172(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 172(_ent (_out))))
				(_port(_int carryout -2 0 173(_ent (_out))))
			)
		)
	)
	(_generate kEqualsOne 0 180(_if 9)
		(_generate andingLoop 0 182(_for 6 )
			(_inst andLoop 0 184(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 183(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 183(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__188(_arch 0 0 188(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 191(_if 11)
		(_generate x_loop 0 194(_for 7 )
			(_generate y_loop 0 196(_for 8 )
				(_inst andLoop 0 198(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(aand(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 197(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 195(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 197(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 205(_if 13)
			(_generate muliplication 0 208(_for 9 )
				(_inst Adder 0 212(_comp bit_adder)
					(_port
						((x)(moved_sum(_object 5)))
						((y)(aand(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 209(_arch)))
					(_prcs
						(line__210(_arch 3 0 210(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__211(_arch 4 0 211(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 209(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 195(_scalar (_to i 0 c 23))))
			(_prcs
				(line__202(_arch 1 0 202(_assignment(_alias((sum(0))(aand(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__203(_arch 2 0 203(_assignment(_trgt(6(0))))))
				(line__221(_arch 5 0 221(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int aand 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int moved_sum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622486454835 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 248))
	(_version ve4)
	(_time 1622486454836 2021.05.31 21:40:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code cc99c0999a9a9bdbcac8db9698ca99cac9cbcecacd)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__250(_arch 0 0 250(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1164          1622486454928 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 278))
	(_version ve4)
	(_time 1622486454929 2021.05.31 21:40:54)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 297c222d257f7e3e2d2b6a727c2f282f7c2f282f7a)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__282(_arch 0 0 282(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1752440933 1701998437 1633905012 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622486455017 tb
(_unit VHDL(pmutl_test 0 293(tb 0 300))
	(_version ve4)
	(_time 1622486455018 2021.05.31 21:40:55)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 87d28e89d4d1d6908285c4de808083818280848083)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 310(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 311(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 312(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 301(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 302(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 302(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 303(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 303(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 304(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 304(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 305(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__309(_arch 0 0 309(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
V 000062 55 1689          1622486455139 Controller_Behavioral
(_unit VHDL(controller 0 231(controller_behavioral 0 343))
	(_version ve4)
	(_time 1622486455140 2021.05.31 21:40:55)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f4a0fea4a6a3f5e3f3a6e6aef3f2a7f2a7f2f1f3f6)
	(_ent
		(_time 1622224091080)
	)
	(_object
		(_gen(_int N -1 0 232 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 233(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 234(_ent(_in))))
		(_port(_int Start -2 0 235(_ent(_in))))
		(_port(_int Load -2 0 236(_ent(_out))))
		(_port(_int Shift -2 0 237(_ent(_out))))
		(_port(_int AddA -2 0 238(_ent(_out))))
		(_port(_int Done -2 0 239(_ent(_out))))
		(_type(_int states 0 344(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int state 0 0 345(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 346(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 346(_arch(_uni))))
		(_prcs
			(line__349(_arch 0 0 349(_assignment(_trgt(6))(_sens(7)))))
			(line__350(_arch 1 0 350(_assignment(_trgt(3))(_sens(7)))))
			(line__351(_arch 2 0 351(_assignment(_trgt(5))(_sens(7)))))
			(line__352(_arch 3 0 352(_assignment(_trgt(4))(_sens(7)))))
			(line__354(_arch 4 0 354(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__377(_arch 5 0 377(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Controller_Behavioral 7 -1)
)
I 000058 55 1136          1622486455212 AdderN_Behavioral
(_unit VHDL(addern 0 302(addern_behavioral 0 409))
	(_version ve4)
	(_time 1622486455213 2021.05.31 21:40:55)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 431713414414135547455119474542454745474546)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__411(_arch 0 0 411(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . AdderN_Behavioral 4 -1)
)
I 000056 55 1400          1622486455335 RegN_Behavioral
(_unit VHDL(regn 0 320(regn_behavioral 0 432))
	(_version ve4)
	(_time 1622486455336 2021.05.31 21:40:55)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c0959395c59793d69491d29a94c6c7c695c7c2c6c5)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 433(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 433(_arch(_uni))))
		(_prcs
			(line__435(_arch 0 0 435(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__447(_arch 1 0 447(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
I 000046 55 2527          1622486455469 BEHAV
(_unit VHDL(stage2_mult 0 358(behav 0 468))
	(_version ve4)
	(_time 1622486455470 2021.05.31 21:40:55)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3d686c396d6a682b383d28626e386b3b693a383b6e)
	(_ent
		(_time 1622224091407)
	)
	(_inst C 0 477(_ent . Controller Controller_Behavioral)
		(_gen
			((N)(_code 1))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((AddA)(AddA))
			((Done)(Done))
		)
	)
	(_inst A 0 480(_ent . AdderN AdderN_Behavioral)
		(_gen
			((N)(_code 2))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
	)
	(_inst M 0 483(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 3))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(_code 4))
			((Clear)(_code 5))
			((SerIn)(_code 6))
		)
	)
	(_inst Q 0 486(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 7))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)(_code 8))
			((SerIn)(Aout(0)))
		)
	)
	(_inst ACC 0 489(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 9))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)(_code 10))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 472(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 472(_arch(_uni))))
		(_sig(_int Qout 2 0 472(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 473(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 473(_arch(_uni))))
		(_sig(_int Aout 3 0 473(_arch(_uni))))
		(_sig(_int Load -1 0 474(_arch(_uni))))
		(_sig(_int Shift -1 0 474(_arch(_uni))))
		(_sig(_int AddA -1 0 474(_arch(_uni))))
		(_prcs
			(line__492(_arch 0 0 492(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAV 11 -1)
)
I 000048 55 1063          1622486455552 checker
(_unit VHDL(resultcheck 0 519(checker 0 508))
	(_version ve4)
	(_time 1622486455553 2021.05.31 21:40:55)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9acfca95cecccd8d9e99d9c1cf9c999c929c9f9c99)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__512(_arch 0 0 512(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622486455633 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 532))
	(_version ve4)
	(_time 1622486455634 2021.05.31 21:40:55)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e8bdbebbe2bfbffee0e8fab2baefedeee1efecefec)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 533(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 533(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 533(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 534(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 534(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 535(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 535(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 535(_arch(_uni((i 2))))))
		(_prcs
			(line__540(_arch 0 0 540(_assignment(_trgt(4))(_sens(4)))))
			(line__542(_arch 1 0 542(_assignment(_trgt(0)))))
			(line__544(_arch 2 0 544(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622486895808 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622486895809 2021.05.31 21:48:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 54555657050304410206430e045350525152555201)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622486895817 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622486895818 2021.05.31 21:48:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 64653165623066726336753f316261623263666132)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622486895845 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622486895846 2021.05.31 21:48:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8383888dd6d5d596d5d194d9d384878586848b85d5)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622486895860 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622486895861 2021.05.31 21:48:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9392989c91c4948595c3d5c9c39597959795969491)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622486895909 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622486895910 2021.05.31 21:48:15)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b2b3b7e7b5e5b5a4e0b4a3e8e7b4b6b4b7b5b0b4b4)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622486896007 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622486896008 2021.05.31 21:48:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1f1e191840494f0a48100e454a191b191a181d191d)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4662          1622486896136 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622486896137 2021.05.31 21:48:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9c9c9b92cbcbc98a9e9c89c3cc99ca9ac89b999acf)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 168(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 170(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 170(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 170(_ent (_in))))
				(_port(_int cin -2 0 171(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 172(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 172(_ent (_out))))
				(_port(_int carryout -2 0 173(_ent (_out))))
			)
		)
	)
	(_generate kisONE 0 180(_if 9)
		(_generate andingLoop 0 182(_for 6 )
			(_inst andLoop 0 184(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 183(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 183(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__188(_arch 0 0 188(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 191(_if 11)
		(_generate x_loop 0 194(_for 7 )
			(_generate y_loop 0 196(_for 8 )
				(_inst andLoop 0 198(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(aand(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 197(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 195(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 197(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 205(_if 13)
			(_generate muliplication 0 208(_for 9 )
				(_inst Adder 0 212(_comp bit_adder)
					(_port
						((x)(moved_sum(_object 5)))
						((y)(aand(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 209(_arch)))
					(_prcs
						(line__210(_arch 3 0 210(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__211(_arch 4 0 211(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 209(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 195(_scalar (_to i 0 c 23))))
			(_prcs
				(line__202(_arch 1 0 202(_assignment(_alias((sum(0))(aand(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__203(_arch 2 0 203(_assignment(_trgt(6(0))))))
				(line__221(_arch 5 0 221(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int aand 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int moved_sum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622486896259 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 248))
	(_version ve4)
	(_time 1622486896260 2021.05.31 21:48:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0a0a0b0c5e5c5d1d0c0e1d505e0c5f0c0f0d080c0b)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__250(_arch 0 0 250(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1149          1622486896344 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 278))
	(_version ve4)
	(_time 1622486896345 2021.05.31 21:48:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 68686f68653e3f7f6c6a2b333d6e696e3d6e696e3b)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__282(_arch 0 0 282(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1667309669 1818326388 1936028192 1937009781)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622486896473 tb
(_unit VHDL(pmutl_test 0 293(tb 0 300))
	(_version ve4)
	(_time 1622486896474 2021.05.31 21:48:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f4f4f1a4a4a2a5e3f1f6b7adf3f3f0f2f1f3f7f3f0)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 310(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 311(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 312(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 301(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 302(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 302(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 303(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 303(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 304(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 304(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 305(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__309(_arch 0 0 309(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000062 55 1682          1622486896608 Controller_Behavioral
(_unit VHDL(control 0 330(controller_behavioral 0 343))
	(_version ve4)
	(_time 1622486896609 2021.05.31 21:48:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 71707470262670667177632b767722777277277724)
	(_ent
		(_time 1622486896533)
	)
	(_object
		(_gen(_int N -1 0 331 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 332(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 333(_ent(_in))))
		(_port(_int Start -2 0 334(_ent(_in))))
		(_port(_int Load -2 0 335(_ent(_out))))
		(_port(_int Shift -2 0 336(_ent(_out))))
		(_port(_int addition -2 0 337(_ent(_out))))
		(_port(_int Done -2 0 338(_ent(_out))))
		(_type(_int s 0 345(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int ss 0 0 347(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 349(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 349(_arch(_uni))))
		(_prcs
			(line__353(_arch 0 0 353(_assignment(_trgt(6))(_sens(7)))))
			(line__354(_arch 1 0 354(_assignment(_trgt(3))(_sens(7)))))
			(line__355(_arch 2 0 355(_assignment(_trgt(5))(_sens(7)))))
			(line__356(_arch 3 0 356(_assignment(_trgt(4))(_sens(7)))))
			(line__358(_arch 4 0 358(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__381(_arch 5 0 381(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Controller_Behavioral 7 -1)
)
I 000058 55 1136          1622486896691 AdderN_Behavioral
(_unit VHDL(addern 0 302(addern_behavioral 0 413))
	(_version ve4)
	(_time 1622486896692 2021.05.31 21:48:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code cfcec89a9d989fd9cbc9dd95cbc9cec9cbc9cbc9ca)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__415(_arch 0 0 415(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . AdderN_Behavioral 4 -1)
)
I 000056 55 1400          1622486896792 RegN_Behavioral
(_unit VHDL(regn 0 320(regn_behavioral 0 436))
	(_version ve4)
	(_time 1622486896793 2021.05.31 21:48:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2d2d28297c7a7e3b797c3f77792b2a2b782a2f2b28)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 437(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 437(_arch(_uni))))
		(_prcs
			(line__439(_arch 0 0 439(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__451(_arch 1 0 451(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
I 000046 55 2528          1622486896925 BEHAV
(_unit VHDL(stage2_mult 0 358(behav 0 472))
	(_version ve4)
	(_time 1622486896926 2021.05.31 21:48:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code aaaaaefcfffdffbcafaabff5f9affcacfeadafacf9)
	(_ent
		(_time 1622224091407)
	)
	(_inst C 0 481(_ent . control Controller_Behavioral)
		(_gen
			((N)(_code 1))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((addition)(AddA))
			((Done)(Done))
		)
	)
	(_inst A 0 484(_ent . AdderN AdderN_Behavioral)
		(_gen
			((N)(_code 2))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
	)
	(_inst M 0 487(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 3))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(_code 4))
			((Clear)(_code 5))
			((SerIn)(_code 6))
		)
	)
	(_inst Q 0 490(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 7))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)(_code 8))
			((SerIn)(Aout(0)))
		)
	)
	(_inst ACC 0 493(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 9))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)(_code 10))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 476(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 476(_arch(_uni))))
		(_sig(_int Qout 2 0 476(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 477(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 477(_arch(_uni))))
		(_sig(_int Aout 3 0 477(_arch(_uni))))
		(_sig(_int Load -1 0 478(_arch(_uni))))
		(_sig(_int Shift -1 0 478(_arch(_uni))))
		(_sig(_int AddA -1 0 478(_arch(_uni))))
		(_prcs
			(line__496(_arch 0 0 496(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAV 11 -1)
)
I 000048 55 1063          1622486897012 checker
(_unit VHDL(resultcheck 0 519(checker 0 512))
	(_version ve4)
	(_time 1622486897013 2021.05.31 21:48:17)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 07070d01055150100304445c520104010f01020104)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__516(_arch 0 0 516(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622486897112 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 536))
	(_version ve4)
	(_time 1622486897113 2021.05.31 21:48:17)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 75757974722222637d75672f277270737c72717271)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 537(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 537(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 537(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 538(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 538(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 539(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 539(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 539(_arch(_uni((i 2))))))
		(_prcs
			(line__544(_arch 0 0 544(_assignment(_trgt(4))(_sens(4)))))
			(line__546(_arch 1 0 546(_assignment(_trgt(0)))))
			(line__548(_arch 2 0 548(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622486901776 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622486901777 2021.05.31 21:48:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a5abf5f2f5f2f5b0f3f7b2fff5a2a1a3a0a3a4a3f0)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622486901787 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622486901788 2021.05.31 21:48:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b5bbb2e0b2e1b7a3b2e7a4eee0b3b0b3e3b2b7b0e3)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622486901829 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622486901830 2021.05.31 21:48:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e4ebbdb7b6b2b2f1b2b6f3beb4e3e0e2e1e3ece2b2)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622486901858 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622486901859 2021.05.31 21:48:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f3fdaaa3f1a4f4e5f5a3b5a9a3f5f7f5f7f5f6f4f1)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622486901884 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622486901885 2021.05.31 21:48:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 121c46141545150440140348471416141715101414)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622486901902 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622486901903 2021.05.31 21:48:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 222c722629747237752d3378772426242725202420)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4662          1622486901981 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622486901982 2021.05.31 21:48:21)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 707f2170742725667270652f207526762477757623)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 160(_ent (_in))))
				(_port(_int B -2 0 160(_ent (_in))))
				(_port(_int F -2 0 162(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 168(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 170(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 170(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 170(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 170(_ent (_in))))
				(_port(_int cin -2 0 171(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 172(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 172(_ent (_out))))
				(_port(_int carryout -2 0 173(_ent (_out))))
			)
		)
	)
	(_generate kisONE 0 180(_if 9)
		(_generate andingLoop 0 182(_for 6 )
			(_inst andLoop 0 184(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 183(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 183(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__188(_arch 0 0 188(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 191(_if 11)
		(_generate x_loop 0 194(_for 7 )
			(_generate y_loop 0 196(_for 8 )
				(_inst andLoop 0 198(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(aand(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 197(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 195(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 197(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 205(_if 13)
			(_generate muliplication 0 208(_for 9 )
				(_inst Adder 0 212(_comp bit_adder)
					(_port
						((x)(moved_sum(_object 5)))
						((y)(aand(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 209(_arch)))
					(_prcs
						(line__210(_arch 3 0 210(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__211(_arch 4 0 211(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 209(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 195(_scalar (_to i 0 c 23))))
			(_prcs
				(line__202(_arch 1 0 202(_assignment(_alias((sum(0))(aand(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__203(_arch 2 0 203(_assignment(_trgt(6(0))))))
				(line__221(_arch 5 0 221(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int aand 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 154(_arch(_uni))))
		(_sig(_int moved_sum 4 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 156(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 156(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622486902023 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 248))
	(_version ve4)
	(_time 1622486902024 2021.05.31 21:48:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9f90c990ccc9c888999b88c5cb99ca999a989d999e)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__250(_arch 0 0 250(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1149          1622486902048 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 278))
	(_version ve4)
	(_time 1622486902049 2021.05.31 21:48:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code beb1eeeaeee8e9a9babcfde5ebb8bfb8ebb8bfb8ed)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__282(_arch 0 0 282(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1667309669 1818326388 1936028192 1937009781)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622486902081 tb
(_unit VHDL(pmutl_test 0 293(tb 0 300))
	(_version ve4)
	(_time 1622486902082 2021.05.31 21:48:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ded18c8cdf888fc9dbdc9d87d9d9dad8dbd9ddd9da)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 310(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 311(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 312(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 301(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 302(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 302(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 303(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 303(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 304(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 304(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 305(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__309(_arch 0 0 309(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000062 55 1682          1622486902106 Controller_Behavioral
(_unit VHDL(control 0 330(controller_behavioral 0 343))
	(_version ve4)
	(_time 1622486902107 2021.05.31 21:48:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ede3bcbeefbaecfaedebffb7eaebbeebeeebbbebb8)
	(_ent
		(_time 1622486896532)
	)
	(_object
		(_gen(_int N -1 0 331 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 332(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 333(_ent(_in))))
		(_port(_int Start -2 0 334(_ent(_in))))
		(_port(_int Load -2 0 335(_ent(_out))))
		(_port(_int Shift -2 0 336(_ent(_out))))
		(_port(_int addition -2 0 337(_ent(_out))))
		(_port(_int Done -2 0 338(_ent(_out))))
		(_type(_int s 0 345(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int ss 0 0 347(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 349(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 349(_arch(_uni))))
		(_prcs
			(line__353(_arch 0 0 353(_assignment(_trgt(6))(_sens(7)))))
			(line__354(_arch 1 0 354(_assignment(_trgt(3))(_sens(7)))))
			(line__355(_arch 2 0 355(_assignment(_trgt(5))(_sens(7)))))
			(line__356(_arch 3 0 356(_assignment(_trgt(4))(_sens(7)))))
			(line__358(_arch 4 0 358(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__381(_arch 5 0 381(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Controller_Behavioral 7 -1)
)
I 000058 55 1136          1622486902138 AdderN_Behavioral
(_unit VHDL(addern 0 302(addern_behavioral 0 413))
	(_version ve4)
	(_time 1622486902139 2021.05.31 21:48:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0c025e0a5b5b5c1a080a1e56080a0d0a080a080a09)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__415(_arch 0 0 415(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . AdderN_Behavioral 4 -1)
)
I 000056 55 1400          1622486902182 RegN_Behavioral
(_unit VHDL(regn 0 320(regn_behavioral 0 436))
	(_version ve4)
	(_time 1622486902183 2021.05.31 21:48:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3b346a3e6c6c682d6f6a29616f3d3c3d6e3c393d3e)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 437(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 437(_arch(_uni))))
		(_prcs
			(line__439(_arch 0 0 439(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__451(_arch 1 0 451(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
I 000046 55 2528          1622486902219 BEHAV
(_unit VHDL(stage2_mult 0 358(behav 0 472))
	(_version ve4)
	(_time 1622486902220 2021.05.31 21:48:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5b540b590d0c0e4d5e5b4e04085e0d5d0f5c5e5d08)
	(_ent
		(_time 1622224091407)
	)
	(_inst C 0 481(_ent . control Controller_Behavioral)
		(_gen
			((N)(_code 1))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((addition)(AddA))
			((Done)(Done))
		)
	)
	(_inst A 0 484(_ent . AdderN AdderN_Behavioral)
		(_gen
			((N)(_code 2))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
	)
	(_inst M 0 487(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 3))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(_code 4))
			((Clear)(_code 5))
			((SerIn)(_code 6))
		)
	)
	(_inst Q 0 490(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 7))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)(_code 8))
			((SerIn)(Aout(0)))
		)
	)
	(_inst ACC 0 493(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 9))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)(_code 10))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 476(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 476(_arch(_uni))))
		(_sig(_int Qout 2 0 476(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 477(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 477(_arch(_uni))))
		(_sig(_int Aout 3 0 477(_arch(_uni))))
		(_sig(_int Load -1 0 478(_arch(_uni))))
		(_sig(_int Shift -1 0 478(_arch(_uni))))
		(_sig(_int AddA -1 0 478(_arch(_uni))))
		(_prcs
			(line__496(_arch 0 0 496(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAV 11 -1)
)
I 000048 55 1063          1622486902247 checker
(_unit VHDL(resultcheck 0 519(checker 0 512))
	(_version ve4)
	(_time 1622486902248 2021.05.31 21:48:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7a752b7b2e2c2d6d7e7939212f7c797c727c7f7c79)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__516(_arch 0 0 516(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622486902285 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 536))
	(_version ve4)
	(_time 1622486902286 2021.05.31 21:48:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a9a6fefea2fefebfa1a9bbf3fbaeacafa0aeadaead)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 537(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 537(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 537(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 538(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 538(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 539(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 539(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 539(_arch(_uni((i 2))))))
		(_prcs
			(line__544(_arch 0 0 544(_assignment(_trgt(4))(_sens(4)))))
			(line__546(_arch 1 0 546(_assignment(_trgt(0)))))
			(line__548(_arch 2 0 548(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622487780750 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622487780751 2021.05.31 22:03:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1e4e1b191e494e0b484c09444e191a181b181f184b)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622487780762 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622487780763 2021.05.31 22:03:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2d7d7f287b792f3b2a7f3c76782b282b7b2a2f287b)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622487780784 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622487780785 2021.05.31 22:03:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4d1c414f4f1b1b581b1f5a171d4a494b484a454b1b)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622487780826 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622487780827 2021.05.31 22:03:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6c3c606c3e3b6b7a6a3c2a363c6a686a686a696b6e)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622487780911 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622487780912 2021.05.31 22:03:00)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ca9ac89e9e9dcddc98ccdb909fcccecccfcdc8cccc)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622487781015 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622487781016 2021.05.31 22:03:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 27772023297177327028367d722123212220252125)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4662          1622487781162 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622487781163 2021.05.31 22:03:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c495c290c49391d2c796d19b94c192c290c3c1c297)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 161(_ent (_in))))
				(_port(_int B -2 0 161(_ent (_in))))
				(_port(_int F -2 0 163(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 169(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 171(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 171(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 171(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 171(_ent (_in))))
				(_port(_int cin -2 0 172(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 173(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 173(_ent (_out))))
				(_port(_int carryout -2 0 174(_ent (_out))))
			)
		)
	)
	(_generate kisONE 0 183(_if 9)
		(_generate andingLoop 0 185(_for 6 )
			(_inst andLoop 0 187(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 186(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 186(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__189(_arch 0 0 189(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 193(_if 11)
		(_generate x_loop 0 195(_for 7 )
			(_generate y_loop 0 196(_for 8 )
				(_inst andLoop 0 197(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(aand(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 196(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 195(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 196(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 203(_if 13)
			(_generate muliplication 0 206(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(moved_sum(_object 5)))
						((y)(aand(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 195(_scalar (_to i 0 c 23))))
			(_prcs
				(line__200(_arch 1 0 200(_assignment(_alias((sum(0))(aand(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__201(_arch 2 0 201(_assignment(_trgt(6(0))))))
				(line__212(_arch 5 0 212(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int aand 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 155(_arch(_uni))))
		(_sig(_int moved_sum 4 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 157(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 157(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622487781277 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 239))
	(_version ve4)
	(_time 1622487781278 2021.05.31 22:03:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 31603334356766263735266b653764373436333730)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__241(_arch 0 0 241(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1149          1622487781367 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 269))
	(_version ve4)
	(_time 1622487781368 2021.05.31 22:03:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 7f2e7b7e2c2928687b7d3c242a797e792a797e792c)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__273(_arch 0 0 273(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 1852793888 1629516839 1701147239 1953068832 1752440936 1667309669 1818326388 1936028192 1937009781)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622487781459 tb
(_unit VHDL(pmutl_test 0 293(tb 0 292))
	(_version ve4)
	(_time 1622487781460 2021.05.31 22:03:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code edbcebbeedbbbcfae8efaeb4eaeae9ebe8eaeeeae9)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000062 55 1682          1622487781585 Controller_Behavioral
(_unit VHDL(control 0 330(controller_behavioral 0 333))
	(_version ve4)
	(_time 1622487781586 2021.05.31 22:03:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5a0a5e595d0d5b4d5a5c48005d5c095c595c0c5c0f)
	(_ent
		(_time 1622486896532)
	)
	(_object
		(_gen(_int N -1 0 331 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 332(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 333(_ent(_in))))
		(_port(_int Start -2 0 334(_ent(_in))))
		(_port(_int Load -2 0 335(_ent(_out))))
		(_port(_int Shift -2 0 336(_ent(_out))))
		(_port(_int addition -2 0 337(_ent(_out))))
		(_port(_int Done -2 0 338(_ent(_out))))
		(_type(_int s 0 335(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int ss 0 0 337(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 339(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 339(_arch(_uni))))
		(_prcs
			(line__343(_arch 0 0 343(_assignment(_trgt(6))(_sens(7)))))
			(line__344(_arch 1 0 344(_assignment(_trgt(3))(_sens(7)))))
			(line__345(_arch 2 0 345(_assignment(_trgt(5))(_sens(7)))))
			(line__346(_arch 3 0 346(_assignment(_trgt(4))(_sens(7)))))
			(line__348(_arch 4 0 348(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__371(_arch 5 0 371(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Controller_Behavioral 7 -1)
)
I 000058 55 1136          1622487781672 AdderN_Behavioral
(_unit VHDL(addern 0 302(addern_behavioral 0 401))
	(_version ve4)
	(_time 1622487781673 2021.05.31 22:03:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b8e8beecb4efe8aebcbeaae2bcbeb9bebcbebcbebd)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . AdderN_Behavioral 4 -1)
)
I 000056 55 1400          1622487781777 RegN_Behavioral
(_unit VHDL(regn 0 320(regn_behavioral 0 424))
	(_version ve4)
	(_time 1622487781778 2021.05.31 22:03:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 15441f12154246034144074f411312134012171310)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 425(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 425(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__439(_arch 1 0 439(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
I 000046 55 2528          1622487781880 BEHAV
(_unit VHDL(stage2_mult 0 358(behav 0 458))
	(_version ve4)
	(_time 1622487781881 2021.05.31 22:03:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 92c3999c94c5c784979087cdc197c494c6959794c1)
	(_ent
		(_time 1622224091407)
	)
	(_inst C 0 465(_ent . control Controller_Behavioral)
		(_gen
			((N)(_code 1))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((addition)(AddA))
			((Done)(Done))
		)
	)
	(_inst A 0 468(_ent . AdderN AdderN_Behavioral)
		(_gen
			((N)(_code 2))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
	)
	(_inst M 0 471(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 3))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(_code 4))
			((Clear)(_code 5))
			((SerIn)(_code 6))
		)
	)
	(_inst Q 0 474(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 7))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)(_code 8))
			((SerIn)(Aout(0)))
		)
	)
	(_inst ACC 0 477(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 9))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)(_code 10))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 460(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 460(_arch(_uni))))
		(_sig(_int Qout 2 0 460(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 461(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 461(_arch(_uni))))
		(_sig(_int Aout 3 0 461(_arch(_uni))))
		(_sig(_int Load -1 0 462(_arch(_uni))))
		(_sig(_int Shift -1 0 462(_arch(_uni))))
		(_sig(_int AddA -1 0 462(_arch(_uni))))
		(_prcs
			(line__480(_arch 0 0 480(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAV 11 -1)
)
I 000048 55 1063          1622487781957 checker
(_unit VHDL(resultcheck 0 519(checker 0 496))
	(_version ve4)
	(_time 1622487781958 2021.05.31 22:03:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e1b0ebb2e5b7b6f6e5e1a2bab4e7e2e7e9e7e4e7e2)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__501(_arch 0 0 501(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1679844453 1948741231 1919377696 1998611813 543716457 543516788 1868916852 1769235826 543973731 1970496882 7566444)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622487782044 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 521))
	(_version ve4)
	(_time 1622487782045 2021.05.31 22:03:02)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2f7e222b7b787839272f3d757d282a2926282b282b)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 522(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 522(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 522(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 523(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 523(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 524(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 524(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 524(_arch(_uni((i 2))))))
		(_prcs
			(line__529(_arch 0 0 529(_assignment(_trgt(4))(_sens(4)))))
			(line__531(_arch 1 0 531(_assignment(_trgt(0)))))
			(line__533(_arch 2 0 533(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622487961167 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622487961168 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e4b0e1b7b5b3b4f1b2b6f3beb4e3e0e2e1e2e5e2b1)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622487961192 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622487961193 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 035750040257011504511258560506055504010655)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622487961219 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622487961220 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 13461e1446454506454104494314171516141b1545)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622487961233 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622487961234 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 22762f262175253424726478722426242624272520)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622487961247 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622487961248 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 326631363565352460342368673436343735303434)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622487961265 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622487961266 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4115464349171154164e501b144745474446434743)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4662          1622487961315 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622487961316 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 80d5868f84d7d59683d295dfd085d686d4878586d3)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 161(_ent (_in))))
				(_port(_int B -2 0 161(_ent (_in))))
				(_port(_int F -2 0 163(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 169(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 171(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 171(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 171(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 171(_ent (_in))))
				(_port(_int cin -2 0 172(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 173(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 173(_ent (_out))))
				(_port(_int carryout -2 0 174(_ent (_out))))
			)
		)
	)
	(_generate kisONE 0 183(_if 9)
		(_generate andingLoop 0 185(_for 6 )
			(_inst andLoop 0 187(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 186(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 186(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__189(_arch 0 0 189(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 193(_if 11)
		(_generate x_loop 0 195(_for 7 )
			(_generate y_loop 0 196(_for 8 )
				(_inst andLoop 0 197(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(aand(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 196(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 195(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 196(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 203(_if 13)
			(_generate muliplication 0 206(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(moved_sum(_object 5)))
						((y)(aand(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 195(_scalar (_to i 0 c 23))))
			(_prcs
				(line__200(_arch 1 0 200(_assignment(_alias((sum(0))(aand(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__201(_arch 2 0 201(_assignment(_trgt(6(0))))))
				(line__212(_arch 5 0 212(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int aand 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 155(_arch(_uni))))
		(_sig(_int moved_sum 4 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 157(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 157(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622487961360 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 239))
	(_version ve4)
	(_time 1622487961361 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9fca9e90ccc9c888999b88c5cb99ca999a989d999e)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__241(_arch 0 0 241(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1129          1622487961405 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 269))
	(_version ve4)
	(_time 1622487961406 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code ce9bc99b9e9899d9cacc8d959bc8cfc89bc8cfc89d)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__273(_arch 0 0 273(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 544434464 544501614 1948283745 1629513064 1635087459 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622487961458 tb
(_unit VHDL(pmutl_test 0 293(tb 0 292))
	(_version ve4)
	(_time 1622487961459 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0d580b0b0d5b5c1a080f4e540a0a090b080a0e0a09)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
V 000062 55 1682          1622487961502 Controller_Behavioral
(_unit VHDL(control 0 330(controller_behavioral 0 333))
	(_version ve4)
	(_time 1622487961503 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3b6f3e3e3f6c3a2c3b3d29613c3d683d383d6d3d6e)
	(_ent
		(_time 1622486896532)
	)
	(_object
		(_gen(_int N -1 0 331 \2\ (_ent gms((i 2)))))
		(_port(_int Clk -2 0 332(_ent(_in)(_event))))
		(_port(_int Q0 -2 0 333(_ent(_in))))
		(_port(_int Start -2 0 334(_ent(_in))))
		(_port(_int Load -2 0 335(_ent(_out))))
		(_port(_int Shift -2 0 336(_ent(_out))))
		(_port(_int addition -2 0 337(_ent(_out))))
		(_port(_int Done -2 0 338(_ent(_out))))
		(_type(_int s 0 335(_enum1 halts inits qtemps adds shifts (_to i 0 i 4))))
		(_sig(_int ss 0 0 337(_arch(_uni((i 0))))))
		(_type(_int ~UNSIGNED{N-1~downto~0}~13 0 339(_array -2((_dto c 6 i 0)))))
		(_sig(_int CNT 1 0 339(_arch(_uni))))
		(_prcs
			(line__343(_arch 0 0 343(_assignment(_trgt(6))(_sens(7)))))
			(line__344(_arch 1 0 344(_assignment(_trgt(3))(_sens(7)))))
			(line__345(_arch 2 0 345(_assignment(_trgt(5))(_sens(7)))))
			(line__346(_arch 3 0 346(_assignment(_trgt(4))(_sens(7)))))
			(line__348(_arch 4 0 348(_prcs(_trgt(7))(_sens(0)(7)(8)(1)(2))(_dssslsensitivity 1)(_mon))))
			(line__371(_arch 5 0 371(_prcs(_simple)(_trgt(8))(_sens(0))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Controller_Behavioral 7 -1)
)
V 000058 55 1136          1622487961554 AdderN_Behavioral
(_unit VHDL(addern 0 302(addern_behavioral 0 401))
	(_version ve4)
	(_time 1622487961555 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6a3e6d6a3f3d3a7c6e6c78306e6c6b6c6e6c6e6c6f)
	(_ent
		(_time 1622224091241)
	)
	(_object
		(_gen(_int N -1 0 303 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 304(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 304(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 305(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 305(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 306(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 306(_ent(_out))))
		(_prcs
			(line__403(_arch 0 0 403(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . AdderN_Behavioral 4 -1)
)
I 000056 55 1400          1622487961601 RegN_Behavioral
(_unit VHDL(regn 0 320(regn_behavioral 0 424))
	(_version ve4)
	(_time 1622487961602 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 99cc9d9695ceca8fcdc88bc3cd9f9e9fcc9e9b9f9c)
	(_ent
		(_time 1622224091315)
	)
	(_object
		(_gen(_int N -1 0 321 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 322(_array -2((_dto c 2 i 0)))))
		(_port(_int Din 0 0 322(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 323(_array -2((_dto c 3 i 0)))))
		(_port(_int Dout 1 0 323(_ent(_out))))
		(_port(_int Clk -2 0 324(_ent(_in)(_event))))
		(_port(_int Load -2 0 325(_ent(_in))))
		(_port(_int Shift -2 0 326(_ent(_in))))
		(_port(_int Clear -2 0 327(_ent(_in))))
		(_port(_int SerIn -2 0 328(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 425(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 425(_arch(_uni))))
		(_prcs
			(line__427(_arch 0 0 427(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__439(_arch 1 0 439(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
I 000046 55 2528          1622487961658 BEHAV
(_unit VHDL(stage2_mult 0 358(behav 0 458))
	(_version ve4)
	(_time 1622487961659 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d88ddd8bd48f8dcedddacd878bdd8ede8cdfddde8b)
	(_ent
		(_time 1622224091407)
	)
	(_inst C 0 465(_ent . control Controller_Behavioral)
		(_gen
			((N)(_code 1))
		)
		(_port
			((Clk)(Clk))
			((Q0)(Qout(0)))
			((Start)(Start))
			((Load)(Load))
			((Shift)(Shift))
			((addition)(AddA))
			((Done)(Done))
		)
	)
	(_inst A 0 468(_ent . AdderN AdderN_Behavioral)
		(_gen
			((N)(_code 2))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
	)
	(_inst M 0 471(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 3))
		)
		(_port
			((Din)(y))
			((Dout)(Mout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(_code 4))
			((Clear)(_code 5))
			((SerIn)(_code 6))
		)
	)
	(_inst Q 0 474(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 7))
		)
		(_port
			((Din)(x))
			((Dout)(Qout))
			((Clk)(Clk))
			((Load)(Load))
			((Shift)(Shift))
			((Clear)(_code 8))
			((SerIn)(Aout(0)))
		)
	)
	(_inst ACC 0 477(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 9))
		)
		(_port
			((Din)(Dout))
			((Dout)(Aout))
			((Clk)(Clk))
			((Load)(AddA))
			((Shift)(Shift))
			((Clear)(Load))
			((SerIn)(_code 10))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 460(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 460(_arch(_uni))))
		(_sig(_int Qout 2 0 460(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 461(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 461(_arch(_uni))))
		(_sig(_int Aout 3 0 461(_arch(_uni))))
		(_sig(_int Load -1 0 462(_arch(_uni))))
		(_sig(_int Shift -1 0 462(_arch(_uni))))
		(_sig(_int AddA -1 0 462(_arch(_uni))))
		(_prcs
			(line__480(_arch 0 0 480(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAV 11 -1)
)
I 000048 55 1047          1622487961674 checker
(_unit VHDL(resultcheck 0 519(checker 0 496))
	(_version ve4)
	(_time 1622487961675 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d88ddc8ad58e8fcfdcd89b838ddedbded0dedddedb)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__501(_arch 0 0 501(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1763730533 1869488243 1935745140 1701344288 1701344288 1952805487 1818321769 1936028192 1937009781)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622487961737 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 521))
	(_version ve4)
	(_time 1622487961738 2021.05.31 22:06:01)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 16431511124141001e16044c441113101f11121112)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 522(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 522(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 522(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 523(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 523(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 524(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 524(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 524(_arch(_uni((i 2))))))
		(_prcs
			(line__529(_arch 0 0 529(_assignment(_trgt(4))(_sens(4)))))
			(line__531(_arch 1 0 531(_assignment(_trgt(0)))))
			(line__533(_arch 2 0 533(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622489126984 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622489126985 2021.05.31 22:25:26)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d8d98c8a858f88cd8e8acf8288dfdcdeddded9de8d)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622489127002 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622489127003 2021.05.31 22:25:26)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e8e9ebbae2bceafeefbaf9b3bdeeedeebeefeaedbe)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622489127018 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622489127019 2021.05.31 22:25:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f7f7aaa7a6a1a1e2a1a5e0ada7f0f3f1f2f0fff1a1)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622489127040 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622489127041 2021.05.31 22:25:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 17164910114010011147514d471113111311121015)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622489127059 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622489127060 2021.05.31 22:25:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 26277623257121307420377c732022202321242020)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622489127086 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622489127087 2021.05.31 22:25:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 46471244491016531149571c134042404341444044)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4662          1622489127130 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622489127131 2021.05.31 22:25:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 65653064643230736637703a356033633162606336)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 161(_ent (_in))))
				(_port(_int B -2 0 161(_ent (_in))))
				(_port(_int F -2 0 163(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 169(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 171(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 171(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 171(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 171(_ent (_in))))
				(_port(_int cin -2 0 172(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 173(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 173(_ent (_out))))
				(_port(_int carryout -2 0 174(_ent (_out))))
			)
		)
	)
	(_generate kisONE 0 183(_if 9)
		(_generate andingLoop 0 185(_for 6 )
			(_inst andLoop 0 187(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 186(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 186(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__189(_arch 0 0 189(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 193(_if 11)
		(_generate x_loop 0 195(_for 7 )
			(_generate y_loop 0 196(_for 8 )
				(_inst andLoop 0 197(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(aand(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 196(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 195(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 196(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 203(_if 13)
			(_generate muliplication 0 206(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(moved_sum(_object 5)))
						((y)(aand(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 195(_scalar (_to i 0 c 23))))
			(_prcs
				(line__200(_arch 1 0 200(_assignment(_alias((sum(0))(aand(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__201(_arch 2 0 201(_assignment(_trgt(6(0))))))
				(line__212(_arch 5 0 212(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int aand 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 155(_arch(_uni))))
		(_sig(_int moved_sum 4 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 157(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 157(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622489127152 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 239))
	(_version ve4)
	(_time 1622489127153 2021.05.31 22:25:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8484d68a85d2d393828093ded082d1828183868285)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__241(_arch 0 0 241(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1129          1622489127177 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 269))
	(_version ve4)
	(_time 1622489127178 2021.05.31 22:25:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 9494c09b95c2c3839096d7cfc1929592c1929592c7)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__273(_arch 0 0 273(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 544434464 544501614 1948283745 1629513064 1635087459 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622489127201 tb
(_unit VHDL(pmutl_test 0 293(tb 0 292))
	(_version ve4)
	(_time 1622489127202 2021.05.31 22:25:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code b3b3e5e7e4e5e2a4b6b1f0eab4b4b7b5b6b4b0b4b7)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000056 55 1433          1622489127248 RegN_Behavioral
(_unit VHDL(regn 0 340(regn_behavioral 0 352))
	(_version ve4)
	(_time 1622489127249 2021.05.31 22:25:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e2e2b6b1e5b5b1f4b6b3f0b8b6e4e5e4b7e5e0e4e7)
	(_ent
		(_time 1622489127239)
	)
	(_object
		(_gen(_int N -1 0 341 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 342(_array -2((_dto c 2 i 0)))))
		(_port(_int reg_input 0 0 342(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 343(_array -2((_dto c 3 i 0)))))
		(_port(_int reg_output 1 0 343(_ent(_out))))
		(_port(_int Clk -2 0 344(_ent(_in)(_event))))
		(_port(_int Load_enable -2 0 345(_ent(_in))))
		(_port(_int Shift_enable -2 0 346(_ent(_in))))
		(_port(_int Clear_enable -2 0 347(_ent(_in))))
		(_port(_int SerIn -2 0 348(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 353(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 353(_arch(_uni))))
		(_prcs
			(line__355(_arch 0 0 355(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__367(_arch 1 0 367(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
I 000048 55 1047          1622489127310 checker
(_unit VHDL(resultcheck 0 519(checker 0 422))
	(_version ve4)
	(_time 1622489127311 2021.05.31 22:25:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 202f2224257677372420637b752623262826252623)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__427(_arch 0 0 427(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1763730533 1869488243 1935745140 1701344288 1701344288 1952805487 1818321769 1936028192 1937009781)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622489127335 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 447))
	(_version ve4)
	(_time 1622489127336 2021.05.31 22:25:27)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 303f3435326767263830226a623735363937343734)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 448(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 449(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 449(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 450(_arch(_uni((i 2))))))
		(_prcs
			(line__455(_arch 0 0 455(_assignment(_trgt(4))(_sens(4)))))
			(line__457(_arch 1 0 457(_assignment(_trgt(0)))))
			(line__459(_arch 2 0 459(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622489137207 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622489137208 2021.05.31 22:25:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c394c496959493d69591d49993c4c7c5c6c5c2c596)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622489137213 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622489137214 2021.05.31 22:25:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c3949397c297c1d5c491d29896c5c6c595c4c1c695)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622489137219 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622489137220 2021.05.31 22:25:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c395cd96969595d69591d49993c4c7c5c6c4cbc595)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622489137225 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622489137226 2021.05.31 22:25:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d384dd81d184d4c5d583958983d5d7d5d7d5d6d4d1)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622489137231 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622489137232 2021.05.31 22:25:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d384d380d584d4c581d5c28986d5d7d5d6d4d1d5d5)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622489137237 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622489137238 2021.05.31 22:25:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code d384d781d98583c684dcc28986d5d7d5d6d4d1d5d1)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4662          1622489137247 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622489137248 2021.05.31 22:25:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e2b4e7b0e4b5b7f4e1b0f7bdb2e7b4e4b6e5e7e4b1)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 161(_ent (_in))))
				(_port(_int B -2 0 161(_ent (_in))))
				(_port(_int F -2 0 163(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 169(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 171(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 171(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 171(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 171(_ent (_in))))
				(_port(_int cin -2 0 172(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 173(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 173(_ent (_out))))
				(_port(_int carryout -2 0 174(_ent (_out))))
			)
		)
	)
	(_generate kisONE 0 183(_if 9)
		(_generate andingLoop 0 185(_for 6 )
			(_inst andLoop 0 187(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 186(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 186(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__189(_arch 0 0 189(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 193(_if 11)
		(_generate x_loop 0 195(_for 7 )
			(_generate y_loop 0 196(_for 8 )
				(_inst andLoop 0 197(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(aand(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 196(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 195(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 196(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 203(_if 13)
			(_generate muliplication 0 206(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(moved_sum(_object 5)))
						((y)(aand(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 195(_scalar (_to i 0 c 23))))
			(_prcs
				(line__200(_arch 1 0 200(_assignment(_alias((sum(0))(aand(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__201(_arch 2 0 201(_assignment(_trgt(6(0))))))
				(line__212(_arch 5 0 212(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int aand 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 155(_arch(_uni))))
		(_sig(_int moved_sum 4 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 157(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 157(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622489137257 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 239))
	(_version ve4)
	(_time 1622489137258 2021.05.31 22:25:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f2a4f0a2f5a4a5e5f4f6e5a8a6f4a7f4f7f5f0f4f3)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__241(_arch 0 0 241(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1129          1622489137267 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 269))
	(_version ve4)
	(_time 1622489137268 2021.05.31 22:25:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 01570407055756160503425a540700075407000752)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__273(_arch 0 0 273(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 544434464 544501614 1948283745 1629513064 1635087459 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622489137275 tb
(_unit VHDL(pmutl_test 0 293(tb 0 292))
	(_version ve4)
	(_time 1622489137276 2021.05.31 22:25:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 015706075457501604034258060605070406020605)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000058 55 1136          1622489137282 AdderN_Behavioral
(_unit VHDL(nadder 0 321(addern_behavioral 0 329))
	(_version ve4)
	(_time 1622489137283 2021.05.31 22:25:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 11464316114641071416044a421744171017151715)
	(_ent
		(_time 1622489137279)
	)
	(_object
		(_gen(_int N -1 0 322 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 323(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 323(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 324(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 324(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 325(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 325(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . AdderN_Behavioral 4 -1)
)
I 000056 55 1433          1622489137306 RegN_Behavioral
(_unit VHDL(regn 0 340(regn_behavioral 0 352))
	(_version ve4)
	(_time 1622489137307 2021.05.31 22:25:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 21772425257672377570337b752726277426232724)
	(_ent
		(_time 1622489127238)
	)
	(_object
		(_gen(_int N -1 0 341 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 342(_array -2((_dto c 2 i 0)))))
		(_port(_int reg_input 0 0 342(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 343(_array -2((_dto c 3 i 0)))))
		(_port(_int reg_output 1 0 343(_ent(_out))))
		(_port(_int Clk -2 0 344(_ent(_in)(_event))))
		(_port(_int Load_enable -2 0 345(_ent(_in))))
		(_port(_int Shift_enable -2 0 346(_ent(_in))))
		(_port(_int Clear_enable -2 0 347(_ent(_in))))
		(_port(_int SerIn -2 0 348(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 353(_array -2((_dto c 4 i 0)))))
		(_sig(_int Dinternal 2 0 353(_arch(_uni))))
		(_prcs
			(line__355(_arch 0 0 355(_prcs(_trgt(7))(_sens(2)(0)(3)(4)(5)(6)(7(_range 5)))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__367(_arch 1 0 367(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
I 000046 55 2377          1622489137338 BEHAV
(_unit VHDL(stage2_mult 0 358(behav 0 386))
	(_version ve4)
	(_time 1622489137339 2021.05.31 22:25:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 40164443441715564544551f134516461447454613)
	(_ent
		(_time 1622224091407)
	)
	(_inst A 0 394(_ent . nADDER AdderN_Behavioral)
		(_gen
			((N)(_code 1))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
	)
	(_inst B 0 397(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 2))
		)
		(_port
			((reg_input)(y))
			((reg_output)(Mout))
			((Clk)(Clk))
			((Load_enable)(Load))
			((Shift_enable)(_code 3))
			((Clear_enable)(_code 4))
			((SerIn)(_code 5))
		)
	)
	(_inst C 0 400(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 6))
		)
		(_port
			((reg_input)(x))
			((reg_output)(Qout))
			((Clk)(Clk))
			((Load_enable)(Load))
			((Shift_enable)(Shift))
			((Clear_enable)(_code 7))
			((SerIn)(Aout(0)))
		)
	)
	(_inst D 0 403(_ent . RegN RegN_Behavioral)
		(_gen
			((N)(_code 8))
		)
		(_port
			((reg_input)(Dout))
			((reg_output)(Aout))
			((Clk)(Clk))
			((Load_enable)(AddA))
			((Shift_enable)(Shift))
			((Clear_enable)(Load))
			((SerIn)(_code 9))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 388(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 388(_arch(_uni))))
		(_sig(_int Qout 2 0 388(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 389(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 389(_arch(_uni))))
		(_sig(_int Aout 3 0 389(_arch(_uni))))
		(_sig(_int Load -1 0 390(_arch(_uni))))
		(_sig(_int Shift -1 0 390(_arch(_uni))))
		(_sig(_int AddA -1 0 390(_arch(_uni))))
		(_prcs
			(line__406(_arch 0 0 406(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAV 10 -1)
)
I 000048 55 1047          1622489137364 checker
(_unit VHDL(resultcheck 0 519(checker 0 422))
	(_version ve4)
	(_time 1622489137365 2021.05.31 22:25:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5f095a5c0c0908485b5f1c040a595c5957595a595c)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__427(_arch 0 0 427(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1763730533 1869488243 1935745140 1701344288 1701344288 1952805487 1818321769 1936028192 1937009781)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622489137389 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 447))
	(_version ve4)
	(_time 1622489137390 2021.05.31 22:25:37)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6f396c6f3b383879676f7d353d686a6966686b686b)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 448(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 449(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 449(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 450(_arch(_uni((i 2))))))
		(_prcs
			(line__455(_arch 0 0 455(_assignment(_trgt(4))(_sens(4)))))
			(line__457(_arch 1 0 457(_assignment(_trgt(0)))))
			(line__459(_arch 2 0 459(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622489416827 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622489416828 2021.05.31 22:30:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0c5f5f0a0a5b5c195a5e1b565c0b080a090a0d0a59)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622489416836 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622489416837 2021.05.31 22:30:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1c4f181a4d481e0a1b4e0d47491a191a4a1b1e194a)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622489416847 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622489416848 2021.05.31 22:30:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1c4e461b194a4a094a4e0b464c1b181a191b141a4a)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622489416853 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622489416854 2021.05.31 22:30:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1c4f461b4e4b1b0a1a4c5a464c1a181a181a191b1e)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622489416859 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622489416860 2021.05.31 22:30:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1c4f481a4a4b1b0a4e1a0d46491a181a191b1e1a1a)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622489416865 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622489416866 2021.05.31 22:30:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2b787b2f707d7b3e7c243a717e2d2f2d2e2c292d29)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4662          1622489416879 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622489416880 2021.05.31 22:30:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3b696a3f6d6c6e2d38692e646b3e6d3d6f3c3e3d68)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 161(_ent (_in))))
				(_port(_int B -2 0 161(_ent (_in))))
				(_port(_int F -2 0 163(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 169(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 171(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 171(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 171(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 171(_ent (_in))))
				(_port(_int cin -2 0 172(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 173(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 173(_ent (_out))))
				(_port(_int carryout -2 0 174(_ent (_out))))
			)
		)
	)
	(_generate kisONE 0 183(_if 9)
		(_generate andingLoop 0 185(_for 6 )
			(_inst andLoop 0 187(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 186(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 186(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__189(_arch 0 0 189(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 193(_if 11)
		(_generate x_loop 0 195(_for 7 )
			(_generate y_loop 0 196(_for 8 )
				(_inst andLoop 0 197(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(aand(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 196(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 195(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 196(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 203(_if 13)
			(_generate muliplication 0 206(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(moved_sum(_object 5)))
						((y)(aand(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 195(_scalar (_to i 0 c 23))))
			(_prcs
				(line__200(_arch 1 0 200(_assignment(_alias((sum(0))(aand(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__201(_arch 2 0 201(_assignment(_trgt(6(0))))))
				(line__212(_arch 5 0 212(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int aand 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 155(_arch(_uni))))
		(_sig(_int moved_sum 4 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 157(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 157(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622489416889 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 239))
	(_version ve4)
	(_time 1622489416890 2021.05.31 22:30:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3b696d3e6c6d6c2c3d3f2c616f3d6e3d3e3c393d3a)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__241(_arch 0 0 241(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1129          1622489416898 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 269))
	(_version ve4)
	(_time 1622489416899 2021.05.31 22:30:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4a181a481e1c1d5d4e4809111f4c4b4c1f4c4b4c19)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__273(_arch 0 0 273(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 544434464 544501614 1948283745 1629513064 1635087459 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622489416906 tb
(_unit VHDL(pmutl_test 0 293(tb 0 292))
	(_version ve4)
	(_time 1622489416907 2021.05.31 22:30:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4a1818484f1c1b5d4f4809134d4d4e4c4f4d494d4e)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000058 55 1136          1622489416913 AdderN_Behavioral
(_unit VHDL(nadder 0 321(addern_behavioral 0 329))
	(_version ve4)
	(_time 1622489416914 2021.05.31 22:30:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5a095d590a0d0a4c5f5d4f01095c0f5c5b5c5e5c5e)
	(_ent
		(_time 1622489137278)
	)
	(_object
		(_gen(_int N -1 0 322 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 323(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 323(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 324(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 324(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 325(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 325(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . AdderN_Behavioral 4 -1)
)
I 000056 55 1425          1622489416935 RegN_Behavioral
(_unit VHDL(regn 0 340(regn_behavioral 0 353))
	(_version ve4)
	(_time 1622489416936 2021.05.31 22:30:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6a383a6a3e3d397c3e3b78303e6c6d6c3f6d686c6f)
	(_ent
		(_time 1622489127238)
	)
	(_object
		(_gen(_int N -1 0 341 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 342(_array -2((_dto c 2 i 0)))))
		(_port(_int reg_input 0 0 342(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 343(_array -2((_dto c 3 i 0)))))
		(_port(_int reg_output 1 0 343(_ent(_out))))
		(_port(_int Clk -2 0 344(_ent(_in)(_event))))
		(_port(_int Load_enable -2 0 345(_ent(_in))))
		(_port(_int Shift_enable -2 0 346(_ent(_in))))
		(_port(_int Clear_enable -2 0 347(_ent(_in))))
		(_port(_int SerIn -2 0 348(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 354(_array -2((_dto c 4 i 0)))))
		(_sig(_int D 2 0 354(_arch(_uni))))
		(_prcs
			(line__356(_arch 0 0 356(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__368(_arch 1 0 368(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
I 000048 55 1047          1622489416992 checker
(_unit VHDL(resultcheck 0 519(checker 0 422))
	(_version ve4)
	(_time 1622489416993 2021.05.31 22:30:16)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a8faf8ffa5feffbfaca8ebf3fdaeabaea0aeadaeab)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__427(_arch 0 0 427(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1763730533 1869488243 1935745140 1701344288 1701344288 1952805487 1818321769 1936028192 1937009781)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622489417019 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 447))
	(_version ve4)
	(_time 1622489417020 2021.05.31 22:30:17)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c7959192c29090d1cfc7d59d95c0c2c1cec0c3c0c3)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 448(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 449(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 449(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 450(_arch(_uni((i 2))))))
		(_prcs
			(line__455(_arch 0 0 455(_assignment(_trgt(4))(_sens(4)))))
			(line__457(_arch 1 0 457(_assignment(_trgt(0)))))
			(line__459(_arch 2 0 459(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622489422718 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622489422719 2021.05.31 22:30:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0f090c090c585f1a595d18555f080b090a090e095a)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622489422724 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622489422725 2021.05.31 22:30:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1e184a18494a1c08194c0f454b181b1848191c1b48)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622489422732 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622489422733 2021.05.31 22:30:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1e1914191d48480b484c09444e191a181b19161848)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622489422738 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622489422739 2021.05.31 22:30:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1e1814194a491908184e58444e181a181a181b191c)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622489422744 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622489422745 2021.05.31 22:30:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1e181a184e4919084c180f444b181a181b191c1818)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622489422750 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622489422751 2021.05.31 22:30:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2e282e2a72787e3b79213f747b282a282b292c282c)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4662          1622489422760 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622489422761 2021.05.31 22:30:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 2e292f2b7f797b382d7c3b717e2b78287a292b287d)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 161(_ent (_in))))
				(_port(_int B -2 0 161(_ent (_in))))
				(_port(_int F -2 0 163(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 169(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 171(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 171(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 171(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 171(_ent (_in))))
				(_port(_int cin -2 0 172(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 173(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 173(_ent (_out))))
				(_port(_int carryout -2 0 174(_ent (_out))))
			)
		)
	)
	(_generate kisONE 0 183(_if 9)
		(_generate andingLoop 0 185(_for 6 )
			(_inst andLoop 0 187(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 186(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 186(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__189(_arch 0 0 189(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 193(_if 11)
		(_generate x_loop 0 195(_for 7 )
			(_generate y_loop 0 196(_for 8 )
				(_inst andLoop 0 197(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(aand(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 196(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 195(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 196(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 203(_if 13)
			(_generate muliplication 0 206(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(moved_sum(_object 5)))
						((y)(aand(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 195(_scalar (_to i 0 c 23))))
			(_prcs
				(line__200(_arch 1 0 200(_assignment(_alias((sum(0))(aand(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__201(_arch 2 0 201(_assignment(_trgt(6(0))))))
				(line__212(_arch 5 0 212(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int aand 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 155(_arch(_uni))))
		(_sig(_int moved_sum 4 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 157(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 157(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622489422770 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 239))
	(_version ve4)
	(_time 1622489422771 2021.05.31 22:30:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 3d3a3b386c6b6a2a3b392a67693b683b383a3f3b3c)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__241(_arch 0 0 241(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1129          1622489422777 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 269))
	(_version ve4)
	(_time 1622489422778 2021.05.31 22:30:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4d4a4d4f1c1b1a5a494f0e16184b4c4b184b4c4b1e)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__273(_arch 0 0 273(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 544434464 544501614 1948283745 1629513064 1635087459 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622489422784 tb
(_unit VHDL(pmutl_test 0 293(tb 0 292))
	(_version ve4)
	(_time 1622489422785 2021.05.31 22:30:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4d4a4f4f4d1b1c5a484f0e144a4a494b484a4e4a49)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000058 55 1136          1622489422790 AdderN_Behavioral
(_unit VHDL(nadder 0 321(addern_behavioral 0 329))
	(_version ve4)
	(_time 1622489422791 2021.05.31 22:30:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 4d4b1a4f181a1d5b484a58161e4b184b4c4b494b49)
	(_ent
		(_time 1622489137278)
	)
	(_object
		(_gen(_int N -1 0 322 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 323(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 323(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 324(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 324(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 325(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 325(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . AdderN_Behavioral 4 -1)
)
I 000056 55 1425          1622489422796 RegN_Behavioral
(_unit VHDL(regn 0 340(regn_behavioral 0 353))
	(_version ve4)
	(_time 1622489422797 2021.05.31 22:30:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5d5a5d5e0c0a0e4b090c4f07095b5a5b085a5f5b58)
	(_ent
		(_time 1622489127238)
	)
	(_object
		(_gen(_int N -1 0 341 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 342(_array -2((_dto c 2 i 0)))))
		(_port(_int reg_input 0 0 342(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 343(_array -2((_dto c 3 i 0)))))
		(_port(_int reg_output 1 0 343(_ent(_out))))
		(_port(_int Clk -2 0 344(_ent(_in)(_event))))
		(_port(_int Load_enable -2 0 345(_ent(_in))))
		(_port(_int Shift_enable -2 0 346(_ent(_in))))
		(_port(_int Clear_enable -2 0 347(_ent(_in))))
		(_port(_int SerIn -2 0 348(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 354(_array -2((_dto c 4 i 0)))))
		(_sig(_int D 2 0 354(_arch(_uni))))
		(_prcs
			(line__356(_arch 0 0 356(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__368(_arch 1 0 368(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
I 000046 55 2412          1622489422802 BEHAV
(_unit VHDL(stage2_mult 0 358(behav 0 386))
	(_version ve4)
	(_time 1622489422803 2021.05.31 22:30:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 5d5a5c5f0d0a084b585948020e580b5b095a585b0e)
	(_ent
		(_time 1622224091407)
	)
	(_inst A 0 394(_ent . nADDER AdderN_Behavioral)
		(_gen
			((N)(_code 1))
		)
		(_port
			((A)(Aout(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
	)
	(_inst B 0 397(_ent . Registerr RegN_Behavioral)
		(_gen
			((N)(_code 2))
		)
		(_port
			((reg_input)(y))
			((reg_output)(Mout))
			((Clk)(Clk))
			((Load_enable)(load_in))
			((Shift_enable)(_code 3))
			((Clear_enable)(_code 4))
			((SerIn)(_code 5))
		)
	)
	(_inst C 0 400(_ent . Registerr RegN_Behavioral)
		(_gen
			((N)(_code 6))
		)
		(_port
			((reg_input)(x))
			((reg_output)(Qout))
			((Clk)(Clk))
			((Load_enable)(load_in))
			((Shift_enable)(Shift))
			((Clear_enable)(_code 7))
			((SerIn)(Aout(0)))
		)
	)
	(_inst D 0 403(_ent . Registerr RegN_Behavioral)
		(_gen
			((N)(_code 8))
		)
		(_port
			((reg_input)(Dout))
			((reg_output)(Aout))
			((Clk)(Clk))
			((Load_enable)(addition))
			((Shift_enable)(Shift))
			((Clear_enable)(load_in))
			((SerIn)(_code 9))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 388(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 388(_arch(_uni))))
		(_sig(_int Qout 2 0 388(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 389(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 389(_arch(_uni))))
		(_sig(_int Aout 3 0 389(_arch(_uni))))
		(_sig(_int load_in -1 0 390(_arch(_uni))))
		(_sig(_int Shift -1 0 390(_arch(_uni))))
		(_sig(_int addition -1 0 390(_arch(_uni))))
		(_prcs
			(line__406(_arch 0 0 406(_assignment(_alias((Product)(Aout(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAV 10 -1)
)
I 000048 55 1047          1622489422820 checker
(_unit VHDL(resultcheck 0 519(checker 0 422))
	(_version ve4)
	(_time 1622489422821 2021.05.31 22:30:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 6c6b6c6c3a3a3b7b686c2f37396a6f6a646a696a6f)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__427(_arch 0 0 427(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1763730533 1869488243 1935745140 1701344288 1701344288 1952805487 1818321769 1936028192 1937009781)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622489422844 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 447))
	(_version ve4)
	(_time 1622489422845 2021.05.31 22:30:22)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8c8b8a82dddbdb9a848c9ed6de8b898a858b888b88)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 448(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 449(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 449(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 450(_arch(_uni((i 2))))))
		(_prcs
			(line__455(_arch 0 0 455(_assignment(_trgt(4))(_sens(4)))))
			(line__457(_arch 1 0 457(_assignment(_trgt(0)))))
			(line__459(_arch 2 0 459(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622489446632 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622489446633 2021.05.31 22:30:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8083d78ed5d7d095d6d297dad087848685868186d5)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622489446638 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622489446639 2021.05.31 22:30:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 8083808f82d4829687d291dbd5868586d6878285d6)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622489446664 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622489446665 2021.05.31 22:30:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a0a2fef7f6f6f6b5f6f2b7faf0a7a4a6a5a7a8a6f6)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622489446670 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622489446671 2021.05.31 22:30:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a0a3fef7a1f7a7b6a6f0e6faf0a6a4a6a4a6a5a7a2)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622489446676 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622489446677 2021.05.31 22:30:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code a0a3f0f6a5f7a7b6f2a6b1faf5a6a4a6a5a7a2a6a6)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622489446682 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622489446683 2021.05.31 22:30:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code afacfbf8f0f9ffbaf8a0bef5faa9aba9aaa8ada9ad)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4662          1622489446696 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622489446697 2021.05.31 22:30:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bfbdeaeaede8eaa9bcedaae0efbae9b9ebb8bab9ec)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 161(_ent (_in))))
				(_port(_int B -2 0 161(_ent (_in))))
				(_port(_int F -2 0 163(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 169(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 171(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 171(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 171(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 171(_ent (_in))))
				(_port(_int cin -2 0 172(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 173(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 173(_ent (_out))))
				(_port(_int carryout -2 0 174(_ent (_out))))
			)
		)
	)
	(_generate kisONE 0 183(_if 9)
		(_generate andingLoop 0 185(_for 6 )
			(_inst andLoop 0 187(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 186(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 186(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__189(_arch 0 0 189(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 193(_if 11)
		(_generate x_loop 0 195(_for 7 )
			(_generate y_loop 0 196(_for 8 )
				(_inst andLoop 0 197(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(aand(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 196(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 195(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 196(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 203(_if 13)
			(_generate muliplication 0 206(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(moved_sum(_object 5)))
						((y)(aand(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 195(_scalar (_to i 0 c 23))))
			(_prcs
				(line__200(_arch 1 0 200(_assignment(_alias((sum(0))(aand(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__201(_arch 2 0 201(_assignment(_trgt(6(0))))))
				(line__212(_arch 5 0 212(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int aand 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 155(_arch(_uni))))
		(_sig(_int moved_sum 4 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 157(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 157(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622489446706 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 239))
	(_version ve4)
	(_time 1622489446707 2021.05.31 22:30:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code bfbdedebece9e8a8b9bba8e5ebb9eab9bab8bdb9be)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__241(_arch 0 0 241(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1129          1622489446717 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 269))
	(_version ve4)
	(_time 1622489446718 2021.05.31 22:30:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code cfcd9b9a9c9998d8cbcd8c949ac9cec99ac9cec99c)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__273(_arch 0 0 273(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 544434464 544501614 1948283745 1629513064 1635087459 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622489446724 tb
(_unit VHDL(pmutl_test 0 293(tb 0 292))
	(_version ve4)
	(_time 1622489446725 2021.05.31 22:30:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dedc888cdf888fc9dbdc9d87d9d9dad8dbd9ddd9da)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000058 55 1136          1622489446732 AdderN_Behavioral
(_unit VHDL(nadder 0 321(addern_behavioral 0 329))
	(_version ve4)
	(_time 1622489446733 2021.05.31 22:30:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dedddd8c8a898ec8dbd9cb858dd88bd8dfd8dad8da)
	(_ent
		(_time 1622489137278)
	)
	(_object
		(_gen(_int N -1 0 322 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 323(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 323(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 324(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 324(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 325(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 325(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . AdderN_Behavioral 4 -1)
)
I 000056 55 1425          1622489446738 RegN_Behavioral
(_unit VHDL(regn 0 340(regn_behavioral 0 353))
	(_version ve4)
	(_time 1622489446739 2021.05.31 22:30:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code dedc8a8c8e898dc88a8fcc848ad8d9d88bd9dcd8db)
	(_ent
		(_time 1622489127238)
	)
	(_object
		(_gen(_int N -1 0 341 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 342(_array -2((_dto c 2 i 0)))))
		(_port(_int reg_input 0 0 342(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 343(_array -2((_dto c 3 i 0)))))
		(_port(_int reg_output 1 0 343(_ent(_out))))
		(_port(_int Clk -2 0 344(_ent(_in)(_event))))
		(_port(_int Load_enable -2 0 345(_ent(_in))))
		(_port(_int Shift_enable -2 0 346(_ent(_in))))
		(_port(_int Clear_enable -2 0 347(_ent(_in))))
		(_port(_int SerIn -2 0 348(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 354(_array -2((_dto c 4 i 0)))))
		(_sig(_int D 2 0 354(_arch(_uni))))
		(_prcs
			(line__356(_arch 0 0 356(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__368(_arch 1 0 368(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
I 000048 55 1047          1622489446770 checker
(_unit VHDL(resultcheck 0 519(checker 0 422))
	(_version ve4)
	(_time 1622489446771 2021.05.31 22:30:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code fdffa9adacabaaeaf9fdbea6a8fbfefbf5fbf8fbfe)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__427(_arch 0 0 427(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1763730533 1869488243 1935745140 1701344288 1701344288 1952805487 1818321769 1936028192 1937009781)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622489446795 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 447))
	(_version ve4)
	(_time 1622489446796 2021.05.31 22:30:46)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 1d1c191a4b4a4a0b151d0f474f1a181b141a191a19)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 448(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 449(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 449(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 450(_arch(_uni((i 2))))))
		(_prcs
			(line__455(_arch 0 0 455(_assignment(_trgt(4))(_sens(4)))))
			(line__457(_arch 1 0 457(_assignment(_trgt(0)))))
			(line__459(_arch 2 0 459(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622489457053 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622489457054 2021.05.31 22:30:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 27292e23757077327175307d772023212221262172)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622489457059 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622489457060 2021.05.31 22:30:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 27297922227325312075367c722122217120252271)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622489457065 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622489457066 2021.05.31 22:30:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 36393633666060236064216c6631323033313e3060)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622489457071 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622489457072 2021.05.31 22:30:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 36383633316131203066706c663032303230333134)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622489457077 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622489457078 2021.05.31 22:30:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 36383832356131206430276c633032303331343030)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622489457083 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622489457084 2021.05.31 22:30:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 46484c44491016531149571c134042404341444044)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4662          1622489457096 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622489457097 2021.05.31 22:30:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 56595d545401034055044309065300500251535005)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 161(_ent (_in))))
				(_port(_int B -2 0 161(_ent (_in))))
				(_port(_int F -2 0 163(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 169(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 171(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 171(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 171(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 171(_ent (_in))))
				(_port(_int cin -2 0 172(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 173(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 173(_ent (_out))))
				(_port(_int carryout -2 0 174(_ent (_out))))
			)
		)
	)
	(_generate kisONE 0 183(_if 9)
		(_generate andingLoop 0 185(_for 6 )
			(_inst andLoop 0 187(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 186(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 186(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__189(_arch 0 0 189(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 193(_if 11)
		(_generate x_loop 0 195(_for 7 )
			(_generate y_loop 0 196(_for 8 )
				(_inst andLoop 0 197(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(aand(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 196(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 195(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 196(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 203(_if 13)
			(_generate muliplication 0 206(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(moved_sum(_object 5)))
						((y)(aand(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 195(_scalar (_to i 0 c 23))))
			(_prcs
				(line__200(_arch 1 0 200(_assignment(_alias((sum(0))(aand(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__201(_arch 2 0 201(_assignment(_trgt(6(0))))))
				(line__212(_arch 5 0 212(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int aand 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 155(_arch(_uni))))
		(_sig(_int moved_sum 4 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 157(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 157(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622489457107 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 239))
	(_version ve4)
	(_time 1622489457108 2021.05.31 22:30:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 56595a55550001415052410c025003505351545057)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__241(_arch 0 0 241(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1129          1622489457114 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 269))
	(_version ve4)
	(_time 1622489457115 2021.05.31 22:30:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 656a6f65653332726167263e306364633063646336)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__273(_arch 0 0 273(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 544434464 544501614 1948283745 1629513064 1635087459 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622489457122 tb
(_unit VHDL(pmutl_test 0 293(tb 0 292))
	(_version ve4)
	(_time 1622489457123 2021.05.31 22:30:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 656a6d65343334726067263c626261636062666261)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000058 55 1136          1622489457128 AdderN_Behavioral
(_unit VHDL(nadder 0 321(addern_behavioral 0 329))
	(_version ve4)
	(_time 1622489457129 2021.05.31 22:30:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 757b2874712225637072602e267320737473717371)
	(_ent
		(_time 1622489137278)
	)
	(_object
		(_gen(_int N -1 0 322 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 323(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 323(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 324(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 324(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 325(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 325(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . AdderN_Behavioral 4 -1)
)
I 000056 55 1425          1622489457134 RegN_Behavioral
(_unit VHDL(regn 0 340(regn_behavioral 0 353))
	(_version ve4)
	(_time 1622489457135 2021.05.31 22:30:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 757a7f74752226632124672f217372732072777370)
	(_ent
		(_time 1622489127238)
	)
	(_object
		(_gen(_int N -1 0 341 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 342(_array -2((_dto c 2 i 0)))))
		(_port(_int reg_input 0 0 342(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 343(_array -2((_dto c 3 i 0)))))
		(_port(_int reg_output 1 0 343(_ent(_out))))
		(_port(_int Clk -2 0 344(_ent(_in)(_event))))
		(_port(_int Load_enable -2 0 345(_ent(_in))))
		(_port(_int Shift_enable -2 0 346(_ent(_in))))
		(_port(_int Clear_enable -2 0 347(_ent(_in))))
		(_port(_int SerIn -2 0 348(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 354(_array -2((_dto c 4 i 0)))))
		(_sig(_int D 2 0 354(_arch(_uni))))
		(_prcs
			(line__356(_arch 0 0 356(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__368(_arch 1 0 368(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
I 000046 55 2412          1622489457140 BEHAV
(_unit VHDL(stage2_mult 0 358(behav 0 386))
	(_version ve4)
	(_time 1622489457141 2021.05.31 22:30:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 757a7e75742220637071602a267023732172707326)
	(_ent
		(_time 1622224091407)
	)
	(_inst A 0 394(_ent . nADDER AdderN_Behavioral)
		(_gen
			((N)(_code 1))
		)
		(_port
			((A)(outt(d_3_0)))
			((B)(Mout))
			((S)(Dout))
		)
	)
	(_inst B 0 397(_ent . Registerr RegN_Behavioral)
		(_gen
			((N)(_code 2))
		)
		(_port
			((reg_input)(y))
			((reg_output)(Mout))
			((Clk)(Clk))
			((Load_enable)(load_in))
			((Shift_enable)(_code 3))
			((Clear_enable)(_code 4))
			((SerIn)(_code 5))
		)
	)
	(_inst C 0 400(_ent . Registerr RegN_Behavioral)
		(_gen
			((N)(_code 6))
		)
		(_port
			((reg_input)(x))
			((reg_output)(Qout))
			((Clk)(Clk))
			((Load_enable)(load_in))
			((Shift_enable)(Shift))
			((Clear_enable)(_code 7))
			((SerIn)(outt(0)))
		)
	)
	(_inst D 0 403(_ent . Registerr RegN_Behavioral)
		(_gen
			((N)(_code 8))
		)
		(_port
			((reg_input)(Dout))
			((reg_output)(outt))
			((Clk)(Clk))
			((Load_enable)(addition))
			((Shift_enable)(Shift))
			((Clear_enable)(load_in))
			((SerIn)(_code 9))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 388(_array -1((_dto i 3 i 0)))))
		(_sig(_int Mout 2 0 388(_arch(_uni))))
		(_sig(_int Qout 2 0 388(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 389(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 389(_arch(_uni))))
		(_sig(_int outt 3 0 389(_arch(_uni))))
		(_sig(_int load_in -1 0 390(_arch(_uni))))
		(_sig(_int Shift -1 0 390(_arch(_uni))))
		(_sig(_int addition -1 0 390(_arch(_uni))))
		(_prcs
			(line__406(_arch 0 0 406(_assignment(_alias((Product)(outt(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAV 10 -1)
)
I 000048 55 1047          1622489457146 checker
(_unit VHDL(resultcheck 0 519(checker 0 422))
	(_version ve4)
	(_time 1622489457147 2021.05.31 22:30:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 848b8e8a85d2d3938084c7dfd18287828c82818287)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__427(_arch 0 0 427(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1763730533 1869488243 1935745140 1701344288 1701344288 1952805487 1818321769 1936028192 1937009781)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622489457162 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 447))
	(_version ve4)
	(_time 1622489457163 2021.05.31 22:30:57)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 949b989b92c3c3829c9486cec69391929d93909390)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 448(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 449(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 449(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 450(_arch(_uni((i 2))))))
		(_prcs
			(line__455(_arch 0 0 455(_assignment(_trgt(4))(_sens(4)))))
			(line__457(_arch 1 0 457(_assignment(_trgt(0)))))
			(line__459(_arch 2 0 459(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
I 000051 55 608           1622489508445 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622489508446 2021.05.31 22:31:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e5e6e4b6b5b2b5f0b3b7f2bfb5e2e1e3e0e3e4e3b0)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
I 000050 55 605           1622489508451 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622489508452 2021.05.31 22:31:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f5f6a3a4f2a1f7e3f2a7e4aea0f3f0f3a3f2f7f0a3)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
I 000051 55 608           1622489508460 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622489508461 2021.05.31 22:31:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f5f7fda5a6a3a3e0a3a7e2afa5f2f1f3f0f2fdf3a3)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
I 000056 55 763           1622489508466 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622489508467 2021.05.31 22:31:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f5f6fda5f1a2f2e3f3a5b3afa5f3f1f3f1f3f0f2f7)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000048 55 1078          1622489508472 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622489508473 2021.05.31 22:31:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 05060202055202135703145f500301030002070303)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1758          1622489508478 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622489508479 2021.05.31 22:31:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 0506060309535510520a145f500301030002070307)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
I 000055 55 4662          1622489508494 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622489508495 2021.05.31 22:31:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 14161612144341021746014b441142124013111247)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 161(_ent (_in))))
				(_port(_int B -2 0 161(_ent (_in))))
				(_port(_int F -2 0 163(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 169(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 171(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 171(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 171(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 171(_ent (_in))))
				(_port(_int cin -2 0 172(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 173(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 173(_ent (_out))))
				(_port(_int carryout -2 0 174(_ent (_out))))
			)
		)
	)
	(_generate kisONE 0 183(_if 9)
		(_generate andingLoop 0 185(_for 6 )
			(_inst andLoop 0 187(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 186(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 186(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__189(_arch 0 0 189(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 193(_if 11)
		(_generate x_loop 0 195(_for 7 )
			(_generate y_loop 0 196(_for 8 )
				(_inst andLoop 0 197(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(aand(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 196(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 195(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 196(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 203(_if 13)
			(_generate muliplication 0 206(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(moved_sum(_object 5)))
						((y)(aand(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 195(_scalar (_to i 0 c 23))))
			(_prcs
				(line__200(_arch 1 0 200(_assignment(_alias((sum(0))(aand(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__201(_arch 2 0 201(_assignment(_trgt(6(0))))))
				(line__212(_arch 5 0 212(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int aand 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 155(_arch(_uni))))
		(_sig(_int moved_sum 4 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 157(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 157(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
I 000051 55 1180          1622489508505 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 239))
	(_version ve4)
	(_time 1622489508506 2021.05.31 22:31:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 24262120257273332220337e702271222123262225)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__241(_arch 0 0 241(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
I 000049 55 1129          1622489508515 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 269))
	(_version ve4)
	(_time 1622489508516 2021.05.31 22:31:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 333130363565642437317068663532356635323560)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__273(_arch 0 0 273(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 544434464 544501614 1948283745 1629513064 1635087459 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
I 000043 55 1512          1622489508522 tb
(_unit VHDL(pmutl_test 0 293(tb 0 292))
	(_version ve4)
	(_time 1622489508523 2021.05.31 22:31:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 33313236646562243631706a343437353634303437)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
I 000058 55 1136          1622489508530 AdderN_Behavioral
(_unit VHDL(nadder 0 321(addern_behavioral 0 329))
	(_version ve4)
	(_time 1622489508531 2021.05.31 22:31:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 434017414114135546445618104516454245474547)
	(_ent
		(_time 1622489137278)
	)
	(_object
		(_gen(_int N -1 0 322 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 323(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 323(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 324(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 324(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 325(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 325(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . AdderN_Behavioral 4 -1)
)
I 000056 55 1425          1622489508536 RegN_Behavioral
(_unit VHDL(regn 0 340(regn_behavioral 0 353))
	(_version ve4)
	(_time 1622489508537 2021.05.31 22:31:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 434140414514105517125119174544451644414546)
	(_ent
		(_time 1622489127238)
	)
	(_object
		(_gen(_int N -1 0 341 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 342(_array -2((_dto c 2 i 0)))))
		(_port(_int reg_input 0 0 342(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 343(_array -2((_dto c 3 i 0)))))
		(_port(_int reg_output 1 0 343(_ent(_out))))
		(_port(_int Clk -2 0 344(_ent(_in)(_event))))
		(_port(_int Load_enable -2 0 345(_ent(_in))))
		(_port(_int Shift_enable -2 0 346(_ent(_in))))
		(_port(_int Clear_enable -2 0 347(_ent(_in))))
		(_port(_int SerIn -2 0 348(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 354(_array -2((_dto c 4 i 0)))))
		(_sig(_int D 2 0 354(_arch(_uni))))
		(_prcs
			(line__356(_arch 0 0 356(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__368(_arch 1 0 368(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
I 000046 55 2421          1622489508547 BEHAV
(_unit VHDL(stage2_mult 0 358(behav 0 386))
	(_version ve4)
	(_time 1622489508548 2021.05.31 22:31:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 53515151540406455657460c005605550754565500)
	(_ent
		(_time 1622224091407)
	)
	(_inst A 0 394(_ent . nADDER AdderN_Behavioral)
		(_gen
			((N)(_code 1))
		)
		(_port
			((A)(outt(d_3_0)))
			((B)(multout))
			((S)(Dout))
		)
	)
	(_inst B 0 397(_ent . Registerr RegN_Behavioral)
		(_gen
			((N)(_code 2))
		)
		(_port
			((reg_input)(y))
			((reg_output)(multout))
			((Clk)(Clk))
			((Load_enable)(load_in))
			((Shift_enable)(_code 3))
			((Clear_enable)(_code 4))
			((SerIn)(_code 5))
		)
	)
	(_inst C 0 400(_ent . Registerr RegN_Behavioral)
		(_gen
			((N)(_code 6))
		)
		(_port
			((reg_input)(x))
			((reg_output)(Qout))
			((Clk)(Clk))
			((Load_enable)(load_in))
			((Shift_enable)(Shift))
			((Clear_enable)(_code 7))
			((SerIn)(outt(0)))
		)
	)
	(_inst D 0 403(_ent . Registerr RegN_Behavioral)
		(_gen
			((N)(_code 8))
		)
		(_port
			((reg_input)(Dout))
			((reg_output)(outt))
			((Clk)(Clk))
			((Load_enable)(addition))
			((Shift_enable)(Shift))
			((Clear_enable)(load_in))
			((SerIn)(_code 9))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 388(_array -1((_dto i 3 i 0)))))
		(_sig(_int multout 2 0 388(_arch(_uni))))
		(_sig(_int Qout 2 0 388(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 389(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 389(_arch(_uni))))
		(_sig(_int outt 3 0 389(_arch(_uni))))
		(_sig(_int load_in -1 0 390(_arch(_uni))))
		(_sig(_int Shift -1 0 390(_arch(_uni))))
		(_sig(_int addition -1 0 390(_arch(_uni))))
		(_prcs
			(line__406(_arch 0 0 406(_assignment(_alias((Product)(outt(d_3_0))(Qout)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAV 10 -1)
)
I 000048 55 1047          1622489508558 checker
(_unit VHDL(resultcheck 0 519(checker 0 422))
	(_version ve4)
	(_time 1622489508559 2021.05.31 22:31:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 535150505505044457531008065550555b55565550)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__427(_arch 0 0 427(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1763730533 1869488243 1935745140 1701344288 1701344288 1952805487 1818321769 1936028192 1937009781)
	)
	(_model . checker 1 -1)
)
I 000046 55 1241          1622489508571 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 447))
	(_version ve4)
	(_time 1622489508572 2021.05.31 22:31:48)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 62606762623535746a627038306567646b65666566)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 448(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 449(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 449(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 450(_arch(_uni((i 2))))))
		(_prcs
			(line__455(_arch 0 0 455(_assignment(_trgt(4))(_sens(4)))))
			(line__457(_arch 1 0 457(_assignment(_trgt(0)))))
			(line__459(_arch 2 0 459(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
V 000051 55 608           1622489523763 struct_and
(_unit VHDL(and_gate 0 14(struct_and 0 20))
	(_version ve4)
	(_time 1622489523764 2021.05.31 22:32:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c5cb9790959295d09397d29f95c2c1c3c0c3c4c390)
	(_ent
		(_time 1622405759131)
	)
	(_object
		(_port(_int A -1 0 16(_ent(_in))))
		(_port(_int B -1 0 16(_ent(_in))))
		(_port(_int F -1 0 17(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_and 1 -1)
)
V 000050 55 605           1622489523769 struct_or
(_unit VHDL(or_gate 0 32(struct_or 0 38))
	(_version ve4)
	(_time 1622489523770 2021.05.31 22:32:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code c5cbc091c291c7d3c297d49e90c3c0c393c2c7c093)
	(_ent
		(_time 1622405759207)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int F -1 0 35(_ent(_out))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_or 1 -1)
)
V 000051 55 608           1622489523796 struct_xor
(_unit VHDL(xor_gate 0 50(struct_xor 0 56))
	(_version ve4)
	(_time 1622489523797 2021.05.31 22:32:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e5eabeb6b6b3b3f0b3b7f2bfb5e2e1e3e0e2ede3b3)
	(_ent
		(_time 1622405759305)
	)
	(_object
		(_port(_int A -1 0 52(_ent(_in))))
		(_port(_int B -1 0 52(_ent(_in))))
		(_port(_int F -1 0 53(_ent(_out))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct_xor 1 -1)
)
V 000056 55 763           1622489523802 half_adder_arch
(_unit VHDL(half_adder 0 71(half_adder_arch 0 77))
	(_version ve4)
	(_time 1622489523803 2021.05.31 22:32:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e5ebbeb6e1b2e2f3e3b5a3bfb5e3e1e3e1e3e0e2e7)
	(_ent
		(_time 1622405759375)
	)
	(_inst G1 0 79(_ent . XOR_GATE struct_xor)
		(_port
			((A)(a))
			((B)(b))
			((F)(sum))
		)
	)
	(_inst G2 0 80(_ent . AND_GATE struct_and)
		(_port
			((A)(a))
			((B)(b))
			((F)(carry))
		)
	)
	(_object
		(_port(_int a -1 0 72(_ent(_in))))
		(_port(_int b -1 0 72(_ent(_in))))
		(_port(_int sum -1 0 73(_ent(_out))))
		(_port(_int carry -1 0 73(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000048 55 1078          1622489523808 FA_arch
(_unit VHDL(fulladder 0 91(fa_arch 0 96))
	(_version ve4)
	(_time 1622489523809 2021.05.31 22:32:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code e5ebb0b7e5b2e2f3b7e3f4bfb0e3e1e3e0e2e7e3e3)
	(_ent
		(_time 1622405759455)
	)
	(_inst w1 0 100(_ent . half_adder half_adder_arch)
		(_port
			((a)(x))
			((b)(y))
			((sum)(s1))
			((carry)(c1))
		)
	)
	(_inst w2 0 101(_ent . half_adder half_adder_arch)
		(_port
			((a)(s1))
			((b)(cin))
			((sum)(sum))
			((carry)(c2))
		)
	)
	(_inst w3 0 102(_ent . OR_GATE struct_or)
		(_port
			((A)(c1))
			((B)(c2))
			((F)(carry))
		)
	)
	(_object
		(_port(_int x -1 0 92(_ent(_in))))
		(_port(_int y -1 0 92(_ent(_in))))
		(_port(_int cin -1 0 92(_ent(_in))))
		(_port(_int sum -1 0 93(_ent(_out))))
		(_port(_int carry -1 0 93(_ent(_out))))
		(_sig(_int s1 -1 0 98(_arch(_uni))))
		(_sig(_int c1 -1 0 98(_arch(_uni))))
		(_sig(_int c2 -1 0 98(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000055 55 1758          1622489523814 bit_structural
(_unit VHDL(bit_adder 0 112(bit_structural 0 120))
	(_version ve4)
	(_time 1622489523815 2021.05.31 22:32:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code f4faa5a4f9a2a4e1a3fbe5aea1f2f0f2f1f3f6f2f6)
	(_ent
		(_time 1622470446500)
	)
	(_generate loop1 0 128(_for 4 )
		(_inst g1 0 129(_ent . fulladder FA_arch)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(crry(_object 1)))
				((sum)(sum(_object 1)))
				((carry)(crry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 113(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 114(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 114(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 114(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 114(_ent(_in))))
		(_port(_int cin -2 0 115(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 116(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 116(_ent(_out))))
		(_port(_int carryout -2 0 117(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 122(_array -2((_dto c 6 i 0)))))
		(_sig(_int crry 3 0 122(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{n-1}~13 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__124(_arch 0 0 124(_assignment(_alias((crry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__126(_arch 1 0 126(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . bit_structural 8 -1)
)
V 000055 55 4662          1622489523828 stage1_multBHV
(_unit VHDL(stage1_mult 0 142(stage1_multbhv 0 150))
	(_version ve4)
	(_time 1622489523829 2021.05.31 22:32:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 040b5303045351120756115b540152025003010257)
	(_ent
		(_time 1622470936772)
	)
	(_comp
		(AND_GATE
			(_object
				(_port(_int A -2 0 161(_ent (_in))))
				(_port(_int B -2 0 161(_ent (_in))))
				(_port(_int F -2 0 163(_ent (_out))))
			)
		)
		(bit_adder
			(_object
				(_gen(_int n -1 0 169(_ent((i 4)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 171(_array -2((_dto c 6 i 0)))))
				(_port(_int x 6 0 171(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 171(_array -2((_dto c 7 i 0)))))
				(_port(_int y 7 0 171(_ent (_in))))
				(_port(_int cin -2 0 172(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 173(_array -2((_dto c 8 i 0)))))
				(_port(_int sum 8 0 173(_ent (_out))))
				(_port(_int carryout -2 0 174(_ent (_out))))
			)
		)
	)
	(_generate kisONE 0 183(_if 9)
		(_generate andingLoop 0 185(_for 6 )
			(_inst andLoop 0 187(_comp AND_GATE)
				(_port
					((A)(x(_object 2)))
					((B)(y(0)))
					((F)(result(_object 2)))
				)
				(_use(_ent . AND_GATE)
				)
			)
			(_object
				(_cnst(_int i 6 0 186(_arch)))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~j-1~downto~0~135 0 186(_scalar (_dto c 10 i 0))))
			(_prcs
				(line__189(_arch 0 0 189(_assignment(_trgt(2(_object 0))))))
			)
		)
	)
	(_generate kGreaterThanOne 0 193(_if 11)
		(_generate x_loop 0 195(_for 7 )
			(_generate y_loop 0 196(_for 8 )
				(_inst andLoop 0 197(_comp AND_GATE)
					(_port
						((A)(x(_object 3)))
						((B)(y(_object 4)))
						((F)(aand(_object 3(_object 4))))
					)
					(_use(_ent . AND_GATE)
					)
				)
				(_object
					(_cnst(_int m 8 0 196(_arch)))
				)
			)
			(_object
				(_cnst(_int i 7 0 195(_arch)))
				(_type(_int ~INTEGER~range~0~to~k-1~13 0 196(_scalar (_to i 0 c 12))))
			)
		)
		(_generate jAndKBothGreaterThanOne 0 203(_if 13)
			(_generate muliplication 0 206(_for 9 )
				(_inst Adder 0 209(_comp bit_adder)
					(_port
						((x)(moved_sum(_object 5)))
						((y)(aand(_index 14)))
						((cin)((i 2)))
						((sum)(sum(_index 15)))
						((carryout)(cout(_index 16)))
					)
					(_use(_ent . bit_adder)
						(_gen
							((n)((i 4)))
						)
						(_port
							((x)(x))
							((y)(y))
							((cin)(cin))
							((sum)(sum))
							((carryout)(carryout))
						)
					)
				)
				(_object
					(_cnst(_int i 9 0 206(_arch)))
					(_prcs
						(line__207(_arch 3 0 207(_assignment(_trgt(2(_object 5)))(_sens(4(_object 5(_index 17))))(_read(4(_object 5(_index 18)))))))
						(line__208(_arch 4 0 208(_assignment(_trgt(5(_object 5)))(_sens(4(_object 5(_range 19)))(6(_object 5)))(_read(4(_object 5(_range 20)))(6(_object 5))))))
					)
				)
				(_part (4(_object 5(_index 21)))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~j-2~13 0 206(_scalar (_to i 0 c 22))))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~j-1~13 0 195(_scalar (_to i 0 c 23))))
			(_prcs
				(line__200(_arch 1 0 200(_assignment(_alias((sum(0))(aand(0))))(_trgt(4(0)))(_sens(3(0))))))
				(line__201(_arch 2 0 201(_assignment(_trgt(6(0))))))
				(line__212(_arch 5 0 212(_assignment(_trgt(2(_range 24)))(_sens(4(_index 25))(6(_index 26)))(_read(4(_index 27))(6(_index 28))))))
			)
		)
	)
	(_object
		(_gen(_int j -1 0 144(_ent gms)))
		(_gen(_int k -1 0 144(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{{j-1}~downto~0}~12 0 145(_array -2((_dto c 29 i 0)))))
		(_port(_int x 0 0 145(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{k-1}~downto~0}~12 0 146(_array -2((_dto c 30 i 0)))))
		(_port(_int y 1 0 146(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{j+k-1}~downto~0}~12 0 147(_array -2((_dto c 31 i 0)))))
		(_port(_int result 2 0 147(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{k-1~downto~0}~13 0 152(_array -2((_dto c 32 i 0)))))
		(_type(_int tmp_array 0 152(_array 3((_dto c 33 i 0)))))
		(_sig(_int aand 4 0 154(_arch(_uni))))
		(_sig(_int sum 4 0 155(_arch(_uni))))
		(_sig(_int moved_sum 4 0 156(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{j-1~downto~0}~13 0 157(_array -2((_dto c 34 i 0)))))
		(_sig(_int cout 5 0 157(_arch(_uni))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . stage1_multBHV 35 -1)
)
V 000051 55 1180          1622489523838 behavioral
(_unit VHDL(testgenerator 0 234(behavioral 0 239))
	(_version ve4)
	(_time 1622489523839 2021.05.31 22:32:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 040b5402055253130200135e500251020103060205)
	(_ent
		(_time 1622471451755)
	)
	(_object
		(_port(_int CLK -1 0 236(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 237(_array -1((_dto i 6 i 0)))))
		(_port(_int x 0 0 237(_ent(_out(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 238(_array -1((_dto i 3 i 0)))))
		(_port(_int y 1 0 238(_ent(_out(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 239(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 2 0 239(_ent(_out(_string \"00000000000"\)))))
		(_prcs
			(line__241(_arch 0 0 241(_prcs(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . behavioral 1 -1)
)
V 000049 55 1129          1622489523848 analyser
(_unit VHDL(resultanalyser 0 178(analyser 0 269))
	(_version ve4)
	(_time 1622489523849 2021.05.31 22:32:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 141b4213154243031016574f411215124112151247)
	(_ent
		(_time 1622234927389)
	)
	(_object
		(_port(_int CLK -1 0 179(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~12 0 180(_array -1((_dto i 10 i 0)))))
		(_port(_int correct 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_port(_int result 0 0 180(_ent(_in(_string \"00000000000"\)))))
		(_prcs
			(line__273(_arch 0 0 273(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(1701670739 1852401780 1702305895 1998615662 1735290738 1646275616 1969316709 1948280179 1914725736 1819636581 1948283764 544498024 1701995895 1769107488 1684370542 544434464 544501614 1948283745 1629513064 1635087459 1701978220 1953265011 115)
	)
	(_model . analyser 1 -1)
)
V 000043 55 1512          1622489523856 tb
(_unit VHDL(pmutl_test 0 293(tb 0 292))
	(_version ve4)
	(_time 1622489523857 2021.05.31 22:32:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 232c7727747572342621607a242427252624202427)
	(_ent
		(_time 1622476088534)
	)
	(_inst G1 0 302(_ent . TestGenerator behavioral)
		(_port
			((CLK)(CLK))
			((x)(x))
			((y)(y))
			((correct)(correct))
		)
	)
	(_inst G2 0 303(_ent . stage1_mult stage1_multBHV)
		(_gen
			((j)(_code 1))
			((k)(_code 2))
		)
		(_port
			((x)(x))
			((y)(y))
			((result)(result(d_10_0)))
		)
	)
	(_inst G3 0 304(_ent . ResultAnalyser analyser)
		(_port
			((CLK)(CLK))
			((correct)(correct))
			((result)(result))
		)
	)
	(_object
		(_sig(_int CLK -1 0 293(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 294(_array -1((_dto i 6 i 0)))))
		(_sig(_int x 0 0 294(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 295(_array -1((_dto i 3 i 0)))))
		(_sig(_int y 1 0 295(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 296(_array -1((_dto i 10 i 0)))))
		(_sig(_int result 2 0 296(_arch(_uni(_string \"00000000000"\)))))
		(_sig(_int correct 2 0 297(_arch(_uni(_string \"00000000000"\)))))
		(_prcs
			(line__301(_arch 0 0 301(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . tb 3 -1)
)
V 000058 55 1136          1622489523864 AdderN_Behavioral
(_unit VHDL(nadder 0 321(addern_behavioral 0 329))
	(_version ve4)
	(_time 1622489523865 2021.05.31 22:32:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 232d22272174733526243678702576252225272527)
	(_ent
		(_time 1622489137278)
	)
	(_object
		(_gen(_int N -1 0 322 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 323(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 323(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 324(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 324(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 325(_array -2((_dto c 3 i 0)))))
		(_port(_int S 2 0 325(_ent(_out))))
		(_prcs
			(line__331(_arch 0 0 331(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . AdderN_Behavioral 4 -1)
)
V 000056 55 1425          1622489523870 RegN_Behavioral
(_unit VHDL(regn 0 340(regn_behavioral 0 353))
	(_version ve4)
	(_time 1622489523871 2021.05.31 22:32:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 232c75272574703577723179772524257624212526)
	(_ent
		(_time 1622489127238)
	)
	(_object
		(_gen(_int N -1 0 341 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 342(_array -2((_dto c 2 i 0)))))
		(_port(_int reg_input 0 0 342(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 343(_array -2((_dto c 3 i 0)))))
		(_port(_int reg_output 1 0 343(_ent(_out))))
		(_port(_int Clk -2 0 344(_ent(_in)(_event))))
		(_port(_int Load_enable -2 0 345(_ent(_in))))
		(_port(_int Shift_enable -2 0 346(_ent(_in))))
		(_port(_int Clear_enable -2 0 347(_ent(_in))))
		(_port(_int SerIn -2 0 348(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 354(_array -2((_dto c 4 i 0)))))
		(_sig(_int D 2 0 354(_arch(_uni))))
		(_prcs
			(line__356(_arch 0 0 356(_prcs(_trgt(7))(_sens(2)(7(_range 5))(0)(3)(4)(5)(6))(_dssslsensitivity 1)(_read(7(_range 6))))))
			(line__368(_arch 1 0 368(_assignment(_trgt(1))(_sens(7)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . RegN_Behavioral 7 -1)
)
V 000046 55 2421          1622489523880 BEHAV
(_unit VHDL(stage2_mult 0 358(behav 0 386))
	(_version ve4)
	(_time 1622489523881 2021.05.31 22:32:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 333c6437346466253637266c603665356734363560)
	(_ent
		(_time 1622224091407)
	)
	(_inst A 0 394(_ent . nADDER AdderN_Behavioral)
		(_gen
			((N)(_code 1))
		)
		(_port
			((A)(outt(d_3_0)))
			((B)(multout))
			((S)(Dout))
		)
	)
	(_inst B 0 397(_ent . Registerr RegN_Behavioral)
		(_gen
			((N)(_code 2))
		)
		(_port
			((reg_input)(y))
			((reg_output)(multout))
			((Clk)(Clk))
			((Load_enable)(load_in))
			((Shift_enable)(_code 3))
			((Clear_enable)(_code 4))
			((SerIn)(_code 5))
		)
	)
	(_inst C 0 400(_ent . Registerr RegN_Behavioral)
		(_gen
			((N)(_code 6))
		)
		(_port
			((reg_input)(x))
			((reg_output)(quit))
			((Clk)(Clk))
			((Load_enable)(load_in))
			((Shift_enable)(Shift))
			((Clear_enable)(_code 7))
			((SerIn)(outt(0)))
		)
	)
	(_inst D 0 403(_ent . Registerr RegN_Behavioral)
		(_gen
			((N)(_code 8))
		)
		(_port
			((reg_input)(Dout))
			((reg_output)(outt))
			((Clk)(Clk))
			((Load_enable)(addition))
			((Shift_enable)(Shift))
			((Clear_enable)(load_in))
			((SerIn)(_code 9))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 359(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 359(_ent(_in))))
		(_port(_int y 0 0 360(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 361(_array -1((_dto i 7 i 0)))))
		(_port(_int Product 1 0 361(_ent(_out))))
		(_port(_int Start -1 0 362(_ent(_in))))
		(_port(_int Clk -1 0 363(_ent(_in))))
		(_port(_int Done -1 0 364(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 388(_array -1((_dto i 3 i 0)))))
		(_sig(_int multout 2 0 388(_arch(_uni))))
		(_sig(_int quit 2 0 388(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 389(_array -1((_dto i 4 i 0)))))
		(_sig(_int Dout 3 0 389(_arch(_uni))))
		(_sig(_int outt 3 0 389(_arch(_uni))))
		(_sig(_int load_in -1 0 390(_arch(_uni))))
		(_sig(_int Shift -1 0 390(_arch(_uni))))
		(_sig(_int addition -1 0 390(_arch(_uni))))
		(_prcs
			(line__406(_arch 0 0 406(_assignment(_alias((Product)(outt(d_3_0))(quit)))(_trgt(2))(_sens(7)(9(d_3_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BEHAV 10 -1)
)
V 000048 55 1047          1622489523892 checker
(_unit VHDL(resultcheck 0 519(checker 0 422))
	(_version ve4)
	(_time 1622489523893 2021.05.31 22:32:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 424d14404514155546420119174441444a44474441)
	(_ent
		(_time 1622452246568)
	)
	(_object
		(_port(_int CLK -1 0 520(_ent(_in((i 2)))(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 521(_array -1((_dto i 7 i 0)))))
		(_port(_int correct 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_port(_int result 0 0 521(_ent(_in(_string \"00000000"\)))))
		(_prcs
			(line__427(_arch 0 0 427(_prcs(_sens(0))(_mon)(_read(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(543516756 1970496882 544437356 1952540788 1919252256 1651449957 1852399988 1763730533 1869488243 1935745140 1701344288 1701344288 1952805487 1818321769 1936028192 1937009781)
	)
	(_model . checker 1 -1)
)
V 000046 55 1241          1622489523905 arcTB
(_unit VHDL(tbcircuit 0 544(arctb 0 447))
	(_version ve4)
	(_time 1622489523906 2021.05.31 22:32:03)
	(_source(\../src/finalADVANCED.vhd\))
	(_parameters tan)
	(_code 525d0251520505445a524008005557545b55565556)
	(_ent
		(_time 1622452246636)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 448(_array -1((_dto i 3 i 0)))))
		(_sig(_int x 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_sig(_int y 0 0 448(_arch(_uni(_string \"0000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 449(_array -1((_dto i 7 i 0)))))
		(_sig(_int Product 1 0 449(_arch(_uni(_string \"00000000"\)))))
		(_sig(_int Start -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 450(_arch(_uni((i 2))))))
		(_sig(_int Done -1 0 450(_arch(_uni((i 2))))))
		(_prcs
			(line__455(_arch 0 0 455(_assignment(_trgt(4))(_sens(4)))))
			(line__457(_arch 1 0 457(_assignment(_trgt(0)))))
			(line__459(_arch 2 0 459(_assignment(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_split (0)(1)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33751810)
		(50528770)
		(50463234)
		(33686019)
		(33686274)
	)
	(_model . arcTB 3 -1)
)
