// Seed: 2919741240
module module_0;
  bit id_1;
  initial id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd24,
    parameter id_5 = 32'd37
) (
    _id_1,
    id_2,
    id_3
);
  output logic [7:0] id_3;
  inout reg id_2;
  module_0 modCall_1 ();
  input wire _id_1;
  assign id_2 = -1;
  reg id_4;
  assign id_3[1] = id_1;
  assign id_2 = 1;
  logic _id_5;
  ;
  generate
    always_latch @(-1 or posedge id_2 or id_1)
      if (1) begin : LABEL_0
        id_4 <= id_4;
      end else deassign id_4[id_1];
  endgenerate
  task id_6;
    id_2 <= 1'b0;
  endtask
  always_comb id_3[id_5] <= $unsigned(51);
  ;
  id_7(
      id_7, 1'b0, {1, 1, -1}, -1
  );
  localparam id_8 = ~-1;
  wire id_9;
  assign id_4 = -1;
endmodule
