// Seed: 2966880966
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3, id_4;
  assign id_3 = id_3;
  id_5(
      .id_0(id_4), .id_1(id_2)
  ); id_6(
      .id_0(id_2)
  );
endmodule
module module_1 (
    input tri1 id_0
    , id_40,
    output wire id_1,
    input wire id_2,
    input tri id_3,
    input tri0 id_4,
    input tri id_5,
    output supply1 id_6,
    output tri id_7,
    output tri id_8,
    input tri1 id_9,
    input tri0 id_10,
    input supply1 id_11
    , id_41,
    input wire id_12,
    output wire id_13,
    output wire id_14,
    output wor id_15,
    input supply1 id_16,
    input tri id_17,
    input uwire id_18,
    output wire id_19,
    input uwire id_20,
    input wor id_21,
    input uwire id_22,
    output wor id_23,
    input supply0 id_24,
    input tri0 id_25,
    output supply0 id_26,
    input wor id_27,
    input tri1 id_28,
    input supply0 id_29,
    input tri1 id_30,
    input tri1 id_31,
    input wor id_32
    , id_42,
    input supply1 id_33,
    output wor id_34,
    input wire id_35,
    input uwire id_36,
    output supply0 id_37,
    input tri0 id_38
);
  wire id_43;
  nor (
      id_23,
      id_21,
      id_12,
      id_32,
      id_18,
      id_5,
      id_27,
      id_42,
      id_28,
      id_31,
      id_40,
      id_38,
      id_25,
      id_30,
      id_29,
      id_16,
      id_9,
      id_11,
      id_24,
      id_3,
      id_4,
      id_33,
      id_20,
      id_17,
      id_22,
      id_0,
      id_10,
      id_36
  );
  module_0(
      id_41, id_41
  );
endmodule
