

================================================================
== Vitis HLS Report for 'convolution_Pipeline_VITIS_LOOP_22_1'
================================================================
* Date:           Sat May 17 11:44:29 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    16386|    16386|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_22_1  |    16384|    16384|         2|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [Include/Convolution.c:22]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_img_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_img"   --->   Operation 7 'read' 'out_img_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln22 = store i15 0, i15 %i" [Include/Convolution.c:22]   --->   Operation 8 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i15 %i" [Include/Convolution.c:22]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.94ns)   --->   "%icmp_ln22 = icmp_eq  i15 %i_1, i15 16384" [Include/Convolution.c:22]   --->   Operation 12 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.94ns)   --->   "%add_ln22 = add i15 %i_1, i15 1" [Include/Convolution.c:22]   --->   Operation 13 'add' 'add_ln22' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc.split, void %VITIS_LOOP_27_2.exitStub" [Include/Convolution.c:22]   --->   Operation 14 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %out_img_read" [Include/Convolution.c:22]   --->   Operation 15 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln22 = store i15 %add_ln22, i15 %i" [Include/Convolution.c:22]   --->   Operation 16 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Include/Convolution.c:23]   --->   Operation 17 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384" [Include/Convolution.c:22]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Include/Convolution.c:22]   --->   Operation 19 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (7.30ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr, i8 0, i1 1" [Include/Convolution.c:24]   --->   Operation 20 'write' 'write_ln24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [Include/Convolution.c:22]   --->   Operation 21 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.120ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', Include/Convolution.c:22) of constant 0 on local variable 'i', Include/Convolution.c:22 [6]  (1.588 ns)
	'load' operation 15 bit ('i', Include/Convolution.c:22) on local variable 'i', Include/Convolution.c:22 [9]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', Include/Convolution.c:22) [11]  (1.944 ns)
	'store' operation 0 bit ('store_ln22', Include/Convolution.c:22) of variable 'add_ln22', Include/Convolution.c:22 on local variable 'i', Include/Convolution.c:22 [20]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln24', Include/Convolution.c:24) on port 'gmem' (Include/Convolution.c:24) [19]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
