v 20150930 2
C 56700 44700 1 0 1 tsop48xx.sym
{
T 56400 46950 5 10 0 0 0 6 1
footprint=TSOP48
T 56400 47350 5 10 0 0 0 6 1
symversion=0.1
T 55600 46500 5 10 1 1 0 6 1
refdes=U3
T 56386 48505 5 10 0 0 0 6 1
device=TSOP48XX
T 56500 45000 5 10 1 1 90 2 1
value=TSOP4838
}
C 50700 45600 1 0 0 crystal-1.sym
{
T 50900 46100 5 10 0 0 0 0 1
device=CRYSTAL
T 50900 45900 5 10 1 1 0 0 1
refdes=X1
T 50900 46300 5 10 0 0 0 0 1
symversion=0.1
T 50700 45400 5 10 1 1 0 0 1
value=16 MHz
T 50700 45600 5 10 0 1 90 0 1
footprint=CRYSTAL 300
}
C 50300 44100 1 0 0 gnd-1.sym
C 51500 44100 1 0 0 gnd-1.sym
N 50400 44400 50400 44500 4
N 51600 44400 51600 44500 4
C 50600 44500 1 90 0 asic-cap-2.sym
{
T 50700 45000 5 10 1 1 0 0 1
refdes=C1
T 50700 44700 5 10 1 1 0 0 1
value=22p
T 50200 45500 5 8 0 0 90 0 1
device=CAPACITOR
T 50600 44500 5 10 0 0 0 0 1
footprint=ACY200
}
C 51800 44500 1 90 0 asic-cap-2.sym
{
T 51900 45000 5 10 1 1 0 0 1
refdes=C2
T 51900 44800 5 10 1 1 0 0 1
value=22p
T 51400 45500 5 8 0 0 90 0 1
device=CAPACITOR
T 51800 44500 5 10 0 0 0 0 1
footprint=ACY200
}
C 51000 48200 1 270 0 resistor-2.sym
{
T 51350 47800 5 10 0 0 270 0 1
device=RESISTOR
T 51000 48200 5 10 0 0 90 0 1
footprint=ACY400
T 50600 47800 5 10 1 1 0 0 1
refdes=R1
T 50600 47600 5 10 1 1 0 0 1
value=10k
}
C 50900 48400 1 0 0 vcc-1.sym
N 51100 47300 51100 47100 4
C 55700 46600 1 0 0 vcc-1.sym
C 55800 44400 1 0 0 gnd-1.sym
N 54300 45700 55100 45700 4
C 53400 42600 1 270 0 capacitor-4.sym
{
T 54500 42400 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 54100 42400 5 10 0 0 270 0 1
symversion=0.1
T 53400 42600 5 10 0 0 0 0 1
footprint=RADIAL_CAN 200
T 53200 41900 5 10 1 1 0 0 1
refdes=C5
T 53100 41700 5 10 1 1 0 0 1
value=1 uF
}
C 50100 42500 1 270 0 capacitor-4.sym
{
T 51200 42300 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 50800 42300 5 10 0 0 270 0 1
symversion=0.1
T 50100 42500 5 10 0 0 0 0 1
footprint=RADIAL_CAN 200
T 49600 41900 5 10 1 1 0 0 1
refdes=C3
T 49600 41700 5 10 1 1 0 0 1
value=10 uF
}
C 53000 41700 1 90 0 capacitor-1.sym
{
T 52300 41900 5 10 0 0 90 0 1
device=CAPACITOR
T 52100 41900 5 10 0 0 90 0 1
symversion=0.1
T 53000 41700 5 10 0 0 90 0 1
footprint=ACY200
T 52100 42100 5 10 1 1 180 6 1
refdes=C4
T 52100 41800 5 10 1 1 0 0 1
value=220pF
}
C 50200 41000 1 0 0 gnd-1.sym
C 51200 41000 1 0 0 gnd-1.sym
C 52700 41000 1 0 0 gnd-1.sym
C 53500 41000 1 0 0 gnd-1.sym
N 50300 41600 50300 41300 4
N 51300 42300 51300 41300 4
N 52100 42900 54100 42900 4
N 53600 41700 53600 41300 4
N 52800 41700 52800 41300 4
N 49000 42900 50500 42900 4
N 52800 42600 52800 42900 4
N 53600 42600 53600 42900 4
C 41500 35600 0 0 0 title-bordered-A2-custom.sym
{
T 57600 36800 15 10 1 1 0 1 1
title=Avrlirc
T 57600 36200 15 10 1 1 0 0 1
file=avrlirc.sch
T 58100 35900 15 10 1 1 0 3 1
pagenum=1
T 59700 35900 15 10 1 1 0 3 1
pagecount=1
T 61500 35900 15 10 1 1 0 0 1
author=Martin Vyskoƒçil
T 61500 36200 15 10 1 1 0 0 1
revision=1.0
}
N 50300 42500 50300 42900 4
C 51700 45400 1 0 0 ATtiny25.sym
{
T 54000 47500 5 10 1 1 0 6 1
refdes=U1
T 52000 47450 5 10 0 1 0 0 1
device=ATtiny25
T 52000 47850 5 10 0 0 0 0 1
footprint=DIL8LP
}
N 51100 48200 51100 48400 4
N 51100 47100 51700 47100 4
C 54500 47000 1 0 0 output-2.sym
{
T 55400 47200 5 8 0 1 0 0 1
net=TXD:1
T 54700 47700 5 8 0 1 0 0 1
device=none
T 54700 47100 5 8 1 1 0 1 1
value=TXD
}
C 46300 42800 1 0 0 input-2.sym
{
T 46300 43000 5 10 0 0 0 0 1
net=DTR:1
T 46900 43500 5 10 0 0 0 0 1
device=none
T 46900 42900 5 8 1 1 0 1 1
value=DTR
}
C 49000 43100 1 180 0 diode-3.sym
{
T 48550 42550 5 10 0 0 180 0 1
device=DIODE
T 48450 43250 5 10 1 1 0 0 1
refdes=D1
T 49000 43100 5 10 0 0 180 0 1
footprint=ALF300
T 48800 43100 5 10 1 1 0 0 1
value=BAT46
}
C 46300 42000 1 0 0 input-2.sym
{
T 46300 42200 5 10 0 0 0 0 1
net=RTS:1
T 46900 42700 5 10 0 0 0 0 1
device=none
T 46900 42100 5 8 1 1 0 1 1
value=RTS
}
C 49000 42300 1 180 0 diode-3.sym
{
T 48550 41750 5 10 0 0 180 0 1
device=DIODE
T 48450 42450 5 10 1 1 0 0 1
refdes=D2
T 49000 42300 5 10 0 0 180 0 1
footprint=ALF300
T 48800 41800 5 10 1 1 0 0 1
value=BAT46
}
N 49000 42100 49400 42100 4
N 49400 42100 49400 42900 4
N 47700 42900 48100 42900 4
N 47700 42100 48100 42100 4
C 50500 42300 1 0 0 LEXXAB.sym
{
T 50800 45100 5 10 0 0 0 0 1
device=LE50ABZ
T 50800 43500 5 10 1 1 0 0 1
refdes=U2
T 50800 43300 5 10 1 1 0 0 1
value=LE50ABZ
T 50800 44700 5 10 0 0 0 0 1
footprint=TO92
}
C 54100 42800 1 0 0 out-1.sym
{
T 54300 43000 5 10 0 1 0 0 1
device=none
T 54100 42800 5 10 0 0 0 0 1
net=Vcc:1
}
T 54300 43000 9 8 1 0 0 0 1
Vcc
N 55900 46600 55900 46700 4
N 54300 47100 54500 47100 4
C 58800 41500 1 0 1 connector4-1.sym
{
T 57000 42400 5 10 0 0 0 6 1
device=CONNECTOR_4
T 58800 42900 5 10 1 1 0 6 1
refdes=CONN1
T 58800 41500 5 10 0 1 0 0 1
footprint=JUMPER4
}
C 56500 41700 1 0 0 gnd-1.sym
C 56900 42500 1 0 1 output-2.sym
{
T 56000 42700 5 8 0 1 0 6 1
net=DTR:1
T 56700 43200 5 8 0 1 0 6 1
device=none
T 56700 42600 5 8 1 1 0 7 1
value=DTR
}
C 56900 42200 1 0 1 output-2.sym
{
T 56000 42400 5 8 0 1 0 6 1
net=RTS:1
T 56700 42900 5 8 0 1 0 6 1
device=none
T 56700 42300 5 8 1 1 0 7 1
value=RTS
}
C 55500 41400 1 0 0 input-2.sym
{
T 55500 41600 5 10 0 0 0 0 1
net=TXD:1
T 56100 42100 5 10 0 0 0 0 1
device=none
T 56100 41500 5 8 1 1 0 1 1
value=TXD
}
N 56900 42600 57100 42600 4
N 56900 42300 57100 42300 4
N 56600 42000 57100 42000 4
N 56900 41500 57100 41500 4
N 57100 41500 57100 41700 4
N 51700 46400 50400 46400 4
N 50400 46400 50400 45400 4
N 50700 45700 50400 45700 4
N 51700 45700 51400 45700 4
N 51600 45400 51600 45700 4
