

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_6'
================================================================
* Date:           Sun Feb  2 21:00:30 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.113 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idx"   --->   Operation 3 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%weights_125_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_125_val"   --->   Operation 4 'read' 'weights_125_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_124_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_124_val"   --->   Operation 5 'read' 'weights_124_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_123_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_123_val"   --->   Operation 6 'read' 'weights_123_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_122_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_122_val"   --->   Operation 7 'read' 'weights_122_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_121_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_121_val"   --->   Operation 8 'read' 'weights_121_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_120_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_120_val"   --->   Operation 9 'read' 'weights_120_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_119_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_119_val"   --->   Operation 10 'read' 'weights_119_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_118_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_118_val"   --->   Operation 11 'read' 'weights_118_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_117_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_117_val"   --->   Operation 12 'read' 'weights_117_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_116_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_116_val"   --->   Operation 13 'read' 'weights_116_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_115_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_115_val"   --->   Operation 14 'read' 'weights_115_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_114_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_114_val"   --->   Operation 15 'read' 'weights_114_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_113_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_113_val"   --->   Operation 16 'read' 'weights_113_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_112_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_112_val"   --->   Operation 17 'read' 'weights_112_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_111_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_111_val"   --->   Operation 18 'read' 'weights_111_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_110_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_110_val"   --->   Operation 19 'read' 'weights_110_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_109_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_109_val"   --->   Operation 20 'read' 'weights_109_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_108_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_108_val"   --->   Operation 21 'read' 'weights_108_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_62_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_62_val"   --->   Operation 22 'read' 'data_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_61_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_61_val"   --->   Operation 23 'read' 'data_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_60_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_60_val"   --->   Operation 24 'read' 'data_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_59_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_59_val"   --->   Operation 25 'read' 'data_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_58_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_58_val"   --->   Operation 26 'read' 'data_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_57_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_57_val"   --->   Operation 27 'read' 'data_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_56_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_56_val"   --->   Operation 28 'read' 'data_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_55_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_55_val"   --->   Operation 29 'read' 'data_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_54_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_54_val"   --->   Operation 30 'read' 'data_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.55ns)   --->   "%a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i5, i5 22, i16 %data_54_val_read, i5 23, i16 %data_55_val_read, i5 24, i16 %data_56_val_read, i5 25, i16 %data_57_val_read, i5 26, i16 %data_58_val_read, i5 27, i16 %data_59_val_read, i5 28, i16 %data_60_val_read, i16 0, i5 %idx_read"   --->   Operation 31 'sparsemux' 'a' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %a"   --->   Operation 32 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %weights_108_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_8650 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'bitselect' 'tmp_8650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_8651 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'bitselect' 'tmp_8651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.71ns)   --->   "%icmp_ln42 = icmp_ne  i9 %trunc_ln42, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_126)   --->   "%tmp_8652 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'bitselect' 'tmp_8652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_8650, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_8651" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42 = add i16 %trunc_ln, i16 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'add' 'add_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_8653 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'bitselect' 'tmp_8653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_126)   --->   "%xor_ln42 = xor i1 %tmp_8653, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_126 = and i1 %tmp_8652, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'and' 'and_ln42_126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.70ns)   --->   "%icmp_ln42_72 = icmp_eq  i5 %tmp_8, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'icmp' 'icmp_ln42_72' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.70ns)   --->   "%icmp_ln42_73 = icmp_eq  i6 %tmp_s, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'icmp' 'icmp_ln42_73' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%icmp_ln42_74 = icmp_eq  i6 %tmp_s, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'icmp' 'icmp_ln42_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln73_18 = sext i16 %weights_109_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sext' 'sext_ln73_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.94ns)   --->   "%mul_ln73_18 = mul i32 %conv_i_i, i32 %sext_ln73_18" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'mul' 'mul_ln73_18' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_8655 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_18, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'bitselect' 'tmp_8655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_18, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%tmp_8656 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_18, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'bitselect' 'tmp_8656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%tmp_8657 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_18, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'bitselect' 'tmp_8657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln42_35 = trunc i32 %mul_ln73_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'trunc' 'trunc_ln42_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.71ns)   --->   "%icmp_ln42_75 = icmp_ne  i9 %trunc_ln42_35, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'icmp' 'icmp_ln42_75' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_133)   --->   "%tmp_8658 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_18, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'bitselect' 'tmp_8658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%or_ln42_56 = or i1 %tmp_8656, i1 %icmp_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'or' 'or_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%and_ln42_132 = and i1 %or_ln42_56, i1 %tmp_8657" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'and' 'and_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%zext_ln42_18 = zext i1 %and_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'zext' 'zext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_18 = add i16 %trunc_ln42_s, i16 %zext_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'add' 'add_ln42_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8659 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_18, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'bitselect' 'tmp_8659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_133)   --->   "%xor_ln42_75 = xor i1 %tmp_8659, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'xor' 'xor_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_133 = and i1 %tmp_8658, i1 %xor_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'and' 'and_ln42_133' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3435 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_18, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'partselect' 'tmp_3435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.70ns)   --->   "%icmp_ln42_76 = icmp_eq  i5 %tmp_3435, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'icmp' 'icmp_ln42_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3436 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_18, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'partselect' 'tmp_3436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.70ns)   --->   "%icmp_ln42_77 = icmp_eq  i6 %tmp_3436, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'icmp' 'icmp_ln42_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.70ns)   --->   "%icmp_ln42_78 = icmp_eq  i6 %tmp_3436, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'icmp' 'icmp_ln42_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln73_19 = sext i16 %weights_110_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'sext' 'sext_ln73_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.94ns)   --->   "%mul_ln73_19 = mul i32 %conv_i_i, i32 %sext_ln73_19" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'mul' 'mul_ln73_19' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_8661 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_19, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'bitselect' 'tmp_8661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%trunc_ln42_17 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_19, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'partselect' 'trunc_ln42_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%tmp_8662 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_19, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'bitselect' 'tmp_8662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%tmp_8663 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_19, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitselect' 'tmp_8663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln42_36 = trunc i32 %mul_ln73_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'trunc' 'trunc_ln42_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.71ns)   --->   "%icmp_ln42_79 = icmp_ne  i9 %trunc_ln42_36, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'icmp' 'icmp_ln42_79' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_140)   --->   "%tmp_8664 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_19, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_8664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%or_ln42_59 = or i1 %tmp_8662, i1 %icmp_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'or' 'or_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%and_ln42_139 = and i1 %or_ln42_59, i1 %tmp_8663" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'and' 'and_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%zext_ln42_19 = zext i1 %and_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'zext' 'zext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_19 = add i16 %trunc_ln42_17, i16 %zext_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'add' 'add_ln42_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_8665 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_19, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'bitselect' 'tmp_8665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_140)   --->   "%xor_ln42_79 = xor i1 %tmp_8665, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'xor' 'xor_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_140 = and i1 %tmp_8664, i1 %xor_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'and' 'and_ln42_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_3437 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_19, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'partselect' 'tmp_3437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.70ns)   --->   "%icmp_ln42_80 = icmp_eq  i5 %tmp_3437, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'icmp' 'icmp_ln42_80' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_3438 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_19, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'partselect' 'tmp_3438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.70ns)   --->   "%icmp_ln42_81 = icmp_eq  i6 %tmp_3438, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'icmp' 'icmp_ln42_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.70ns)   --->   "%icmp_ln42_82 = icmp_eq  i6 %tmp_3438, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'icmp' 'icmp_ln42_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln73_20 = sext i16 %weights_111_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'sext' 'sext_ln73_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.94ns)   --->   "%mul_ln73_20 = mul i32 %conv_i_i, i32 %sext_ln73_20" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'mul' 'mul_ln73_20' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_8667 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_20, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'bitselect' 'tmp_8667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%trunc_ln42_18 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_20, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'partselect' 'trunc_ln42_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%tmp_8668 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_20, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'bitselect' 'tmp_8668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%tmp_8669 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_20, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'bitselect' 'tmp_8669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln42_37 = trunc i32 %mul_ln73_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'trunc' 'trunc_ln42_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.71ns)   --->   "%icmp_ln42_83 = icmp_ne  i9 %trunc_ln42_37, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'icmp' 'icmp_ln42_83' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_147)   --->   "%tmp_8670 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_20, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_8670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%or_ln42_62 = or i1 %tmp_8668, i1 %icmp_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'or' 'or_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%and_ln42_146 = and i1 %or_ln42_62, i1 %tmp_8669" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'and' 'and_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%zext_ln42_20 = zext i1 %and_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'zext' 'zext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_20 = add i16 %trunc_ln42_18, i16 %zext_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'add' 'add_ln42_20' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_8671 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_20, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'bitselect' 'tmp_8671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_147)   --->   "%xor_ln42_83 = xor i1 %tmp_8671, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'xor' 'xor_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_147 = and i1 %tmp_8670, i1 %xor_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'and' 'and_ln42_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_3439 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_20, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'partselect' 'tmp_3439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.70ns)   --->   "%icmp_ln42_84 = icmp_eq  i5 %tmp_3439, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'icmp' 'icmp_ln42_84' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_3440 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_20, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'partselect' 'tmp_3440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.70ns)   --->   "%icmp_ln42_85 = icmp_eq  i6 %tmp_3440, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'icmp' 'icmp_ln42_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.70ns)   --->   "%icmp_ln42_86 = icmp_eq  i6 %tmp_3440, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'icmp' 'icmp_ln42_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln73_21 = sext i16 %weights_112_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'sext' 'sext_ln73_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.94ns)   --->   "%mul_ln73_21 = mul i32 %conv_i_i, i32 %sext_ln73_21" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'mul' 'mul_ln73_21' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_8673 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_21, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'bitselect' 'tmp_8673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%trunc_ln42_19 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_21, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'partselect' 'trunc_ln42_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%tmp_8674 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_21, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'bitselect' 'tmp_8674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%tmp_8675 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_21, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'bitselect' 'tmp_8675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln42_38 = trunc i32 %mul_ln73_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'trunc' 'trunc_ln42_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.71ns)   --->   "%icmp_ln42_87 = icmp_ne  i9 %trunc_ln42_38, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'icmp' 'icmp_ln42_87' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_154)   --->   "%tmp_8676 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_21, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'bitselect' 'tmp_8676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%or_ln42_65 = or i1 %tmp_8674, i1 %icmp_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'or' 'or_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%and_ln42_153 = and i1 %or_ln42_65, i1 %tmp_8675" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'and' 'and_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%zext_ln42_21 = zext i1 %and_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'zext' 'zext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_21 = add i16 %trunc_ln42_19, i16 %zext_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'add' 'add_ln42_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_8677 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_21, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'bitselect' 'tmp_8677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_154)   --->   "%xor_ln42_87 = xor i1 %tmp_8677, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'xor' 'xor_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_154 = and i1 %tmp_8676, i1 %xor_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'and' 'and_ln42_154' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_3441 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_21, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'partselect' 'tmp_3441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.70ns)   --->   "%icmp_ln42_88 = icmp_eq  i5 %tmp_3441, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'icmp' 'icmp_ln42_88' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_3442 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_21, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'partselect' 'tmp_3442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.70ns)   --->   "%icmp_ln42_89 = icmp_eq  i6 %tmp_3442, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'icmp' 'icmp_ln42_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.70ns)   --->   "%icmp_ln42_90 = icmp_eq  i6 %tmp_3442, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'icmp' 'icmp_ln42_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln73_22 = sext i16 %weights_113_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'sext' 'sext_ln73_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.94ns)   --->   "%mul_ln73_22 = mul i32 %conv_i_i, i32 %sext_ln73_22" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'mul' 'mul_ln73_22' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_8679 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_22, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp_8679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%trunc_ln42_20 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_22, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'partselect' 'trunc_ln42_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%tmp_8680 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_22, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_8680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%tmp_8681 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_22, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'bitselect' 'tmp_8681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln42_39 = trunc i32 %mul_ln73_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'trunc' 'trunc_ln42_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.71ns)   --->   "%icmp_ln42_91 = icmp_ne  i9 %trunc_ln42_39, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'icmp' 'icmp_ln42_91' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_161)   --->   "%tmp_8682 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_8682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%or_ln42_68 = or i1 %tmp_8680, i1 %icmp_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'or' 'or_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%and_ln42_160 = and i1 %or_ln42_68, i1 %tmp_8681" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'and' 'and_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%zext_ln42_22 = zext i1 %and_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'zext' 'zext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_22 = add i16 %trunc_ln42_20, i16 %zext_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'add' 'add_ln42_22' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_8683 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_22, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'bitselect' 'tmp_8683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_161)   --->   "%xor_ln42_91 = xor i1 %tmp_8683, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'xor' 'xor_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_161 = and i1 %tmp_8682, i1 %xor_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'and' 'and_ln42_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_3443 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_22, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'partselect' 'tmp_3443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.70ns)   --->   "%icmp_ln42_92 = icmp_eq  i5 %tmp_3443, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'icmp' 'icmp_ln42_92' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_3444 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_22, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'tmp_3444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.70ns)   --->   "%icmp_ln42_93 = icmp_eq  i6 %tmp_3444, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.70ns)   --->   "%icmp_ln42_94 = icmp_eq  i6 %tmp_3444, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'icmp' 'icmp_ln42_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.55ns)   --->   "%a_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i5, i5 22, i16 %data_55_val_read, i5 23, i16 %data_56_val_read, i5 24, i16 %data_57_val_read, i5 25, i16 %data_58_val_read, i5 26, i16 %data_59_val_read, i5 27, i16 %data_60_val_read, i5 28, i16 %data_61_val_read, i16 0, i5 %idx_read"   --->   Operation 159 'sparsemux' 'a_3' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv_i_i_1 = sext i16 %a_3"   --->   Operation 160 'sext' 'conv_i_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln73_23 = sext i16 %weights_114_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'sext' 'sext_ln73_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.94ns)   --->   "%mul_ln73_23 = mul i32 %conv_i_i_1, i32 %sext_ln73_23" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'mul' 'mul_ln73_23' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_8685 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_23, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'bitselect' 'tmp_8685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%trunc_ln42_21 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_23, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'partselect' 'trunc_ln42_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%tmp_8686 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_23, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'bitselect' 'tmp_8686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%tmp_8687 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_23, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'bitselect' 'tmp_8687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln42_40 = trunc i32 %mul_ln73_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'trunc' 'trunc_ln42_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.71ns)   --->   "%icmp_ln42_95 = icmp_ne  i9 %trunc_ln42_40, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'icmp' 'icmp_ln42_95' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_168)   --->   "%tmp_8688 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_8688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%or_ln42_71 = or i1 %tmp_8686, i1 %icmp_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'or' 'or_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%and_ln42_167 = and i1 %or_ln42_71, i1 %tmp_8687" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'and' 'and_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_23)   --->   "%zext_ln42_23 = zext i1 %and_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'zext' 'zext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_23 = add i16 %trunc_ln42_21, i16 %zext_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'add' 'add_ln42_23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_8689 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_23, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'bitselect' 'tmp_8689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_168)   --->   "%xor_ln42_95 = xor i1 %tmp_8689, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'xor' 'xor_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_168 = and i1 %tmp_8688, i1 %xor_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'and' 'and_ln42_168' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_3445 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_23, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'partselect' 'tmp_3445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.70ns)   --->   "%icmp_ln42_96 = icmp_eq  i5 %tmp_3445, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'icmp' 'icmp_ln42_96' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_3446 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_23, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'partselect' 'tmp_3446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.70ns)   --->   "%icmp_ln42_97 = icmp_eq  i6 %tmp_3446, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'icmp' 'icmp_ln42_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.70ns)   --->   "%icmp_ln42_98 = icmp_eq  i6 %tmp_3446, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'icmp' 'icmp_ln42_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln73_24 = sext i16 %weights_115_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'sext' 'sext_ln73_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.94ns)   --->   "%mul_ln73_24 = mul i32 %conv_i_i_1, i32 %sext_ln73_24" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'mul' 'mul_ln73_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_8691 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_24, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'bitselect' 'tmp_8691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%trunc_ln42_22 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_24, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'partselect' 'trunc_ln42_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%tmp_8692 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_24, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'bitselect' 'tmp_8692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%tmp_8693 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_24, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'bitselect' 'tmp_8693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln42_41 = trunc i32 %mul_ln73_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'trunc' 'trunc_ln42_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.71ns)   --->   "%icmp_ln42_99 = icmp_ne  i9 %trunc_ln42_41, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'icmp' 'icmp_ln42_99' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_175)   --->   "%tmp_8694 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_24, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'bitselect' 'tmp_8694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%or_ln42_74 = or i1 %tmp_8692, i1 %icmp_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'or' 'or_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%and_ln42_174 = and i1 %or_ln42_74, i1 %tmp_8693" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'and' 'and_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_24)   --->   "%zext_ln42_24 = zext i1 %and_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'zext' 'zext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_24 = add i16 %trunc_ln42_22, i16 %zext_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'add' 'add_ln42_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_8695 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_24, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'bitselect' 'tmp_8695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_175)   --->   "%xor_ln42_99 = xor i1 %tmp_8695, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'xor' 'xor_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_175 = and i1 %tmp_8694, i1 %xor_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'and' 'and_ln42_175' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_3447 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_24, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'partselect' 'tmp_3447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.70ns)   --->   "%icmp_ln42_100 = icmp_eq  i5 %tmp_3447, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'icmp' 'icmp_ln42_100' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_3448 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_24, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'partselect' 'tmp_3448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.70ns)   --->   "%icmp_ln42_101 = icmp_eq  i6 %tmp_3448, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'icmp' 'icmp_ln42_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.70ns)   --->   "%icmp_ln42_102 = icmp_eq  i6 %tmp_3448, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'icmp' 'icmp_ln42_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln73_25 = sext i16 %weights_116_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'sext' 'sext_ln73_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.94ns)   --->   "%mul_ln73_25 = mul i32 %conv_i_i_1, i32 %sext_ln73_25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'mul' 'mul_ln73_25' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_8697 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_25, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'bitselect' 'tmp_8697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%trunc_ln42_23 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_25, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'partselect' 'trunc_ln42_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%tmp_8698 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_25, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'bitselect' 'tmp_8698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%tmp_8699 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_25, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'bitselect' 'tmp_8699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln42_42 = trunc i32 %mul_ln73_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'trunc' 'trunc_ln42_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.71ns)   --->   "%icmp_ln42_103 = icmp_ne  i9 %trunc_ln42_42, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'icmp' 'icmp_ln42_103' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_182)   --->   "%tmp_8700 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_25, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'bitselect' 'tmp_8700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%or_ln42_77 = or i1 %tmp_8698, i1 %icmp_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'or' 'or_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%and_ln42_181 = and i1 %or_ln42_77, i1 %tmp_8699" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'and' 'and_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_25)   --->   "%zext_ln42_25 = zext i1 %and_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'zext' 'zext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_25 = add i16 %trunc_ln42_23, i16 %zext_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'add' 'add_ln42_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_8701 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_25, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'bitselect' 'tmp_8701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_182)   --->   "%xor_ln42_103 = xor i1 %tmp_8701, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'xor' 'xor_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_182 = and i1 %tmp_8700, i1 %xor_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'and' 'and_ln42_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_3449 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_25, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'partselect' 'tmp_3449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.70ns)   --->   "%icmp_ln42_104 = icmp_eq  i5 %tmp_3449, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'icmp' 'icmp_ln42_104' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_3450 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_25, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'partselect' 'tmp_3450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_105 = icmp_eq  i6 %tmp_3450, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.70ns)   --->   "%icmp_ln42_106 = icmp_eq  i6 %tmp_3450, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'icmp' 'icmp_ln42_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln73_26 = sext i16 %weights_117_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'sext' 'sext_ln73_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (1.94ns)   --->   "%mul_ln73_26 = mul i32 %conv_i_i_1, i32 %sext_ln73_26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'mul' 'mul_ln73_26' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_8703 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'bitselect' 'tmp_8703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%trunc_ln42_24 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_26, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'partselect' 'trunc_ln42_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%tmp_8704 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_26, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'bitselect' 'tmp_8704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%tmp_8705 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_26, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'bitselect' 'tmp_8705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln42_43 = trunc i32 %mul_ln73_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'trunc' 'trunc_ln42_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.71ns)   --->   "%icmp_ln42_107 = icmp_ne  i9 %trunc_ln42_43, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'icmp' 'icmp_ln42_107' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_189)   --->   "%tmp_8706 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_26, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'bitselect' 'tmp_8706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%or_ln42_80 = or i1 %tmp_8704, i1 %icmp_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'or' 'or_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%and_ln42_188 = and i1 %or_ln42_80, i1 %tmp_8705" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'and' 'and_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_26)   --->   "%zext_ln42_26 = zext i1 %and_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'zext' 'zext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_26 = add i16 %trunc_ln42_24, i16 %zext_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'add' 'add_ln42_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_8707 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_26, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'bitselect' 'tmp_8707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_189)   --->   "%xor_ln42_107 = xor i1 %tmp_8707, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'xor' 'xor_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_189 = and i1 %tmp_8706, i1 %xor_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'and' 'and_ln42_189' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_3451 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_26, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'partselect' 'tmp_3451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.70ns)   --->   "%icmp_ln42_108 = icmp_eq  i5 %tmp_3451, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'icmp' 'icmp_ln42_108' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_3452 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_26, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'partselect' 'tmp_3452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.70ns)   --->   "%icmp_ln42_109 = icmp_eq  i6 %tmp_3452, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'icmp' 'icmp_ln42_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.70ns)   --->   "%icmp_ln42_110 = icmp_eq  i6 %tmp_3452, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'icmp' 'icmp_ln42_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln73_27 = sext i16 %weights_118_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'sext' 'sext_ln73_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (1.94ns)   --->   "%mul_ln73_27 = mul i32 %conv_i_i_1, i32 %sext_ln73_27" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'mul' 'mul_ln73_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_8709 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'bitselect' 'tmp_8709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%trunc_ln42_25 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_27, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'partselect' 'trunc_ln42_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%tmp_8710 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_27, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'bitselect' 'tmp_8710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%tmp_8711 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_27, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'bitselect' 'tmp_8711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln42_44 = trunc i32 %mul_ln73_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'trunc' 'trunc_ln42_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.71ns)   --->   "%icmp_ln42_111 = icmp_ne  i9 %trunc_ln42_44, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'icmp' 'icmp_ln42_111' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_196)   --->   "%tmp_8712 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_27, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'bitselect' 'tmp_8712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%or_ln42_83 = or i1 %tmp_8710, i1 %icmp_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'or' 'or_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%and_ln42_195 = and i1 %or_ln42_83, i1 %tmp_8711" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'and' 'and_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%zext_ln42_27 = zext i1 %and_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'zext' 'zext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_27 = add i16 %trunc_ln42_25, i16 %zext_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'add' 'add_ln42_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_8713 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_27, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'bitselect' 'tmp_8713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_196)   --->   "%xor_ln42_111 = xor i1 %tmp_8713, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'xor' 'xor_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_196 = and i1 %tmp_8712, i1 %xor_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'and' 'and_ln42_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_3453 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_27, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'partselect' 'tmp_3453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.70ns)   --->   "%icmp_ln42_112 = icmp_eq  i5 %tmp_3453, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'icmp' 'icmp_ln42_112' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_3454 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_27, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'partselect' 'tmp_3454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.70ns)   --->   "%icmp_ln42_113 = icmp_eq  i6 %tmp_3454, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'icmp' 'icmp_ln42_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.70ns)   --->   "%icmp_ln42_114 = icmp_eq  i6 %tmp_3454, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'icmp' 'icmp_ln42_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln73_28 = sext i16 %weights_119_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'sext' 'sext_ln73_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (1.94ns)   --->   "%mul_ln73_28 = mul i32 %conv_i_i_1, i32 %sext_ln73_28" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'mul' 'mul_ln73_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_8715 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'bitselect' 'tmp_8715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%trunc_ln42_26 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_28, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'partselect' 'trunc_ln42_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%tmp_8716 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_28, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'bitselect' 'tmp_8716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%tmp_8717 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_28, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_8717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln42_45 = trunc i32 %mul_ln73_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'trunc' 'trunc_ln42_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.71ns)   --->   "%icmp_ln42_115 = icmp_ne  i9 %trunc_ln42_45, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'icmp' 'icmp_ln42_115' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_203)   --->   "%tmp_8718 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_28, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'bitselect' 'tmp_8718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%or_ln42_86 = or i1 %tmp_8716, i1 %icmp_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'or' 'or_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%and_ln42_202 = and i1 %or_ln42_86, i1 %tmp_8717" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%zext_ln42_28 = zext i1 %and_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'zext' 'zext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_28 = add i16 %trunc_ln42_26, i16 %zext_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'add' 'add_ln42_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_8719 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_28, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'bitselect' 'tmp_8719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_203)   --->   "%xor_ln42_115 = xor i1 %tmp_8719, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_203 = and i1 %tmp_8718, i1 %xor_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'and' 'and_ln42_203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_3455 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_28, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'partselect' 'tmp_3455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.70ns)   --->   "%icmp_ln42_116 = icmp_eq  i5 %tmp_3455, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'icmp' 'icmp_ln42_116' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_3456 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_28, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'partselect' 'tmp_3456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.70ns)   --->   "%icmp_ln42_117 = icmp_eq  i6 %tmp_3456, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'icmp' 'icmp_ln42_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.70ns)   --->   "%icmp_ln42_118 = icmp_eq  i6 %tmp_3456, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'icmp' 'icmp_ln42_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.55ns)   --->   "%a_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i5, i5 22, i16 %data_56_val_read, i5 23, i16 %data_57_val_read, i5 24, i16 %data_58_val_read, i5 25, i16 %data_59_val_read, i5 26, i16 %data_60_val_read, i5 27, i16 %data_61_val_read, i5 28, i16 %data_62_val_read, i16 0, i5 %idx_read"   --->   Operation 287 'sparsemux' 'a_4' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%conv_i_i_2 = sext i16 %a_4"   --->   Operation 288 'sext' 'conv_i_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln73_29 = sext i16 %weights_120_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'sext' 'sext_ln73_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (1.94ns)   --->   "%mul_ln73_29 = mul i32 %conv_i_i_2, i32 %sext_ln73_29" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'mul' 'mul_ln73_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_8721 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'bitselect' 'tmp_8721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%trunc_ln42_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_29, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'partselect' 'trunc_ln42_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%tmp_8722 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_29, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_8722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%tmp_8723 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_29, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'bitselect' 'tmp_8723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln42_46 = trunc i32 %mul_ln73_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'trunc' 'trunc_ln42_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.71ns)   --->   "%icmp_ln42_119 = icmp_ne  i9 %trunc_ln42_46, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'icmp' 'icmp_ln42_119' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_210)   --->   "%tmp_8724 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_29, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'bitselect' 'tmp_8724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%or_ln42_89 = or i1 %tmp_8722, i1 %icmp_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'or' 'or_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%and_ln42_209 = and i1 %or_ln42_89, i1 %tmp_8723" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'and' 'and_ln42_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%zext_ln42_29 = zext i1 %and_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'zext' 'zext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_29 = add i16 %trunc_ln42_27, i16 %zext_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'add' 'add_ln42_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_8725 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_29, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'bitselect' 'tmp_8725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_210)   --->   "%xor_ln42_119 = xor i1 %tmp_8725, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'xor' 'xor_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_210 = and i1 %tmp_8724, i1 %xor_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'and' 'and_ln42_210' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_3457 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_29, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'partselect' 'tmp_3457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.70ns)   --->   "%icmp_ln42_120 = icmp_eq  i5 %tmp_3457, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'icmp' 'icmp_ln42_120' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_3458 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_29, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'partselect' 'tmp_3458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.70ns)   --->   "%icmp_ln42_121 = icmp_eq  i6 %tmp_3458, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'icmp' 'icmp_ln42_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.70ns)   --->   "%icmp_ln42_122 = icmp_eq  i6 %tmp_3458, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'icmp' 'icmp_ln42_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln73_30 = sext i16 %weights_121_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'sext' 'sext_ln73_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (1.94ns)   --->   "%mul_ln73_30 = mul i32 %conv_i_i_2, i32 %sext_ln73_30" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'mul' 'mul_ln73_30' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_8727 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_30, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'bitselect' 'tmp_8727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%trunc_ln42_28 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_30, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'partselect' 'trunc_ln42_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%tmp_8728 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_30, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'bitselect' 'tmp_8728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%tmp_8729 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_30, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'bitselect' 'tmp_8729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln42_47 = trunc i32 %mul_ln73_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'trunc' 'trunc_ln42_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.71ns)   --->   "%icmp_ln42_123 = icmp_ne  i9 %trunc_ln42_47, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'icmp' 'icmp_ln42_123' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_217)   --->   "%tmp_8730 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_30, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'bitselect' 'tmp_8730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%or_ln42_92 = or i1 %tmp_8728, i1 %icmp_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'or' 'or_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%and_ln42_216 = and i1 %or_ln42_92, i1 %tmp_8729" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'and' 'and_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%zext_ln42_30 = zext i1 %and_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'zext' 'zext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_30 = add i16 %trunc_ln42_28, i16 %zext_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'add' 'add_ln42_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_8731 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_30, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'bitselect' 'tmp_8731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_217)   --->   "%xor_ln42_123 = xor i1 %tmp_8731, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'xor' 'xor_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_217 = and i1 %tmp_8730, i1 %xor_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'and' 'and_ln42_217' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_3459 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_30, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'partselect' 'tmp_3459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.70ns)   --->   "%icmp_ln42_124 = icmp_eq  i5 %tmp_3459, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'icmp' 'icmp_ln42_124' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_3460 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_30, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'partselect' 'tmp_3460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.70ns)   --->   "%icmp_ln42_125 = icmp_eq  i6 %tmp_3460, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'icmp' 'icmp_ln42_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.70ns)   --->   "%icmp_ln42_126 = icmp_eq  i6 %tmp_3460, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'icmp' 'icmp_ln42_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln73_31 = sext i16 %weights_122_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'sext' 'sext_ln73_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (1.94ns)   --->   "%mul_ln73_31 = mul i32 %conv_i_i_2, i32 %sext_ln73_31" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'mul' 'mul_ln73_31' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_8733 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_31, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'bitselect' 'tmp_8733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%trunc_ln42_29 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_31, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'partselect' 'trunc_ln42_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%tmp_8734 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_31, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'bitselect' 'tmp_8734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%tmp_8735 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_31, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'bitselect' 'tmp_8735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln42_48 = trunc i32 %mul_ln73_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'trunc' 'trunc_ln42_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.71ns)   --->   "%icmp_ln42_127 = icmp_ne  i9 %trunc_ln42_48, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'icmp' 'icmp_ln42_127' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_224)   --->   "%tmp_8736 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_31, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'bitselect' 'tmp_8736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%or_ln42_95 = or i1 %tmp_8734, i1 %icmp_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'or' 'or_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%and_ln42_223 = and i1 %or_ln42_95, i1 %tmp_8735" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'and' 'and_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%zext_ln42_31 = zext i1 %and_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'zext' 'zext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_31 = add i16 %trunc_ln42_29, i16 %zext_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'add' 'add_ln42_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_8737 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_31, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'bitselect' 'tmp_8737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_224)   --->   "%xor_ln42_127 = xor i1 %tmp_8737, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'xor' 'xor_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_224 = and i1 %tmp_8736, i1 %xor_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'and' 'and_ln42_224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_3461 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_31, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'partselect' 'tmp_3461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.70ns)   --->   "%icmp_ln42_128 = icmp_eq  i5 %tmp_3461, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'icmp' 'icmp_ln42_128' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_3462 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_31, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'partselect' 'tmp_3462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.70ns)   --->   "%icmp_ln42_129 = icmp_eq  i6 %tmp_3462, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'icmp' 'icmp_ln42_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.70ns)   --->   "%icmp_ln42_130 = icmp_eq  i6 %tmp_3462, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'icmp' 'icmp_ln42_130' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln73_32 = sext i16 %weights_123_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'sext' 'sext_ln73_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (1.94ns)   --->   "%mul_ln73_32 = mul i32 %conv_i_i_2, i32 %sext_ln73_32" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'mul' 'mul_ln73_32' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_8739 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_32, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'bitselect' 'tmp_8739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%trunc_ln42_30 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_32, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'partselect' 'trunc_ln42_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%tmp_8740 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_32, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'bitselect' 'tmp_8740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%tmp_8741 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_32, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_8741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln42_49 = trunc i32 %mul_ln73_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'trunc' 'trunc_ln42_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.71ns)   --->   "%icmp_ln42_131 = icmp_ne  i9 %trunc_ln42_49, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'icmp' 'icmp_ln42_131' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_231)   --->   "%tmp_8742 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_32, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'bitselect' 'tmp_8742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%or_ln42_98 = or i1 %tmp_8740, i1 %icmp_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'or' 'or_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%and_ln42_230 = and i1 %or_ln42_98, i1 %tmp_8741" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'and' 'and_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%zext_ln42_32 = zext i1 %and_ln42_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'zext' 'zext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_32 = add i16 %trunc_ln42_30, i16 %zext_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'add' 'add_ln42_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_8743 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_32, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'bitselect' 'tmp_8743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_231)   --->   "%xor_ln42_131 = xor i1 %tmp_8743, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'xor' 'xor_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_231 = and i1 %tmp_8742, i1 %xor_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'and' 'and_ln42_231' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_3463 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_32, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'partselect' 'tmp_3463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.70ns)   --->   "%icmp_ln42_132 = icmp_eq  i5 %tmp_3463, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'icmp' 'icmp_ln42_132' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_3464 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_32, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'partselect' 'tmp_3464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.70ns)   --->   "%icmp_ln42_133 = icmp_eq  i6 %tmp_3464, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'icmp' 'icmp_ln42_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.70ns)   --->   "%icmp_ln42_134 = icmp_eq  i6 %tmp_3464, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'icmp' 'icmp_ln42_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln73_33 = sext i16 %weights_124_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'sext' 'sext_ln73_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (1.94ns)   --->   "%mul_ln73_33 = mul i32 %conv_i_i_2, i32 %sext_ln73_33" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'mul' 'mul_ln73_33' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_8745 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_33, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'bitselect' 'tmp_8745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%trunc_ln42_31 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_33, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'partselect' 'trunc_ln42_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%tmp_8746 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_33, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'bitselect' 'tmp_8746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%tmp_8747 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_33, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'bitselect' 'tmp_8747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln42_50 = trunc i32 %mul_ln73_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'trunc' 'trunc_ln42_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.71ns)   --->   "%icmp_ln42_135 = icmp_ne  i9 %trunc_ln42_50, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'icmp' 'icmp_ln42_135' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_238)   --->   "%tmp_8748 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_33, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'bitselect' 'tmp_8748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%or_ln42_101 = or i1 %tmp_8746, i1 %icmp_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'or' 'or_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%and_ln42_237 = and i1 %or_ln42_101, i1 %tmp_8747" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%zext_ln42_33 = zext i1 %and_ln42_237" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'zext' 'zext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_33 = add i16 %trunc_ln42_31, i16 %zext_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'add' 'add_ln42_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_8749 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_33, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'bitselect' 'tmp_8749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_238)   --->   "%xor_ln42_135 = xor i1 %tmp_8749, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'xor' 'xor_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_238 = and i1 %tmp_8748, i1 %xor_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'and' 'and_ln42_238' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_3465 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_33, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'partselect' 'tmp_3465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.70ns)   --->   "%icmp_ln42_136 = icmp_eq  i5 %tmp_3465, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'icmp' 'icmp_ln42_136' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_3466 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_33, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'partselect' 'tmp_3466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.70ns)   --->   "%icmp_ln42_137 = icmp_eq  i6 %tmp_3466, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'icmp' 'icmp_ln42_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.70ns)   --->   "%icmp_ln42_138 = icmp_eq  i6 %tmp_3466, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'icmp' 'icmp_ln42_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln73_34 = sext i16 %weights_125_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'sext' 'sext_ln73_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (1.94ns)   --->   "%mul_ln73_34 = mul i32 %conv_i_i_2, i32 %sext_ln73_34" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'mul' 'mul_ln73_34' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_8751 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_34, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'bitselect' 'tmp_8751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%trunc_ln42_32 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_34, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'partselect' 'trunc_ln42_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%tmp_8752 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_34, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'bitselect' 'tmp_8752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%tmp_8753 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_34, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'bitselect' 'tmp_8753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln42_51 = trunc i32 %mul_ln73_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'trunc' 'trunc_ln42_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.71ns)   --->   "%icmp_ln42_139 = icmp_ne  i9 %trunc_ln42_51, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'icmp' 'icmp_ln42_139' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_245)   --->   "%tmp_8754 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_34, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'bitselect' 'tmp_8754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%or_ln42_104 = or i1 %tmp_8752, i1 %icmp_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'or' 'or_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%and_ln42_244 = and i1 %or_ln42_104, i1 %tmp_8753" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'and' 'and_ln42_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%zext_ln42_34 = zext i1 %and_ln42_244" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'zext' 'zext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_34 = add i16 %trunc_ln42_32, i16 %zext_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'add' 'add_ln42_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_8755 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_34, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'bitselect' 'tmp_8755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_245)   --->   "%xor_ln42_139 = xor i1 %tmp_8755, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'xor' 'xor_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_245 = and i1 %tmp_8754, i1 %xor_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'and' 'and_ln42_245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_3467 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_34, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'partselect' 'tmp_3467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.70ns)   --->   "%icmp_ln42_140 = icmp_eq  i5 %tmp_3467, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'icmp' 'icmp_ln42_140' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_3468 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_34, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'partselect' 'tmp_3468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.70ns)   --->   "%icmp_ln42_141 = icmp_eq  i6 %tmp_3468, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'icmp' 'icmp_ln42_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.70ns)   --->   "%icmp_ln42_142 = icmp_eq  i6 %tmp_3468, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'icmp' 'icmp_ln42_142' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 415 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 18, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 416 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_129)   --->   "%select_ln42 = select i1 %and_ln42_126, i1 %icmp_ln42_73, i1 %icmp_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%tmp_8654 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'bitselect' 'tmp_8654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%xor_ln42_143 = xor i1 %tmp_8654, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'xor' 'xor_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%and_ln42_127 = and i1 %icmp_ln42_72, i1 %xor_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'and' 'and_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%select_ln42_72 = select i1 %and_ln42_126, i1 %and_ln42_127, i1 %icmp_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'select' 'select_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_55)   --->   "%and_ln42_128 = and i1 %and_ln42_126, i1 %icmp_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'and' 'and_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_129)   --->   "%xor_ln42_72 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'xor' 'xor_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_129)   --->   "%or_ln42_54 = or i1 %tmp_8653, i1 %xor_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'or' 'or_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_129)   --->   "%xor_ln42_73 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'xor' 'xor_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_129 = and i1 %or_ln42_54, i1 %xor_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'and' 'and_ln42_129' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_130 = and i1 %tmp_8653, i1 %select_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'and' 'and_ln42_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_55)   --->   "%or_ln42_107 = or i1 %and_ln42_128, i1 %and_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'or' 'or_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_55)   --->   "%xor_ln42_74 = xor i1 %or_ln42_107, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'xor' 'xor_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_55)   --->   "%and_ln42_131 = and i1 %tmp, i1 %xor_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'and' 'and_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_74)   --->   "%select_ln42_73 = select i1 %and_ln42_129, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'select' 'select_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_55 = or i1 %and_ln42_129, i1 %and_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'or' 'or_ln42_55' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_74 = select i1 %or_ln42_55, i16 %select_ln42_73, i16 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'select' 'select_ln42_74' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_136)   --->   "%select_ln42_75 = select i1 %and_ln42_133, i1 %icmp_ln42_77, i1 %icmp_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'select' 'select_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%tmp_8660 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_18, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'bitselect' 'tmp_8660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%xor_ln42_144 = xor i1 %tmp_8660, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'xor' 'xor_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%and_ln42_134 = and i1 %icmp_ln42_76, i1 %xor_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'and' 'and_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%select_ln42_76 = select i1 %and_ln42_133, i1 %and_ln42_134, i1 %icmp_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'select' 'select_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_58)   --->   "%and_ln42_135 = and i1 %and_ln42_133, i1 %icmp_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'and' 'and_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_136)   --->   "%xor_ln42_76 = xor i1 %select_ln42_75, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_136)   --->   "%or_ln42_57 = or i1 %tmp_8659, i1 %xor_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'or' 'or_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_136)   --->   "%xor_ln42_77 = xor i1 %tmp_8655, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'xor' 'xor_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_136 = and i1 %or_ln42_57, i1 %xor_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'and' 'and_ln42_136' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_137 = and i1 %tmp_8659, i1 %select_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'and' 'and_ln42_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_58)   --->   "%or_ln42_108 = or i1 %and_ln42_135, i1 %and_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'or' 'or_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_58)   --->   "%xor_ln42_78 = xor i1 %or_ln42_108, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'xor' 'xor_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_58)   --->   "%and_ln42_138 = and i1 %tmp_8655, i1 %xor_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'and' 'and_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_78)   --->   "%select_ln42_77 = select i1 %and_ln42_136, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'select' 'select_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_58 = or i1 %and_ln42_136, i1 %and_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'or' 'or_ln42_58' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_78 = select i1 %or_ln42_58, i16 %select_ln42_77, i16 %add_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'select' 'select_ln42_78' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%select_ln42_79 = select i1 %and_ln42_140, i1 %icmp_ln42_81, i1 %icmp_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'select' 'select_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%tmp_8666 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_19, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'bitselect' 'tmp_8666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%xor_ln42_145 = xor i1 %tmp_8666, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'xor' 'xor_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%and_ln42_141 = and i1 %icmp_ln42_80, i1 %xor_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'and' 'and_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%select_ln42_80 = select i1 %and_ln42_140, i1 %and_ln42_141, i1 %icmp_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'select' 'select_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_61)   --->   "%and_ln42_142 = and i1 %and_ln42_140, i1 %icmp_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%xor_ln42_80 = xor i1 %select_ln42_79, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'xor' 'xor_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%or_ln42_60 = or i1 %tmp_8665, i1 %xor_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'or' 'or_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%xor_ln42_81 = xor i1 %tmp_8661, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'xor' 'xor_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_143 = and i1 %or_ln42_60, i1 %xor_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'and' 'and_ln42_143' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_144 = and i1 %tmp_8665, i1 %select_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'and' 'and_ln42_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_61)   --->   "%or_ln42_109 = or i1 %and_ln42_142, i1 %and_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'or' 'or_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_61)   --->   "%xor_ln42_82 = xor i1 %or_ln42_109, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'xor' 'xor_ln42_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_61)   --->   "%and_ln42_145 = and i1 %tmp_8661, i1 %xor_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'and' 'and_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_82)   --->   "%select_ln42_81 = select i1 %and_ln42_143, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'select' 'select_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_61 = or i1 %and_ln42_143, i1 %and_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'or' 'or_ln42_61' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_82 = select i1 %or_ln42_61, i16 %select_ln42_81, i16 %add_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'select' 'select_ln42_82' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%select_ln42_83 = select i1 %and_ln42_147, i1 %icmp_ln42_85, i1 %icmp_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'select' 'select_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%tmp_8672 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_20, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'bitselect' 'tmp_8672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%xor_ln42_146 = xor i1 %tmp_8672, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'xor' 'xor_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%and_ln42_148 = and i1 %icmp_ln42_84, i1 %xor_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'and' 'and_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%select_ln42_84 = select i1 %and_ln42_147, i1 %and_ln42_148, i1 %icmp_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'select' 'select_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_64)   --->   "%and_ln42_149 = and i1 %and_ln42_147, i1 %icmp_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'and' 'and_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%xor_ln42_84 = xor i1 %select_ln42_83, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'xor' 'xor_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%or_ln42_63 = or i1 %tmp_8671, i1 %xor_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'or' 'or_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%xor_ln42_85 = xor i1 %tmp_8667, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'xor' 'xor_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_150 = and i1 %or_ln42_63, i1 %xor_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_150' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_151 = and i1 %tmp_8671, i1 %select_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'and' 'and_ln42_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_64)   --->   "%or_ln42_110 = or i1 %and_ln42_149, i1 %and_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'or' 'or_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_64)   --->   "%xor_ln42_86 = xor i1 %or_ln42_110, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'xor' 'xor_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_64)   --->   "%and_ln42_152 = and i1 %tmp_8667, i1 %xor_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'and' 'and_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_86)   --->   "%select_ln42_85 = select i1 %and_ln42_150, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'select' 'select_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_64 = or i1 %and_ln42_150, i1 %and_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'or' 'or_ln42_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_86 = select i1 %or_ln42_64, i16 %select_ln42_85, i16 %add_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'select' 'select_ln42_86' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%select_ln42_87 = select i1 %and_ln42_154, i1 %icmp_ln42_89, i1 %icmp_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'select' 'select_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%tmp_8678 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_21, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'bitselect' 'tmp_8678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%xor_ln42_147 = xor i1 %tmp_8678, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'xor' 'xor_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%and_ln42_155 = and i1 %icmp_ln42_88, i1 %xor_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'and' 'and_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%select_ln42_88 = select i1 %and_ln42_154, i1 %and_ln42_155, i1 %icmp_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'select' 'select_ln42_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_67)   --->   "%and_ln42_156 = and i1 %and_ln42_154, i1 %icmp_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'and' 'and_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%xor_ln42_88 = xor i1 %select_ln42_87, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'xor' 'xor_ln42_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%or_ln42_66 = or i1 %tmp_8677, i1 %xor_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'or' 'or_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%xor_ln42_89 = xor i1 %tmp_8673, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_157 = and i1 %or_ln42_66, i1 %xor_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_157' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_158 = and i1 %tmp_8677, i1 %select_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_67)   --->   "%or_ln42_111 = or i1 %and_ln42_156, i1 %and_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'or' 'or_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_67)   --->   "%xor_ln42_90 = xor i1 %or_ln42_111, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'xor' 'xor_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_67)   --->   "%and_ln42_159 = and i1 %tmp_8673, i1 %xor_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'and' 'and_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_90)   --->   "%select_ln42_89 = select i1 %and_ln42_157, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'select' 'select_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_67 = or i1 %and_ln42_157, i1 %and_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'or' 'or_ln42_67' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_90 = select i1 %or_ln42_67, i16 %select_ln42_89, i16 %add_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'select' 'select_ln42_90' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%select_ln42_91 = select i1 %and_ln42_161, i1 %icmp_ln42_93, i1 %icmp_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'select' 'select_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%tmp_8684 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_22, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'bitselect' 'tmp_8684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%xor_ln42_148 = xor i1 %tmp_8684, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'xor' 'xor_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%and_ln42_162 = and i1 %icmp_ln42_92, i1 %xor_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'and' 'and_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%select_ln42_92 = select i1 %and_ln42_161, i1 %and_ln42_162, i1 %icmp_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'select' 'select_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_70)   --->   "%and_ln42_163 = and i1 %and_ln42_161, i1 %icmp_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'and' 'and_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%xor_ln42_92 = xor i1 %select_ln42_91, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'xor' 'xor_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%or_ln42_69 = or i1 %tmp_8683, i1 %xor_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'or' 'or_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%xor_ln42_93 = xor i1 %tmp_8679, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'xor' 'xor_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_164 = and i1 %or_ln42_69, i1 %xor_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'and' 'and_ln42_164' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_165 = and i1 %tmp_8683, i1 %select_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'and' 'and_ln42_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_70)   --->   "%or_ln42_112 = or i1 %and_ln42_163, i1 %and_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'or' 'or_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_70)   --->   "%xor_ln42_94 = xor i1 %or_ln42_112, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'xor' 'xor_ln42_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_70)   --->   "%and_ln42_166 = and i1 %tmp_8679, i1 %xor_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'and' 'and_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_94)   --->   "%select_ln42_93 = select i1 %and_ln42_164, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'select' 'select_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_70 = or i1 %and_ln42_164, i1 %and_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'or' 'or_ln42_70' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_94 = select i1 %or_ln42_70, i16 %select_ln42_93, i16 %add_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'select' 'select_ln42_94' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%select_ln42_95 = select i1 %and_ln42_168, i1 %icmp_ln42_97, i1 %icmp_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'select' 'select_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_172)   --->   "%tmp_8690 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_23, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'bitselect' 'tmp_8690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_172)   --->   "%xor_ln42_149 = xor i1 %tmp_8690, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'xor' 'xor_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_172)   --->   "%and_ln42_169 = and i1 %icmp_ln42_96, i1 %xor_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'and' 'and_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_172)   --->   "%select_ln42_96 = select i1 %and_ln42_168, i1 %and_ln42_169, i1 %icmp_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'select' 'select_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_73)   --->   "%and_ln42_170 = and i1 %and_ln42_168, i1 %icmp_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'and' 'and_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%xor_ln42_96 = xor i1 %select_ln42_95, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'xor' 'xor_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%or_ln42_72 = or i1 %tmp_8689, i1 %xor_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'or' 'or_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_171)   --->   "%xor_ln42_97 = xor i1 %tmp_8685, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'xor' 'xor_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_171 = and i1 %or_ln42_72, i1 %xor_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'and' 'and_ln42_171' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_172 = and i1 %tmp_8689, i1 %select_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'and' 'and_ln42_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_73)   --->   "%or_ln42_113 = or i1 %and_ln42_170, i1 %and_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'or' 'or_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_73)   --->   "%xor_ln42_98 = xor i1 %or_ln42_113, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'xor' 'xor_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_73)   --->   "%and_ln42_173 = and i1 %tmp_8685, i1 %xor_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'and' 'and_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_98)   --->   "%select_ln42_97 = select i1 %and_ln42_171, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'select' 'select_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_73 = or i1 %and_ln42_171, i1 %and_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'or' 'or_ln42_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_98 = select i1 %or_ln42_73, i16 %select_ln42_97, i16 %add_ln42_23" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'select' 'select_ln42_98' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%select_ln42_99 = select i1 %and_ln42_175, i1 %icmp_ln42_101, i1 %icmp_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'select' 'select_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_179)   --->   "%tmp_8696 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_24, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'bitselect' 'tmp_8696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_179)   --->   "%xor_ln42_150 = xor i1 %tmp_8696, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'xor' 'xor_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_179)   --->   "%and_ln42_176 = and i1 %icmp_ln42_100, i1 %xor_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'and' 'and_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_179)   --->   "%select_ln42_100 = select i1 %and_ln42_175, i1 %and_ln42_176, i1 %icmp_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'select' 'select_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_76)   --->   "%and_ln42_177 = and i1 %and_ln42_175, i1 %icmp_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'and' 'and_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%xor_ln42_100 = xor i1 %select_ln42_99, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'xor' 'xor_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%or_ln42_75 = or i1 %tmp_8695, i1 %xor_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'or' 'or_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_178)   --->   "%xor_ln42_101 = xor i1 %tmp_8691, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'xor' 'xor_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_178 = and i1 %or_ln42_75, i1 %xor_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'and' 'and_ln42_178' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_179 = and i1 %tmp_8695, i1 %select_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'and' 'and_ln42_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_76)   --->   "%or_ln42_114 = or i1 %and_ln42_177, i1 %and_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'or' 'or_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_76)   --->   "%xor_ln42_102 = xor i1 %or_ln42_114, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'xor' 'xor_ln42_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_76)   --->   "%and_ln42_180 = and i1 %tmp_8691, i1 %xor_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'and' 'and_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_102)   --->   "%select_ln42_101 = select i1 %and_ln42_178, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'select' 'select_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_76 = or i1 %and_ln42_178, i1 %and_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'or' 'or_ln42_76' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_102 = select i1 %or_ln42_76, i16 %select_ln42_101, i16 %add_ln42_24" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'select' 'select_ln42_102' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%select_ln42_103 = select i1 %and_ln42_182, i1 %icmp_ln42_105, i1 %icmp_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'select' 'select_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_186)   --->   "%tmp_8702 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_25, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'bitselect' 'tmp_8702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_186)   --->   "%xor_ln42_151 = xor i1 %tmp_8702, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'xor' 'xor_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_186)   --->   "%and_ln42_183 = and i1 %icmp_ln42_104, i1 %xor_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'and' 'and_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_186)   --->   "%select_ln42_104 = select i1 %and_ln42_182, i1 %and_ln42_183, i1 %icmp_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'select' 'select_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_79)   --->   "%and_ln42_184 = and i1 %and_ln42_182, i1 %icmp_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'and' 'and_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%xor_ln42_104 = xor i1 %select_ln42_103, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'xor' 'xor_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%or_ln42_78 = or i1 %tmp_8701, i1 %xor_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'or' 'or_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_185)   --->   "%xor_ln42_105 = xor i1 %tmp_8697, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'xor' 'xor_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_185 = and i1 %or_ln42_78, i1 %xor_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'and' 'and_ln42_185' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_186 = and i1 %tmp_8701, i1 %select_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'and' 'and_ln42_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_79)   --->   "%or_ln42_115 = or i1 %and_ln42_184, i1 %and_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'or' 'or_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_79)   --->   "%xor_ln42_106 = xor i1 %or_ln42_115, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'xor' 'xor_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_79)   --->   "%and_ln42_187 = and i1 %tmp_8697, i1 %xor_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'and' 'and_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_106)   --->   "%select_ln42_105 = select i1 %and_ln42_185, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'select' 'select_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_79 = or i1 %and_ln42_185, i1 %and_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'or' 'or_ln42_79' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_106 = select i1 %or_ln42_79, i16 %select_ln42_105, i16 %add_ln42_25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'select' 'select_ln42_106' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%select_ln42_107 = select i1 %and_ln42_189, i1 %icmp_ln42_109, i1 %icmp_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'select' 'select_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_193)   --->   "%tmp_8708 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_26, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'bitselect' 'tmp_8708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_193)   --->   "%xor_ln42_152 = xor i1 %tmp_8708, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'xor' 'xor_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_193)   --->   "%and_ln42_190 = and i1 %icmp_ln42_108, i1 %xor_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'and' 'and_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_193)   --->   "%select_ln42_108 = select i1 %and_ln42_189, i1 %and_ln42_190, i1 %icmp_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'select' 'select_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_82)   --->   "%and_ln42_191 = and i1 %and_ln42_189, i1 %icmp_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'and' 'and_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%xor_ln42_108 = xor i1 %select_ln42_107, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'xor' 'xor_ln42_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%or_ln42_81 = or i1 %tmp_8707, i1 %xor_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_192)   --->   "%xor_ln42_109 = xor i1 %tmp_8703, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'xor' 'xor_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_192 = and i1 %or_ln42_81, i1 %xor_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'and' 'and_ln42_192' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_193 = and i1 %tmp_8707, i1 %select_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'and' 'and_ln42_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_82)   --->   "%or_ln42_116 = or i1 %and_ln42_191, i1 %and_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'or' 'or_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_82)   --->   "%xor_ln42_110 = xor i1 %or_ln42_116, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'xor' 'xor_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_82)   --->   "%and_ln42_194 = and i1 %tmp_8703, i1 %xor_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'and' 'and_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_110)   --->   "%select_ln42_109 = select i1 %and_ln42_192, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'select' 'select_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_82 = or i1 %and_ln42_192, i1 %and_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'or' 'or_ln42_82' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_110 = select i1 %or_ln42_82, i16 %select_ln42_109, i16 %add_ln42_26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'select' 'select_ln42_110' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%select_ln42_111 = select i1 %and_ln42_196, i1 %icmp_ln42_113, i1 %icmp_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'select' 'select_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_200)   --->   "%tmp_8714 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_27, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'bitselect' 'tmp_8714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_200)   --->   "%xor_ln42_153 = xor i1 %tmp_8714, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'xor' 'xor_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_200)   --->   "%and_ln42_197 = and i1 %icmp_ln42_112, i1 %xor_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'and' 'and_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_200)   --->   "%select_ln42_112 = select i1 %and_ln42_196, i1 %and_ln42_197, i1 %icmp_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'select' 'select_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_85)   --->   "%and_ln42_198 = and i1 %and_ln42_196, i1 %icmp_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'and' 'and_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%xor_ln42_112 = xor i1 %select_ln42_111, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'xor' 'xor_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%or_ln42_84 = or i1 %tmp_8713, i1 %xor_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'or' 'or_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%xor_ln42_113 = xor i1 %tmp_8709, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'xor' 'xor_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_199 = and i1 %or_ln42_84, i1 %xor_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'and' 'and_ln42_199' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_200 = and i1 %tmp_8713, i1 %select_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'and' 'and_ln42_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_85)   --->   "%or_ln42_117 = or i1 %and_ln42_198, i1 %and_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'or' 'or_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_85)   --->   "%xor_ln42_114 = xor i1 %or_ln42_117, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'xor' 'xor_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_85)   --->   "%and_ln42_201 = and i1 %tmp_8709, i1 %xor_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'and' 'and_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_114)   --->   "%select_ln42_113 = select i1 %and_ln42_199, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'select' 'select_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_85 = or i1 %and_ln42_199, i1 %and_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'or' 'or_ln42_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_114 = select i1 %or_ln42_85, i16 %select_ln42_113, i16 %add_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'select' 'select_ln42_114' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%select_ln42_115 = select i1 %and_ln42_203, i1 %icmp_ln42_117, i1 %icmp_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'select' 'select_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_207)   --->   "%tmp_8720 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_28, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'bitselect' 'tmp_8720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_207)   --->   "%xor_ln42_154 = xor i1 %tmp_8720, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_207)   --->   "%and_ln42_204 = and i1 %icmp_ln42_116, i1 %xor_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'and' 'and_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_207)   --->   "%select_ln42_116 = select i1 %and_ln42_203, i1 %and_ln42_204, i1 %icmp_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'select' 'select_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_88)   --->   "%and_ln42_205 = and i1 %and_ln42_203, i1 %icmp_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'and' 'and_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%xor_ln42_116 = xor i1 %select_ln42_115, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'xor' 'xor_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%or_ln42_87 = or i1 %tmp_8719, i1 %xor_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'or' 'or_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%xor_ln42_117 = xor i1 %tmp_8715, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'xor' 'xor_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_206 = and i1 %or_ln42_87, i1 %xor_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'and' 'and_ln42_206' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_207 = and i1 %tmp_8719, i1 %select_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'and' 'and_ln42_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_88)   --->   "%or_ln42_118 = or i1 %and_ln42_205, i1 %and_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'or' 'or_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_88)   --->   "%xor_ln42_118 = xor i1 %or_ln42_118, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'xor' 'xor_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_88)   --->   "%and_ln42_208 = and i1 %tmp_8715, i1 %xor_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'and' 'and_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_118)   --->   "%select_ln42_117 = select i1 %and_ln42_206, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'select' 'select_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_88 = or i1 %and_ln42_206, i1 %and_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'or' 'or_ln42_88' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_118 = select i1 %or_ln42_88, i16 %select_ln42_117, i16 %add_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'select' 'select_ln42_118' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%select_ln42_119 = select i1 %and_ln42_210, i1 %icmp_ln42_121, i1 %icmp_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'select' 'select_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_214)   --->   "%tmp_8726 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_29, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'bitselect' 'tmp_8726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_214)   --->   "%xor_ln42_155 = xor i1 %tmp_8726, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'xor' 'xor_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_214)   --->   "%and_ln42_211 = and i1 %icmp_ln42_120, i1 %xor_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'and' 'and_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_214)   --->   "%select_ln42_120 = select i1 %and_ln42_210, i1 %and_ln42_211, i1 %icmp_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'select' 'select_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_91)   --->   "%and_ln42_212 = and i1 %and_ln42_210, i1 %icmp_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%xor_ln42_120 = xor i1 %select_ln42_119, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'xor' 'xor_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%or_ln42_90 = or i1 %tmp_8725, i1 %xor_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'or' 'or_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%xor_ln42_121 = xor i1 %tmp_8721, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'xor' 'xor_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_213 = and i1 %or_ln42_90, i1 %xor_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'and' 'and_ln42_213' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_214 = and i1 %tmp_8725, i1 %select_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'and' 'and_ln42_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_91)   --->   "%or_ln42_119 = or i1 %and_ln42_212, i1 %and_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'or' 'or_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_91)   --->   "%xor_ln42_122 = xor i1 %or_ln42_119, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'xor' 'xor_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_91)   --->   "%and_ln42_215 = and i1 %tmp_8721, i1 %xor_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'and' 'and_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_122)   --->   "%select_ln42_121 = select i1 %and_ln42_213, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'select' 'select_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_91 = or i1 %and_ln42_213, i1 %and_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'or' 'or_ln42_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_122 = select i1 %or_ln42_91, i16 %select_ln42_121, i16 %add_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'select' 'select_ln42_122' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%select_ln42_123 = select i1 %and_ln42_217, i1 %icmp_ln42_125, i1 %icmp_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'select' 'select_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_221)   --->   "%tmp_8732 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_30, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'bitselect' 'tmp_8732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_221)   --->   "%xor_ln42_156 = xor i1 %tmp_8732, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'xor' 'xor_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_221)   --->   "%and_ln42_218 = and i1 %icmp_ln42_124, i1 %xor_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'and' 'and_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_221)   --->   "%select_ln42_124 = select i1 %and_ln42_217, i1 %and_ln42_218, i1 %icmp_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'select' 'select_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_94)   --->   "%and_ln42_219 = and i1 %and_ln42_217, i1 %icmp_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'and' 'and_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%xor_ln42_124 = xor i1 %select_ln42_123, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'xor' 'xor_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%or_ln42_93 = or i1 %tmp_8731, i1 %xor_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'or' 'or_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%xor_ln42_125 = xor i1 %tmp_8727, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'xor' 'xor_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_220 = and i1 %or_ln42_93, i1 %xor_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'and' 'and_ln42_220' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_221 = and i1 %tmp_8731, i1 %select_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'and' 'and_ln42_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_94)   --->   "%or_ln42_120 = or i1 %and_ln42_219, i1 %and_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'or' 'or_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_94)   --->   "%xor_ln42_126 = xor i1 %or_ln42_120, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'xor' 'xor_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_94)   --->   "%and_ln42_222 = and i1 %tmp_8727, i1 %xor_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'and' 'and_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_126)   --->   "%select_ln42_125 = select i1 %and_ln42_220, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'select' 'select_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_94 = or i1 %and_ln42_220, i1 %and_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'or' 'or_ln42_94' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_126 = select i1 %or_ln42_94, i16 %select_ln42_125, i16 %add_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'select' 'select_ln42_126' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%select_ln42_127 = select i1 %and_ln42_224, i1 %icmp_ln42_129, i1 %icmp_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'select' 'select_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_228)   --->   "%tmp_8738 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_31, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'bitselect' 'tmp_8738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_228)   --->   "%xor_ln42_157 = xor i1 %tmp_8738, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'xor' 'xor_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_228)   --->   "%and_ln42_225 = and i1 %icmp_ln42_128, i1 %xor_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'and' 'and_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_228)   --->   "%select_ln42_128 = select i1 %and_ln42_224, i1 %and_ln42_225, i1 %icmp_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'select' 'select_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_97)   --->   "%and_ln42_226 = and i1 %and_ln42_224, i1 %icmp_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'and' 'and_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%xor_ln42_128 = xor i1 %select_ln42_127, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'xor' 'xor_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%or_ln42_96 = or i1 %tmp_8737, i1 %xor_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'or' 'or_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%xor_ln42_129 = xor i1 %tmp_8733, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'xor' 'xor_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_227 = and i1 %or_ln42_96, i1 %xor_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'and' 'and_ln42_227' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_228 = and i1 %tmp_8737, i1 %select_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'and' 'and_ln42_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_97)   --->   "%or_ln42_121 = or i1 %and_ln42_226, i1 %and_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'or' 'or_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_97)   --->   "%xor_ln42_130 = xor i1 %or_ln42_121, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'xor' 'xor_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_97)   --->   "%and_ln42_229 = and i1 %tmp_8733, i1 %xor_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'and' 'and_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_130)   --->   "%select_ln42_129 = select i1 %and_ln42_227, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'select' 'select_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_97 = or i1 %and_ln42_227, i1 %and_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'or' 'or_ln42_97' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_130 = select i1 %or_ln42_97, i16 %select_ln42_129, i16 %add_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'select' 'select_ln42_130' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%select_ln42_131 = select i1 %and_ln42_231, i1 %icmp_ln42_133, i1 %icmp_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'select' 'select_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_235)   --->   "%tmp_8744 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_32, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'bitselect' 'tmp_8744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_235)   --->   "%xor_ln42_158 = xor i1 %tmp_8744, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'xor' 'xor_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_235)   --->   "%and_ln42_232 = and i1 %icmp_ln42_132, i1 %xor_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'and' 'and_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_235)   --->   "%select_ln42_132 = select i1 %and_ln42_231, i1 %and_ln42_232, i1 %icmp_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'select' 'select_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_100)   --->   "%and_ln42_233 = and i1 %and_ln42_231, i1 %icmp_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'and' 'and_ln42_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%xor_ln42_132 = xor i1 %select_ln42_131, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'xor' 'xor_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%or_ln42_99 = or i1 %tmp_8743, i1 %xor_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'or' 'or_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%xor_ln42_133 = xor i1 %tmp_8739, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'xor' 'xor_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_234 = and i1 %or_ln42_99, i1 %xor_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'and' 'and_ln42_234' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_235 = and i1 %tmp_8743, i1 %select_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'and' 'and_ln42_235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_100)   --->   "%or_ln42_122 = or i1 %and_ln42_233, i1 %and_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'or' 'or_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_100)   --->   "%xor_ln42_134 = xor i1 %or_ln42_122, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'xor' 'xor_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_100)   --->   "%and_ln42_236 = and i1 %tmp_8739, i1 %xor_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'and' 'and_ln42_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_134)   --->   "%select_ln42_133 = select i1 %and_ln42_234, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'select' 'select_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_100 = or i1 %and_ln42_234, i1 %and_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'or' 'or_ln42_100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_134 = select i1 %or_ln42_100, i16 %select_ln42_133, i16 %add_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'select' 'select_ln42_134' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%select_ln42_135 = select i1 %and_ln42_238, i1 %icmp_ln42_137, i1 %icmp_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'select' 'select_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_242)   --->   "%tmp_8750 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_33, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'bitselect' 'tmp_8750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_242)   --->   "%xor_ln42_159 = xor i1 %tmp_8750, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'xor' 'xor_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_242)   --->   "%and_ln42_239 = and i1 %icmp_ln42_136, i1 %xor_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'and' 'and_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_242)   --->   "%select_ln42_136 = select i1 %and_ln42_238, i1 %and_ln42_239, i1 %icmp_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'select' 'select_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_103)   --->   "%and_ln42_240 = and i1 %and_ln42_238, i1 %icmp_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'and' 'and_ln42_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%xor_ln42_136 = xor i1 %select_ln42_135, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'xor' 'xor_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%or_ln42_102 = or i1 %tmp_8749, i1 %xor_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'or' 'or_ln42_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%xor_ln42_137 = xor i1 %tmp_8745, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'xor' 'xor_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_241 = and i1 %or_ln42_102, i1 %xor_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'and' 'and_ln42_241' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_242 = and i1 %tmp_8749, i1 %select_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'and' 'and_ln42_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_103)   --->   "%or_ln42_123 = or i1 %and_ln42_240, i1 %and_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'or' 'or_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_103)   --->   "%xor_ln42_138 = xor i1 %or_ln42_123, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'xor' 'xor_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_103)   --->   "%and_ln42_243 = and i1 %tmp_8745, i1 %xor_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'and' 'and_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_138)   --->   "%select_ln42_137 = select i1 %and_ln42_241, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'select' 'select_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_103 = or i1 %and_ln42_241, i1 %and_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'or' 'or_ln42_103' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_138 = select i1 %or_ln42_103, i16 %select_ln42_137, i16 %add_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'select' 'select_ln42_138' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%select_ln42_139 = select i1 %and_ln42_245, i1 %icmp_ln42_141, i1 %icmp_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'select' 'select_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_249)   --->   "%tmp_8756 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_34, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'bitselect' 'tmp_8756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_249)   --->   "%xor_ln42_160 = xor i1 %tmp_8756, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'xor' 'xor_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_249)   --->   "%and_ln42_246 = and i1 %icmp_ln42_140, i1 %xor_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'and' 'and_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_249)   --->   "%select_ln42_140 = select i1 %and_ln42_245, i1 %and_ln42_246, i1 %icmp_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'select' 'select_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_106)   --->   "%and_ln42_247 = and i1 %and_ln42_245, i1 %icmp_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'and' 'and_ln42_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%xor_ln42_140 = xor i1 %select_ln42_139, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'xor' 'xor_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%or_ln42_105 = or i1 %tmp_8755, i1 %xor_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 713 'or' 'or_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%xor_ln42_141 = xor i1 %tmp_8751, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'xor' 'xor_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_248 = and i1 %or_ln42_105, i1 %xor_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'and' 'and_ln42_248' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_249 = and i1 %tmp_8755, i1 %select_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'and' 'and_ln42_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_106)   --->   "%or_ln42_124 = or i1 %and_ln42_247, i1 %and_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'or' 'or_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_106)   --->   "%xor_ln42_142 = xor i1 %or_ln42_124, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'xor' 'xor_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_106)   --->   "%and_ln42_250 = and i1 %tmp_8751, i1 %xor_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'and' 'and_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_142)   --->   "%select_ln42_141 = select i1 %and_ln42_248, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'select' 'select_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_106 = or i1 %and_ln42_248, i1 %and_ln42_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'or' 'or_ln42_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_142 = select i1 %or_ln42_106, i16 %select_ln42_141, i16 %add_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'select' 'select_ln42_142' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i16 %select_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln58_24 = sext i16 %select_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'sext' 'sext_ln58_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.78ns)   --->   "%add_ln58_24 = add i16 %select_ln42_98, i16 %select_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'add' 'add_ln58_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.78ns)   --->   "%add_ln58 = add i17 %sext_ln58_24, i17 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_8757 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'bitselect' 'tmp_8757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_8758 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_24, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'bitselect' 'tmp_8758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%xor_ln58 = xor i1 %tmp_8757, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%and_ln58 = and i1 %tmp_8758, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_36)   --->   "%xor_ln58_48 = xor i1 %tmp_8758, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'xor' 'xor_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_36)   --->   "%and_ln58_24 = and i1 %tmp_8757, i1 %xor_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'and' 'and_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.12ns)   --->   "%xor_ln58_49 = xor i1 %tmp_8757, i1 %tmp_8758" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'xor' 'xor_ln58_49' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%xor_ln58_50 = xor i1 %xor_ln58_49, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'xor' 'xor_ln58_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%select_ln58 = select i1 %xor_ln58_49, i16 32767, i16 %add_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_36 = select i1 %and_ln58_24, i16 32768, i16 %add_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'select' 'select_ln58_36' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_37 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'select' 'select_ln58_37' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln58_25 = sext i16 %select_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'sext' 'sext_ln58_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln58_26 = sext i16 %select_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'sext' 'sext_ln58_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.78ns)   --->   "%add_ln58_25 = add i16 %select_ln42_102, i16 %select_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'add' 'add_ln58_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.78ns)   --->   "%add_ln58_12 = add i17 %sext_ln58_26, i17 %sext_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'add' 'add_ln58_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_8759 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_12, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'bitselect' 'tmp_8759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_8760 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_25, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'bitselect' 'tmp_8760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%xor_ln58_51 = xor i1 %tmp_8759, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'xor' 'xor_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%and_ln58_25 = and i1 %tmp_8760, i1 %xor_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'and' 'and_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_39)   --->   "%xor_ln58_52 = xor i1 %tmp_8760, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'xor' 'xor_ln58_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_39)   --->   "%and_ln58_26 = and i1 %tmp_8759, i1 %xor_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'and' 'and_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.12ns)   --->   "%xor_ln58_53 = xor i1 %tmp_8759, i1 %tmp_8760" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'xor' 'xor_ln58_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%xor_ln58_54 = xor i1 %xor_ln58_53, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'xor' 'xor_ln58_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%or_ln58_12 = or i1 %and_ln58_25, i1 %xor_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'or' 'or_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%select_ln58_38 = select i1 %xor_ln58_53, i16 32767, i16 %add_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'select' 'select_ln58_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_39 = select i1 %and_ln58_26, i16 32768, i16 %add_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'select' 'select_ln58_39' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_40 = select i1 %or_ln58_12, i16 %select_ln58_38, i16 %select_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'select' 'select_ln58_40' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln58_27 = sext i16 %select_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'sext' 'sext_ln58_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln58_28 = sext i16 %select_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'sext' 'sext_ln58_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.78ns)   --->   "%add_ln58_26 = add i16 %select_ln42_106, i16 %select_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'add' 'add_ln58_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.78ns)   --->   "%add_ln58_13 = add i17 %sext_ln58_28, i17 %sext_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'add' 'add_ln58_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_8761 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_13, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'bitselect' 'tmp_8761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_8762 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_26, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'bitselect' 'tmp_8762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_43)   --->   "%xor_ln58_55 = xor i1 %tmp_8761, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'xor' 'xor_ln58_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_43)   --->   "%and_ln58_27 = and i1 %tmp_8762, i1 %xor_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'and' 'and_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_42)   --->   "%xor_ln58_56 = xor i1 %tmp_8762, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'xor' 'xor_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_42)   --->   "%and_ln58_28 = and i1 %tmp_8761, i1 %xor_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'and' 'and_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.12ns)   --->   "%xor_ln58_57 = xor i1 %tmp_8761, i1 %tmp_8762" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'xor' 'xor_ln58_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_43)   --->   "%xor_ln58_58 = xor i1 %xor_ln58_57, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'xor' 'xor_ln58_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_43)   --->   "%or_ln58_13 = or i1 %and_ln58_27, i1 %xor_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'or' 'or_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_43)   --->   "%select_ln58_41 = select i1 %xor_ln58_57, i16 32767, i16 %add_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'select' 'select_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_42 = select i1 %and_ln58_28, i16 32768, i16 %add_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'select' 'select_ln58_42' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_43 = select i1 %or_ln58_13, i16 %select_ln58_41, i16 %select_ln58_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'select' 'select_ln58_43' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln58_29 = sext i16 %select_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'sext' 'sext_ln58_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln58_30 = sext i16 %select_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'sext' 'sext_ln58_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.78ns)   --->   "%add_ln58_27 = add i16 %select_ln42_110, i16 %select_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 773 'add' 'add_ln58_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.78ns)   --->   "%add_ln58_14 = add i17 %sext_ln58_30, i17 %sext_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 774 'add' 'add_ln58_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_8763 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_14, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 775 'bitselect' 'tmp_8763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_8764 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_27, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 776 'bitselect' 'tmp_8764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_46)   --->   "%xor_ln58_59 = xor i1 %tmp_8763, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 777 'xor' 'xor_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_46)   --->   "%and_ln58_29 = and i1 %tmp_8764, i1 %xor_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 778 'and' 'and_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_45)   --->   "%xor_ln58_60 = xor i1 %tmp_8764, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 779 'xor' 'xor_ln58_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_45)   --->   "%and_ln58_30 = and i1 %tmp_8763, i1 %xor_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 780 'and' 'and_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.12ns)   --->   "%xor_ln58_61 = xor i1 %tmp_8763, i1 %tmp_8764" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 781 'xor' 'xor_ln58_61' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_46)   --->   "%xor_ln58_62 = xor i1 %xor_ln58_61, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 782 'xor' 'xor_ln58_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_46)   --->   "%or_ln58_14 = or i1 %and_ln58_29, i1 %xor_ln58_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 783 'or' 'or_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_46)   --->   "%select_ln58_44 = select i1 %xor_ln58_61, i16 32767, i16 %add_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 784 'select' 'select_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_45 = select i1 %and_ln58_30, i16 32768, i16 %add_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 785 'select' 'select_ln58_45' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_46 = select i1 %or_ln58_14, i16 %select_ln58_44, i16 %select_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 786 'select' 'select_ln58_46' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln58_31 = sext i16 %select_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 787 'sext' 'sext_ln58_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln58_32 = sext i16 %select_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 788 'sext' 'sext_ln58_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.78ns)   --->   "%add_ln58_28 = add i16 %select_ln42_114, i16 %select_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 789 'add' 'add_ln58_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.78ns)   --->   "%add_ln58_15 = add i17 %sext_ln58_32, i17 %sext_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 790 'add' 'add_ln58_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_8765 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_15, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 791 'bitselect' 'tmp_8765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_8766 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_28, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 792 'bitselect' 'tmp_8766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_49)   --->   "%xor_ln58_63 = xor i1 %tmp_8765, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 793 'xor' 'xor_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_49)   --->   "%and_ln58_31 = and i1 %tmp_8766, i1 %xor_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 794 'and' 'and_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_48)   --->   "%xor_ln58_64 = xor i1 %tmp_8766, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 795 'xor' 'xor_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_48)   --->   "%and_ln58_32 = and i1 %tmp_8765, i1 %xor_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 796 'and' 'and_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.12ns)   --->   "%xor_ln58_65 = xor i1 %tmp_8765, i1 %tmp_8766" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 797 'xor' 'xor_ln58_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_49)   --->   "%xor_ln58_66 = xor i1 %xor_ln58_65, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 798 'xor' 'xor_ln58_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_49)   --->   "%or_ln58_15 = or i1 %and_ln58_31, i1 %xor_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 799 'or' 'or_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_49)   --->   "%select_ln58_47 = select i1 %xor_ln58_65, i16 32767, i16 %add_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 800 'select' 'select_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_48 = select i1 %and_ln58_32, i16 32768, i16 %add_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 801 'select' 'select_ln58_48' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_49 = select i1 %or_ln58_15, i16 %select_ln58_47, i16 %select_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 802 'select' 'select_ln58_49' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln58_33 = sext i16 %select_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 803 'sext' 'sext_ln58_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln58_34 = sext i16 %select_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 804 'sext' 'sext_ln58_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.78ns)   --->   "%add_ln58_29 = add i16 %select_ln42_118, i16 %select_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 805 'add' 'add_ln58_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.78ns)   --->   "%add_ln58_16 = add i17 %sext_ln58_34, i17 %sext_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 806 'add' 'add_ln58_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_8767 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_16, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 807 'bitselect' 'tmp_8767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_8768 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_29, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 808 'bitselect' 'tmp_8768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%xor_ln58_67 = xor i1 %tmp_8767, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 809 'xor' 'xor_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%and_ln58_33 = and i1 %tmp_8768, i1 %xor_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 810 'and' 'and_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_51)   --->   "%xor_ln58_68 = xor i1 %tmp_8768, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 811 'xor' 'xor_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_51)   --->   "%and_ln58_34 = and i1 %tmp_8767, i1 %xor_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 812 'and' 'and_ln58_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.12ns)   --->   "%xor_ln58_69 = xor i1 %tmp_8767, i1 %tmp_8768" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 813 'xor' 'xor_ln58_69' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%xor_ln58_70 = xor i1 %xor_ln58_69, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 814 'xor' 'xor_ln58_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%or_ln58_16 = or i1 %and_ln58_33, i1 %xor_ln58_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 815 'or' 'or_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%select_ln58_50 = select i1 %xor_ln58_69, i16 32767, i16 %add_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 816 'select' 'select_ln58_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_51 = select i1 %and_ln58_34, i16 32768, i16 %add_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 817 'select' 'select_ln58_51' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_52 = select i1 %or_ln58_16, i16 %select_ln58_50, i16 %select_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 818 'select' 'select_ln58_52' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln58_35 = sext i16 %select_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 819 'sext' 'sext_ln58_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln58_36 = sext i16 %select_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 820 'sext' 'sext_ln58_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.78ns)   --->   "%add_ln58_30 = add i16 %select_ln42_122, i16 %select_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 821 'add' 'add_ln58_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.78ns)   --->   "%add_ln58_17 = add i17 %sext_ln58_36, i17 %sext_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 822 'add' 'add_ln58_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_8769 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_17, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 823 'bitselect' 'tmp_8769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_8770 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_30, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 824 'bitselect' 'tmp_8770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%xor_ln58_71 = xor i1 %tmp_8769, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 825 'xor' 'xor_ln58_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%and_ln58_35 = and i1 %tmp_8770, i1 %xor_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 826 'and' 'and_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_54)   --->   "%xor_ln58_72 = xor i1 %tmp_8770, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 827 'xor' 'xor_ln58_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_54)   --->   "%and_ln58_36 = and i1 %tmp_8769, i1 %xor_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 828 'and' 'and_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.12ns)   --->   "%xor_ln58_73 = xor i1 %tmp_8769, i1 %tmp_8770" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 829 'xor' 'xor_ln58_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%xor_ln58_74 = xor i1 %xor_ln58_73, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 830 'xor' 'xor_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%or_ln58_17 = or i1 %and_ln58_35, i1 %xor_ln58_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 831 'or' 'or_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%select_ln58_53 = select i1 %xor_ln58_73, i16 32767, i16 %add_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 832 'select' 'select_ln58_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_54 = select i1 %and_ln58_36, i16 32768, i16 %add_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 833 'select' 'select_ln58_54' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_55 = select i1 %or_ln58_17, i16 %select_ln58_53, i16 %select_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 834 'select' 'select_ln58_55' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln58_37 = sext i16 %select_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 835 'sext' 'sext_ln58_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln58_38 = sext i16 %select_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 836 'sext' 'sext_ln58_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.78ns)   --->   "%add_ln58_31 = add i16 %select_ln42_126, i16 %select_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 837 'add' 'add_ln58_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.78ns)   --->   "%add_ln58_18 = add i17 %sext_ln58_38, i17 %sext_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 838 'add' 'add_ln58_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_8771 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_18, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 839 'bitselect' 'tmp_8771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_8772 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_31, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 840 'bitselect' 'tmp_8772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%xor_ln58_75 = xor i1 %tmp_8771, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 841 'xor' 'xor_ln58_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%and_ln58_37 = and i1 %tmp_8772, i1 %xor_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 842 'and' 'and_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_57)   --->   "%xor_ln58_76 = xor i1 %tmp_8772, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 843 'xor' 'xor_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_57)   --->   "%and_ln58_38 = and i1 %tmp_8771, i1 %xor_ln58_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 844 'and' 'and_ln58_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.12ns)   --->   "%xor_ln58_77 = xor i1 %tmp_8771, i1 %tmp_8772" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 845 'xor' 'xor_ln58_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%xor_ln58_78 = xor i1 %xor_ln58_77, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 846 'xor' 'xor_ln58_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%or_ln58_18 = or i1 %and_ln58_37, i1 %xor_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 847 'or' 'or_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%select_ln58_56 = select i1 %xor_ln58_77, i16 32767, i16 %add_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 848 'select' 'select_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_57 = select i1 %and_ln58_38, i16 32768, i16 %add_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 849 'select' 'select_ln58_57' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_58 = select i1 %or_ln58_18, i16 %select_ln58_56, i16 %select_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 850 'select' 'select_ln58_58' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln58_39 = sext i16 %select_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 851 'sext' 'sext_ln58_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln58_40 = sext i16 %select_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 852 'sext' 'sext_ln58_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.78ns)   --->   "%add_ln58_32 = add i16 %select_ln42_130, i16 %select_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 853 'add' 'add_ln58_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.78ns)   --->   "%add_ln58_19 = add i17 %sext_ln58_40, i17 %sext_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 854 'add' 'add_ln58_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_8773 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_19, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 855 'bitselect' 'tmp_8773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_8774 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_32, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 856 'bitselect' 'tmp_8774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%xor_ln58_79 = xor i1 %tmp_8773, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 857 'xor' 'xor_ln58_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%and_ln58_39 = and i1 %tmp_8774, i1 %xor_ln58_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 858 'and' 'and_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_60)   --->   "%xor_ln58_80 = xor i1 %tmp_8774, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 859 'xor' 'xor_ln58_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_60)   --->   "%and_ln58_40 = and i1 %tmp_8773, i1 %xor_ln58_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 860 'and' 'and_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.12ns)   --->   "%xor_ln58_81 = xor i1 %tmp_8773, i1 %tmp_8774" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 861 'xor' 'xor_ln58_81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%xor_ln58_82 = xor i1 %xor_ln58_81, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 862 'xor' 'xor_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%or_ln58_19 = or i1 %and_ln58_39, i1 %xor_ln58_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 863 'or' 'or_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_61)   --->   "%select_ln58_59 = select i1 %xor_ln58_81, i16 32767, i16 %add_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 864 'select' 'select_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_60 = select i1 %and_ln58_40, i16 32768, i16 %add_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 865 'select' 'select_ln58_60' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_61 = select i1 %or_ln58_19, i16 %select_ln58_59, i16 %select_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 866 'select' 'select_ln58_61' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln58_41 = sext i16 %select_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 867 'sext' 'sext_ln58_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln58_42 = sext i16 %select_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 868 'sext' 'sext_ln58_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.78ns)   --->   "%add_ln58_33 = add i16 %select_ln42_134, i16 %select_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 869 'add' 'add_ln58_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.78ns)   --->   "%add_ln58_20 = add i17 %sext_ln58_42, i17 %sext_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 870 'add' 'add_ln58_20' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_8775 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_20, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 871 'bitselect' 'tmp_8775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_8776 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_33, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 872 'bitselect' 'tmp_8776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%xor_ln58_83 = xor i1 %tmp_8775, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 873 'xor' 'xor_ln58_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%and_ln58_41 = and i1 %tmp_8776, i1 %xor_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 874 'and' 'and_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_63)   --->   "%xor_ln58_84 = xor i1 %tmp_8776, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 875 'xor' 'xor_ln58_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_63)   --->   "%and_ln58_42 = and i1 %tmp_8775, i1 %xor_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 876 'and' 'and_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.12ns)   --->   "%xor_ln58_85 = xor i1 %tmp_8775, i1 %tmp_8776" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 877 'xor' 'xor_ln58_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%xor_ln58_86 = xor i1 %xor_ln58_85, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 878 'xor' 'xor_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%or_ln58_20 = or i1 %and_ln58_41, i1 %xor_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 879 'or' 'or_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_64)   --->   "%select_ln58_62 = select i1 %xor_ln58_85, i16 32767, i16 %add_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 880 'select' 'select_ln58_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_63 = select i1 %and_ln58_42, i16 32768, i16 %add_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 881 'select' 'select_ln58_63' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_64 = select i1 %or_ln58_20, i16 %select_ln58_62, i16 %select_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 882 'select' 'select_ln58_64' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln58_43 = sext i16 %select_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 883 'sext' 'sext_ln58_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln58_44 = sext i16 %select_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 884 'sext' 'sext_ln58_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.78ns)   --->   "%add_ln58_34 = add i16 %select_ln42_138, i16 %select_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 885 'add' 'add_ln58_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.78ns)   --->   "%add_ln58_21 = add i17 %sext_ln58_44, i17 %sext_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 886 'add' 'add_ln58_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_8777 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_21, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 887 'bitselect' 'tmp_8777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_8778 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_34, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 888 'bitselect' 'tmp_8778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%xor_ln58_87 = xor i1 %tmp_8777, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 889 'xor' 'xor_ln58_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%and_ln58_43 = and i1 %tmp_8778, i1 %xor_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 890 'and' 'and_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_66)   --->   "%xor_ln58_88 = xor i1 %tmp_8778, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 891 'xor' 'xor_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_66)   --->   "%and_ln58_44 = and i1 %tmp_8777, i1 %xor_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 892 'and' 'and_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.12ns)   --->   "%xor_ln58_89 = xor i1 %tmp_8777, i1 %tmp_8778" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 893 'xor' 'xor_ln58_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%xor_ln58_90 = xor i1 %xor_ln58_89, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 894 'xor' 'xor_ln58_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%or_ln58_21 = or i1 %and_ln58_43, i1 %xor_ln58_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 895 'or' 'or_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_67)   --->   "%select_ln58_65 = select i1 %xor_ln58_89, i16 32767, i16 %add_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 896 'select' 'select_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_66 = select i1 %and_ln58_44, i16 32768, i16 %add_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 897 'select' 'select_ln58_66' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_67 = select i1 %or_ln58_21, i16 %select_ln58_65, i16 %select_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 898 'select' 'select_ln58_67' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln58_45 = sext i16 %select_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 899 'sext' 'sext_ln58_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln58_46 = sext i16 %select_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 900 'sext' 'sext_ln58_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.78ns)   --->   "%add_ln58_35 = add i16 %select_ln42_142, i16 %select_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 901 'add' 'add_ln58_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.78ns)   --->   "%add_ln58_22 = add i17 %sext_ln58_46, i17 %sext_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 902 'add' 'add_ln58_22' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_8779 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_22, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 903 'bitselect' 'tmp_8779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_8780 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_35, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 904 'bitselect' 'tmp_8780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_70)   --->   "%xor_ln58_91 = xor i1 %tmp_8779, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 905 'xor' 'xor_ln58_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_70)   --->   "%and_ln58_45 = and i1 %tmp_8780, i1 %xor_ln58_91" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 906 'and' 'and_ln58_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_69)   --->   "%xor_ln58_92 = xor i1 %tmp_8780, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 907 'xor' 'xor_ln58_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_69)   --->   "%and_ln58_46 = and i1 %tmp_8779, i1 %xor_ln58_92" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 908 'and' 'and_ln58_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.12ns)   --->   "%xor_ln58_93 = xor i1 %tmp_8779, i1 %tmp_8780" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 909 'xor' 'xor_ln58_93' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_70)   --->   "%xor_ln58_94 = xor i1 %xor_ln58_93, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 910 'xor' 'xor_ln58_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_70)   --->   "%or_ln58_22 = or i1 %and_ln58_45, i1 %xor_ln58_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 911 'or' 'or_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_70)   --->   "%select_ln58_68 = select i1 %xor_ln58_93, i16 32767, i16 %add_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 912 'select' 'select_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_69 = select i1 %and_ln58_46, i16 32768, i16 %add_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 913 'select' 'select_ln58_69' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_70 = select i1 %or_ln58_22, i16 %select_ln58_68, i16 %select_ln58_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 914 'select' 'select_ln58_70' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i16 %select_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 915 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i16 %select_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 916 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i16 %select_ln58_61" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 917 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i96 %mrv_2, i16 %select_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 918 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i96 %mrv_3, i16 %select_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 919 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i96 %mrv_4, i16 %select_ln58_70" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 920 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i96 %mrv_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 921 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.113ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [31]  (0.000 ns)
	'sparsemux' operation 16 bit ('a') [59]  (0.551 ns)
	'mul' operation 32 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [62]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [68]  (0.715 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [70]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (0.000 ns)
	'add' operation 16 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [73]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [75]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_126', firmware/nnet_utils/nnet_dense_latency.h:42) [76]  (0.122 ns)

 <State 2>: 3.185ns
The critical path consists of the following:
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [82]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_72', firmware/nnet_utils/nnet_dense_latency.h:42) [88]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_54', firmware/nnet_utils/nnet_dense_latency.h:42) [89]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_129', firmware/nnet_utils/nnet_dense_latency.h:42) [91]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_55', firmware/nnet_utils/nnet_dense_latency.h:42) [97]  (0.122 ns)
	'select' operation 16 bit ('select_ln42_74', firmware/nnet_utils/nnet_dense_latency.h:42) [98]  (0.243 ns)
	'add' operation 17 bit ('add_ln58', firmware/nnet_utils/nnet_dense_latency.h:58) [752]  (0.785 ns)
	'and' operation 1 bit ('and_ln58_24', firmware/nnet_utils/nnet_dense_latency.h:58) [758]  (0.000 ns)
	'select' operation 16 bit ('select_ln58_36', firmware/nnet_utils/nnet_dense_latency.h:58) [763]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_37', firmware/nnet_utils/nnet_dense_latency.h:58) [764]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_30', firmware/nnet_utils/nnet_dense_latency.h:58) [847]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_54', firmware/nnet_utils/nnet_dense_latency.h:58) [859]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_55', firmware/nnet_utils/nnet_dense_latency.h:58) [860]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
