
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.31

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_out[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ data_out[3]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.63    0.01    0.08    0.08 v data_out[3]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net8 (net)
                  0.01    0.00    0.08 v _0890_/A2 (NAND3_X1)
     1    1.79    0.01    0.02    0.10 ^ _0890_/ZN (NAND3_X1)
                                         _0320_ (net)
                  0.01    0.00    0.10 ^ _0891_/A2 (NAND2_X1)
     1    1.09    0.01    0.01    0.11 v _0891_/ZN (NAND2_X1)
                                         _0011_ (net)
                  0.01    0.00    0.11 v data_out[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out[3]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_en (input port clocked by core_clock)
Endpoint: count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.16    0.00    0.00    0.20 ^ wr_en (in)
                                         wr_en (net)
                  0.00    0.00    0.20 ^ input2/A (BUF_X1)
     1    2.05    0.01    0.02    0.22 ^ input2/Z (BUF_X1)
                                         net2 (net)
                  0.01    0.00    0.22 ^ _0585_/A (INV_X1)
     1    6.06    0.01    0.01    0.23 v _0585_/ZN (INV_X1)
                                         _0155_ (net)
                  0.01    0.00    0.23 v _0586_/A (AOI21_X4)
     7   13.31    0.03    0.05    0.28 ^ _0586_/ZN (AOI21_X4)
                                         _0156_ (net)
                  0.03    0.00    0.28 ^ _0587_/A (BUF_X4)
    10   36.98    0.02    0.04    0.32 ^ _0587_/Z (BUF_X4)
                                         _0557_ (net)
                  0.02    0.00    0.32 ^ _0996_/A (HA_X1)
     3    8.42    0.02    0.05    0.38 ^ _0996_/CO (HA_X1)
                                         _0554_ (net)
                  0.02    0.00    0.38 ^ _0594_/A (INV_X2)
     5   15.40    0.01    0.02    0.40 v _0594_/ZN (INV_X2)
                                         _0572_ (net)
                  0.01    0.00    0.40 v _1002_/B (HA_X1)
     1    0.92    0.01    0.05    0.45 v _1002_/S (HA_X1)
                                         _0574_ (net)
                  0.01    0.00    0.45 v _0788_/A2 (AND2_X1)
     1    3.25    0.01    0.03    0.49 v _0788_/ZN (AND2_X1)
                                         _0223_ (net)
                  0.01    0.00    0.49 v _0789_/B1 (AOI221_X2)
     1    2.64    0.04    0.07    0.55 ^ _0789_/ZN (AOI221_X2)
                                         _0224_ (net)
                  0.04    0.00    0.55 ^ _0790_/B (XOR2_X1)
     1    1.08    0.02    0.05    0.60 ^ _0790_/Z (XOR2_X1)
                                         _0225_ (net)
                  0.02    0.00    0.60 ^ _0792_/A (MUX2_X1)
     1    1.70    0.01    0.04    0.64 ^ _0792_/Z (MUX2_X1)
                                         _0227_ (net)
                  0.01    0.00    0.64 ^ _0793_/A2 (NOR2_X1)
     1    1.10    0.01    0.01    0.65 v _0793_/ZN (NOR2_X1)
                                         _0006_ (net)
                  0.01    0.00    0.65 v count[3]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.65   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ count[3]$_SDFFE_PN0P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_en (input port clocked by core_clock)
Endpoint: count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.16    0.00    0.00    0.20 ^ wr_en (in)
                                         wr_en (net)
                  0.00    0.00    0.20 ^ input2/A (BUF_X1)
     1    2.05    0.01    0.02    0.22 ^ input2/Z (BUF_X1)
                                         net2 (net)
                  0.01    0.00    0.22 ^ _0585_/A (INV_X1)
     1    6.06    0.01    0.01    0.23 v _0585_/ZN (INV_X1)
                                         _0155_ (net)
                  0.01    0.00    0.23 v _0586_/A (AOI21_X4)
     7   13.31    0.03    0.05    0.28 ^ _0586_/ZN (AOI21_X4)
                                         _0156_ (net)
                  0.03    0.00    0.28 ^ _0587_/A (BUF_X4)
    10   36.98    0.02    0.04    0.32 ^ _0587_/Z (BUF_X4)
                                         _0557_ (net)
                  0.02    0.00    0.32 ^ _0996_/A (HA_X1)
     3    8.42    0.02    0.05    0.38 ^ _0996_/CO (HA_X1)
                                         _0554_ (net)
                  0.02    0.00    0.38 ^ _0594_/A (INV_X2)
     5   15.40    0.01    0.02    0.40 v _0594_/ZN (INV_X2)
                                         _0572_ (net)
                  0.01    0.00    0.40 v _1002_/B (HA_X1)
     1    0.92    0.01    0.05    0.45 v _1002_/S (HA_X1)
                                         _0574_ (net)
                  0.01    0.00    0.45 v _0788_/A2 (AND2_X1)
     1    3.25    0.01    0.03    0.49 v _0788_/ZN (AND2_X1)
                                         _0223_ (net)
                  0.01    0.00    0.49 v _0789_/B1 (AOI221_X2)
     1    2.64    0.04    0.07    0.55 ^ _0789_/ZN (AOI221_X2)
                                         _0224_ (net)
                  0.04    0.00    0.55 ^ _0790_/B (XOR2_X1)
     1    1.08    0.02    0.05    0.60 ^ _0790_/Z (XOR2_X1)
                                         _0225_ (net)
                  0.02    0.00    0.60 ^ _0792_/A (MUX2_X1)
     1    1.70    0.01    0.04    0.64 ^ _0792_/Z (MUX2_X1)
                                         _0227_ (net)
                  0.01    0.00    0.64 ^ _0793_/A2 (NOR2_X1)
     1    1.10    0.01    0.01    0.65 v _0793_/ZN (NOR2_X1)
                                         _0006_ (net)
                  0.01    0.00    0.65 v count[3]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.65   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ count[3]$_SDFFE_PN0P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.10752414911985397

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5416

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
12.21817684173584

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8848

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ count[2]$_SDFFE_PN0P_/CK (DFF_X2)
   0.10    0.10 v count[2]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.12 v _0582_/Z (BUF_X4)
   0.04    0.16 ^ _0589_/ZN (NOR2_X1)
   0.03    0.19 v _0590_/ZN (NAND3_X2)
   0.03    0.22 ^ _0592_/ZN (NAND2_X1)
   0.05    0.27 ^ _0593_/Z (CLKBUF_X3)
   0.05    0.32 ^ _0996_/CO (HA_X1)
   0.02    0.34 v _0594_/ZN (INV_X2)
   0.05    0.39 v _1002_/S (HA_X1)
   0.03    0.43 v _0788_/ZN (AND2_X1)
   0.07    0.49 ^ _0789_/ZN (AOI221_X2)
   0.05    0.54 ^ _0790_/Z (XOR2_X1)
   0.04    0.58 ^ _0792_/Z (MUX2_X1)
   0.01    0.59 v _0793_/ZN (NOR2_X1)
   0.00    0.59 v count[3]$_SDFFE_PN0P_/D (DFF_X2)
           0.59   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ count[3]$_SDFFE_PN0P_/CK (DFF_X2)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.59   data arrival time
---------------------------------------------------------
           0.37   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: data_out[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ data_out[3]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v data_out[3]$_SDFFE_PN0P_/Q (DFF_X1)
   0.02    0.10 ^ _0890_/ZN (NAND3_X1)
   0.01    0.11 v _0891_/ZN (NAND2_X1)
   0.00    0.11 v data_out[3]$_SDFFE_PN0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ data_out[3]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.6486

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.3102

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
47.826087

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.47e-03   1.30e-04   1.17e-05   1.61e-03  54.2%
Combinational          8.47e-04   4.93e-04   1.62e-05   1.36e-03  45.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.31e-03   6.22e-04   2.79e-05   2.96e-03 100.0%
                          78.1%      21.0%       0.9%
