<a href="https://github.com/divyanshmishra1">
  <img width=100% src="https://capsule-render.vercel.app/api?type=waving&color=gradient&customColorList=12&height=180&section=header&text=VLSI%20Design%20Engineer&fontSize=50&fontColor=fff&animation=fadeIn&fontAlignY=38"/>
</a>

<div align="center">
 <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&size=22&duration=2500&pause=800&center=true&vCenter=true&multiline=true&width=650&height=100&lines=Hi%2C+I+am+Divyansh+Mishra;ECE+Undergrad+at+IIIT+Dharwad;Aspiring+VLSI+Engineer+%7C+FPGA+and+EDA+Explorer">
</div>

<br>

<img align="right" alt="Chip Design" width="400" src="https://media.giphy.com/media/3oKIPnAiaMCws8nOsE/giphy.gif">

## üßëüèª‚Äçüíª About Me

**Electronics & Communication Engineering @ IIIT Dharwad**

Passionate **VLSI Design Engineer** specializing in **Digital IC Design, RTL Development, and ASIC/FPGA Implementation**. I am a dedicated explorer of **FPGA and EDA tools**, contributing actively to **India's semiconductor revolution** through innovative chip design.

<p align="left"> 
  <img src="https://komarev.com/ghpvc/?username=divyanshmishra1&label=Profile%20views&color=2ECC71&style=for-the-badge" alt="divyanshmishra1" /> 
  <a href="https://github.com/divyanshmishra1?tab=followers">
    <img alt="followers" title="Follow me on Github" src="https://custom-icon-badges.demolab.com/github/followers/divyanshmishra1?color=236ad3&labelColor=1155ba&style=for-the-badge&logo=person-add&label=Follow&logoColor=white"/>
  </a>
  <a href="https://github.com/divyanshmishra1?tab=repositories&sort=stargazers">
    <img alt="total stars" title="Total stars on GitHub" src="https://custom-icon-badges.demolab.com/github/stars/divyanshmishra1?color=55960c&style=for-the-badge&labelColor=488207&logo=star"/>
  </a>
</p>

### Current Focus
- Advanced **VLSI Design & Verification**
- **Low Power Design** & **DFT**
- **Physical Design** & **Timing Closure**
- **SoC Architecture** & **Integration**

<br clear="right"/>

---

## üß∞ Languages and Tools

### Hardware Description Languages
<p>
<img src="https://img.shields.io/badge/Verilog-2ECC71?style=for-the-badge&logo=v&logoColor=white" alt="Verilog">
<img src="https://img.shields.io/badge/SystemVerilog-27AE60?style=for-the-badge&logo=v&logoColor=white" alt="SystemVerilog">
<img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white" alt="C">
<img src="https://img.shields.io/badge/C++-004482?style=for-the-badge&logo=cplusplus&logoColor=white" alt="C++">
<img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" alt="Python">
<img src="https://img.shields.io/badge/Tcl-00599C?style=for-the-badge" alt="TCL">
</p>

### EDA Tools - Synopsys
<p>
<img src="https://img.shields.io/badge/Design_Compiler-8B0000?style=for-the-badge" alt="Design Compiler">
<img src="https://img.shields.io/badge/VCS-A52A2A?style=for-the-badge" alt="VCS">
<img src="https://img.shields.io/badge/ICC2-B22222?style=for-the-badge" alt="ICC2">
<img src="https://img.shields.io/badge/PrimeTime-CD5C5C?style=for-the-badge" alt="PrimeTime">
<img src="https://img.shields.io/badge/Sentaurus-B22222?style=for-the-badge" alt="Sentaurus">
<img src="https://img.shields.io/badge/HSpice-CD5C5C?style=for-the-badge" alt="HSpice">
</p>

### EDA Tools - Cadence
<p>
<img src="https://img.shields.io/badge/Genus-B22222?style=for-the-badge" alt="Genus">
<img src="https://img.shields.io/badge/Tempus-CD5C5C?style=for-the-badge" alt="Tempus">
<img src="https://img.shields.io/badge/Innovus-8B4513?style=for-the-badge" alt="Innovus">
<img src="https://img.shields.io/badge/Virtuoso-A0522D?style=for-the-badge" alt="Virtuoso">
</p>

### Simulation & Other Tools
<p>
<img src="https://img.shields.io/badge/LTspice-8E44AD?style=for-the-badge" alt="LTspice">
<img src="https://img.shields.io/badge/MATLAB-FF8C00?style=for-the-badge" alt="MATLAB">
<img src="https://img.shields.io/badge/Simulink-FF6F00?style=for-the-badge" alt="Simulink">
</p>

### Core Interests
<p>
<img src="https://img.shields.io/badge/VLSI-3498DB?style=for-the-badge" alt="VLSI">
<img src="https://img.shields.io/badge/Embedded_Systems_%26_IoT-2980B9?style=for-the-badge" alt="Embedded Systems & IoT">
<img src="https://img.shields.io/badge/Semiconductor_Devices-1F618D?style=for-the-badge" alt="Semiconductor Devices">
<img src="https://img.shields.io/badge/Robotics-21618C?style=for-the-badge" alt="Robotics">
</p>

---

##  Featured Projects

* **SIDHARUD1: Multi-Mode Accelerator Chip with Peripheral Interface Support**
  * *Focus: Custom ASIC development, Digital RTL design, SoC integration*
* **Custom Memory Design and Verification**
  * *Focus: Memory architecture, Verification methodology, Functional coverage*
* **Custom Processor Design and Implementation**
  * *Focus: Computer Architecture, RISC/ARM principles, Pipelining, Verilog implementation*
* **Smart Water Management System**
  * *Focus: IoT, Embedded C, Sensor interfacing, Real-time data logging*
* **Line Follower Robot**
  * *Focus: Embedded Systems, Control Systems, Microcontrollers*
* **Speech-to-Text FPGA System**
  * *Focus: Real-time speech recognition, FPGA implementation, DSP*
* **Fire Detection Drone**
  * *Focus: Autonomous systems, Computer Vision, Embedded Linux*

---
## üìä GitHub Statistics

<div align="center">
  <img width="49%" src="https://github-readme-stats.vercel.app/api?username=divyanshmishra1&show_icons=true&theme=radical&include_all_commits=true&count_private=true&hide_border=true&bg_color=0D1117&title_color=2ECC71&icon_color=2ECC71&text_color=C9D1D9"/>
  <img width="49%" src="https://github-readme-streak-stats.herokuapp.com/?user=divyanshmishra1&theme=radical&hide_border=true&background=0D1117&ring=2ECC71&fire=2ECC71&currStreakLabel=2ECC71" />
</div>

<div align="center">
  <img width="49%" src="https://github-readme-stats.vercel.app/api/top-langs/?username=divyanshmishra1&layout=compact&theme=radical&hide_border=true&bg_color=0D1117&title_color=2ECC71&text_color=C9D1D9&langs_count=8" />
  <img width="49%" src="http://github-profile-summary-cards.vercel.app/api/cards/productive-time?username=divyanshmishra1&utcOffset=+5.5&theme=radical" />
</div>

<p align="center">
  <img src="https://github-profile-trophy.vercel.app/?username=divyanshmishra1&theme=radical&no-frame=true&no-bg=true&row=1&column=7" />
</p>

<p align="center">
  <img src="https://github-readme-activity-graph.vercel.app/graph?username=divyanshmishra1&custom_title=Contribution%20Graph&bg_color=0D1117&color=2ECC71&line=2ECC71&point=FFFFFF&area_color=0D1117&title_color=FFFFFF&area=true&hide_border=true" />
</p>

---

## üåê Connect With Me

<p align="center">
<a href="https://www.linkedin.com/in/divyansh-mishra-203664241/" target="_blank">
  <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn"/>
</a>
<a href="https://www.linkedin.com/in/divyansh-mishra-203664241/" target="_blank">
  <img src="https://img.shields.io/badge/Twitter-1DA1F2?style=for-the-badge&logo=twitter&logoColor=white" alt="Twitter"/>
</a>
<a href="https://www.linkedin.com/in/divyansh-mishra-203664241/" target="_blank">
  <img src="https://img.shields.io/badge/Instagram-E4405F?style=for-the-badge&logo=instagram&logoColor=white" alt="Instagram"/>
</a>
<a href="https://www.linkedin.com/in/divyansh-mishra-203664241/" target="_blank">
  <img src="https://img.shields.io/badge/Facebook-1877F2?style=for-the-badge&logo=facebook&logoColor=white" alt="Facebook"/>
</a>
</p>

---

<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&customColorList=12&height=100&section=footer" />
</p>

<div align="center">
 
  
  ### "In VLSI, we make small things do extraordinary work"
</div>
