library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee. std_logic_1164.all;
use ieee. std_logic_unsigned.all;

entity FF_D is 
	port (D,clock: in std_logic;
			Q: out std_logic);
end FF_D;
		
architecture behavioral of FF_D is
	begin
		process (clock)
			if rising_edge(clock) then
			Q <= D;
			end if;
		end process
end behavioral;		