{
  "abstract" : "The type that defines feature registers.",
  "codeExamples" : [

  ],
  "conformsTo" : [
    "BitwiseCopyable",
    "Equatable",
    "Hashable",
    "RawRepresentable",
    "Sendable"
  ],
  "contentHash" : "071ee3cadae4d50174486b1a94f24febecea4d45a250a9f9fcec6dcdc5b54b4e",
  "crawledAt" : "2025-12-05T20:00:15Z",
  "declaration" : {
    "code" : "struct hv_feature_reg_t",
    "language" : "swift"
  },
  "id" : "253E7577-102E-4FBE-899E-13EDCDC4E843",
  "kind" : "struct",
  "language" : "swift",
  "module" : "Hypervisor",
  "platforms" : [
    "macOS"
  ],
  "rawMarkdown" : "---\nsource: https:\/\/developer.apple.com\/documentation\/Hypervisor\/hv_feature_reg_t\ncrawled: 2025-12-05T20:00:15Z\n---\n\n# hv_feature_reg_t\n\n**Structure**\n\nThe type that defines feature registers.\n\n## Declaration\n\n```swift\nstruct hv_feature_reg_t\n```\n\n## Feature Registers\n\n- **HV_FEATURE_REG_ID_AA64DFR0_EL1**: The value that identifies debug feature register 0, EL1 (DFR0_EL1).\n- **HV_FEATURE_REG_ID_AA64DFR1_EL1**: The value that identifies debug feature register 1, EL1 (DFR1_EL1).\n- **HV_FEATURE_REG_ID_AA64ISAR0_EL1**: The value that identifies instruction set attribute register 0, EL1 (ISAR0_EL1).\n- **HV_FEATURE_REG_ID_AA64ISAR1_EL1**: The value that identifies instruction set attribute register 1, EL1 (ISAR_EL1).\n- **HV_FEATURE_REG_ID_AA64MMFR0_EL1**: The value that identifies memory model feature register 0, EL1(MMFR0_EL1).\n- **HV_FEATURE_REG_ID_AA64MMFR1_EL1**: The value that identifies memory model feature register 1, EL1 (MMFR1_EL1).\n- **HV_FEATURE_REG_ID_AA64MMFR2_EL1**: The value that identifies memory model feature register 2, EL1 (MMFR2_EL1).\n- **HV_FEATURE_REG_ID_AA64PFR0_EL1**: The value that identifies processor feature register 0, EL1 (PFR0_EL1).\n- **HV_FEATURE_REG_ID_AA64PFR1_EL1**: The value that identifies processor feature register 1, EL1 (PFR1_EL1).\n- **HV_FEATURE_REG_CLIDR_EL1**: The value that describes Cache Level ID Register, EL1.\n- **HV_FEATURE_REG_CTR_EL0**: The value that describes Cache Type Register, EL0.\n- **HV_FEATURE_REG_DCZID_EL0**: The value that describes Data Cache Zero ID Register, EL0.\n- **HV_FEATURE_REG_ID_AA64SMFR0_EL1**: The value that describes Scalable Matrix Extension (SME) Feature ID Register 0.\n- **HV_FEATURE_REG_ID_AA64ZFR0_EL1**: The value that describes Scalable Vector Extension instruction (SVE) Feature ID register 0.\n\n## Instance properties\n\n- **rawValue**: A 32-bit unsigned integer that represents the hardware feature registers.\n\n## Initializers\n\n- **init(_:)**: Creates a new instance of the hardware feature registers.\n- **init(rawValue:)**: Creates a new instance of the hardware feature registers.\n\n## Configuration\n\n- **hv_vcpu_config_create()**: Creates a vCPU configuration object.\n- **hv_vcpu_config_get_feature_reg(_:_:_:)**: Gets the value of a feature register.\n- **hv_vcpu_config_get_ccsidr_el1_sys_reg_values(_:_:_:)**: Returns the Cache Size ID Register (CCSIDR_EL1) values for the vCPU configuration and cache type you specify.\n- **hv_vcpu_config_t**: The type that defines a vCPU configuration.\n- **OS_hv_vcpu_config**: Configuration for a virtual CPU.\n\n## Conforms To\n\n- BitwiseCopyable\n- Equatable\n- Hashable\n- RawRepresentable\n- Sendable\n\n",
  "sections" : [
    {
      "content" : "",
      "items" : [
        {
          "description" : "The value that identifies debug feature register 0, EL1 (DFR0_EL1).",
          "name" : "HV_FEATURE_REG_ID_AA64DFR0_EL1",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_FEATURE_REG_ID_AA64DFR0_EL1"
        },
        {
          "description" : "The value that identifies debug feature register 1, EL1 (DFR1_EL1).",
          "name" : "HV_FEATURE_REG_ID_AA64DFR1_EL1",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_FEATURE_REG_ID_AA64DFR1_EL1"
        },
        {
          "description" : "The value that identifies instruction set attribute register 0, EL1 (ISAR0_EL1).",
          "name" : "HV_FEATURE_REG_ID_AA64ISAR0_EL1",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_FEATURE_REG_ID_AA64ISAR0_EL1"
        },
        {
          "description" : "The value that identifies instruction set attribute register 1, EL1 (ISAR_EL1).",
          "name" : "HV_FEATURE_REG_ID_AA64ISAR1_EL1",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_FEATURE_REG_ID_AA64ISAR1_EL1"
        },
        {
          "description" : "The value that identifies memory model feature register 0, EL1(MMFR0_EL1).",
          "name" : "HV_FEATURE_REG_ID_AA64MMFR0_EL1",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_FEATURE_REG_ID_AA64MMFR0_EL1"
        },
        {
          "description" : "The value that identifies memory model feature register 1, EL1 (MMFR1_EL1).",
          "name" : "HV_FEATURE_REG_ID_AA64MMFR1_EL1",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_FEATURE_REG_ID_AA64MMFR1_EL1"
        },
        {
          "description" : "The value that identifies memory model feature register 2, EL1 (MMFR2_EL1).",
          "name" : "HV_FEATURE_REG_ID_AA64MMFR2_EL1",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_FEATURE_REG_ID_AA64MMFR2_EL1"
        },
        {
          "description" : "The value that identifies processor feature register 0, EL1 (PFR0_EL1).",
          "name" : "HV_FEATURE_REG_ID_AA64PFR0_EL1",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_FEATURE_REG_ID_AA64PFR0_EL1"
        },
        {
          "description" : "The value that identifies processor feature register 1, EL1 (PFR1_EL1).",
          "name" : "HV_FEATURE_REG_ID_AA64PFR1_EL1",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_FEATURE_REG_ID_AA64PFR1_EL1"
        },
        {
          "description" : "The value that describes Cache Level ID Register, EL1.",
          "name" : "HV_FEATURE_REG_CLIDR_EL1",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_FEATURE_REG_CLIDR_EL1"
        },
        {
          "description" : "The value that describes Cache Type Register, EL0.",
          "name" : "HV_FEATURE_REG_CTR_EL0",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_FEATURE_REG_CTR_EL0"
        },
        {
          "description" : "The value that describes Data Cache Zero ID Register, EL0.",
          "name" : "HV_FEATURE_REG_DCZID_EL0",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_FEATURE_REG_DCZID_EL0"
        },
        {
          "description" : "The value that describes Scalable Matrix Extension (SME) Feature ID Register 0.",
          "name" : "HV_FEATURE_REG_ID_AA64SMFR0_EL1",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_FEATURE_REG_ID_AA64SMFR0_EL1"
        },
        {
          "description" : "The value that describes Scalable Vector Extension instruction (SVE) Feature ID register 0.",
          "name" : "HV_FEATURE_REG_ID_AA64ZFR0_EL1",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/HV_FEATURE_REG_ID_AA64ZFR0_EL1"
        }
      ],
      "title" : "Feature Registers"
    },
    {
      "content" : "",
      "items" : [
        {
          "description" : "A 32-bit unsigned integer that represents the hardware feature registers.",
          "name" : "rawValue",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/hv_feature_reg_t\/rawValue"
        }
      ],
      "title" : "Instance properties"
    },
    {
      "content" : "",
      "items" : [
        {
          "description" : "Creates a new instance of the hardware feature registers.",
          "name" : "init(_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/hv_feature_reg_t\/init(_:)"
        },
        {
          "description" : "Creates a new instance of the hardware feature registers.",
          "name" : "init(rawValue:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/hv_feature_reg_t\/init(rawValue:)"
        }
      ],
      "title" : "Initializers"
    },
    {
      "content" : "",
      "items" : [
        {
          "description" : "Creates a vCPU configuration object.",
          "name" : "hv_vcpu_config_create()",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/hv_vcpu_config_create()"
        },
        {
          "description" : "Gets the value of a feature register.",
          "name" : "hv_vcpu_config_get_feature_reg(_:_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/hv_vcpu_config_get_feature_reg(_:_:_:)"
        },
        {
          "description" : "Returns the Cache Size ID Register (CCSIDR_EL1) values for the vCPU configuration and cache type you specify.",
          "name" : "hv_vcpu_config_get_ccsidr_el1_sys_reg_values(_:_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/hv_vcpu_config_get_ccsidr_el1_sys_reg_values(_:_:_:)"
        },
        {
          "description" : "The type that defines a vCPU configuration.",
          "name" : "hv_vcpu_config_t",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/hv_vcpu_config_t"
        },
        {
          "description" : "Configuration for a virtual CPU.",
          "name" : "OS_hv_vcpu_config",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/OS_hv_vcpu_config"
        }
      ],
      "title" : "Configuration"
    }
  ],
  "source" : "appleJSON",
  "title" : "hv_feature_reg_t",
  "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/hv_feature_reg_t"
}