
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001196                       # Number of seconds simulated
sim_ticks                                  1196252070                       # Number of ticks simulated
final_tick                               449091331710                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 205023                       # Simulator instruction rate (inst/s)
host_op_rate                                   265191                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36874                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344556                       # Number of bytes of host memory used
host_seconds                                 32441.94                       # Real time elapsed on the host
sim_insts                                  6651331228                       # Number of instructions simulated
sim_ops                                    8603316991                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        24576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        45312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        43776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        17920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        44800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        23936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        76544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        23808                       # Number of bytes read from this memory
system.physmem.bytes_read::total               325888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           25216                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       113408                       # Number of bytes written to this memory
system.physmem.bytes_written::total            113408                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          192                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          354                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          342                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          140                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          350                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          187                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          598                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          186                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2546                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             886                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  886                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2675021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20544165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2996024                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37878304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2889023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     36594294                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2782022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14980120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2996024                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     37450301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2675021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     20009161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2568021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     63986514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1498012                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     19902160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               272424189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2675021                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2996024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2889023                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2782022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2996024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2675021                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2568021                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1498012                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           21079169                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          94802762                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               94802762                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          94802762                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2675021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20544165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2996024                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37878304                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2889023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     36594294                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2782022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14980120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2996024                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     37450301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2675021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     20009161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2568021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     63986514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1498012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     19902160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              367226951                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2868711                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221402                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196023                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19091                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       141383                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137621                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13579                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          619                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2300609                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1255268                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221402                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151200                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278088                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62314                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         35477                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140339                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18516                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2657277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.532827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.788188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2379189     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41238      1.55%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21592      0.81%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40447      1.52%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13420      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37437      1.41%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            5954      0.22%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10484      0.39%     95.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107516      4.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2657277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077178                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.437572                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2223036                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       113878                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277355                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          320                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         42682                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21996                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1410813                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1769                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         42682                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2231649                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          74945                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        15030                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           270671                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        22294                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1407926                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1100                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        20260                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1851845                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6389147                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6389147                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478065                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          373753                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          203                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          109                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40103                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42567                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          266                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9392                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1398844                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          206                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1300454                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1250                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       266243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       564182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2657277                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.489393                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.106230                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2085498     78.48%     78.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       189978      7.15%     85.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       179456      6.75%     92.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       110683      4.17%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58225      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15169      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17474      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          426      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          368      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2657277                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2354     57.57%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           961     23.50%     81.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          774     18.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1023069     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10490      0.81%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       224834     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        41966      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1300454                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.453323                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4089                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003144                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5263523                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1665313                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1265678                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1304543                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1054                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        52879                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1680                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         42682                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          36897                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         2852                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1399053                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           72                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248177                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42567                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           497                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11355                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8800                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20155                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1282060                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221176                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18393                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263121                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194474                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             41945                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.446912                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1266243                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1265678                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           764801                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1689202                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.441201                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452759                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129674                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       269436                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18776                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2614595                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.432065                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.300162                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2192206     83.84%     83.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       166802      6.38%     90.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106765      4.08%     94.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33213      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55170      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11194      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7215      0.28%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6477      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35553      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2614595                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129674                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236185                       # Number of memory references committed
system.switch_cpus0.commit.loads               195298                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173315                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988112                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35553                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3978139                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2840951                       # The number of ROB writes
system.switch_cpus0.timesIdled                  50745                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 211434                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.868708                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.868708                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348589                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348589                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5948189                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1655336                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1486405                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           198                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2868711                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          224062                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       201766                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        13535                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        88797                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           78123                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           12166                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          622                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2355333                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1405588                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             224062                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        90289                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               277103                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          43178                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         56161                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           136948                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        13387                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2717914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.607480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.939783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2440811     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            9595      0.35%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           20299      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            8363      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           45191      1.66%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           40761      1.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7674      0.28%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           16576      0.61%     95.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          128644      4.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2717914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078105                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.489972                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2341904                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        70077                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           275859                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          972                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         29093                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        19813                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1647466                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1364                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         29093                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2344980                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          46746                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        15038                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           273861                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8187                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1645014                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          3175                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         3208                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          110                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1938239                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7741855                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7741855                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1679293                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          258934                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          201                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          108                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            22488                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       385532                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       193657                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1835                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         9649                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1639167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          203                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1563652                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1128                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       150098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       365723                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2717914                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575313                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.372567                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2161807     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       167101      6.15%     85.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       136581      5.03%     90.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        58944      2.17%     92.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        74739      2.75%     95.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        72260      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        41104      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3347      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2031      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2717914                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3914     11.03%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         30656     86.40%     97.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          911      2.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       983551     62.90%     62.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        13572      0.87%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       373598     23.89%     87.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       192839     12.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1563652                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.545071                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              35481                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022691                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5881827                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1789532                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1548017                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1599133                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2738                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        19049                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2054                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          137                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         29093                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          42430                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         2055                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1639378                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       385532                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       193657                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          109                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1392                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         7095                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         8415                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        15510                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1551135                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       372021                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        12517                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              564817                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          203054                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            192796                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.540708                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1548153                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1548017                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           837057                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1651370                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.539621                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.506886                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1247417                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1465867                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       173719                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        13593                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2688821                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.545171                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.367545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2156430     80.20%     80.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       194870      7.25%     87.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        91133      3.39%     90.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        90052      3.35%     94.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        24225      0.90%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       104592      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7898      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5641      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        13980      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2688821                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1247417                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1465867                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                558079                       # Number of memory references committed
system.switch_cpus1.commit.loads               366476                       # Number of loads committed
system.switch_cpus1.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            193630                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1303427                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        14188                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        13980                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4314414                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3308290                       # The number of ROB writes
system.switch_cpus1.timesIdled                  53251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 150797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1247417                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1465867                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1247417                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.299721                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.299721                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.434835                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.434835                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         7661141                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1801593                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1953307                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2868711                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          223508                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       201271                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        13741                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        90281                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           78137                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           12262                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          625                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2358923                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1403123                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             223508                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        90399                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               276883                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          43330                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         52272                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           137320                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        13627                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2717350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.606551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.937573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2440467     89.81%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            9612      0.35%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20208      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            8388      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           45472      1.67%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           40742      1.50%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7807      0.29%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           16652      0.61%     95.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          128002      4.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2717350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077912                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.489113                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2345558                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        66089                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           275740                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          909                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         29045                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        19778                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1644815                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         29045                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2348573                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          44678                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        13308                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           273767                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         7970                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1642819                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          3042                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         3103                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           40                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1935612                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7733223                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7733223                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1679081                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          256514                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          195                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          102                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            22007                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       385171                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       193521                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1741                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         9469                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1637627                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1563978                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1058                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       147972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       357028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2717350                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575553                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.372869                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2161308     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       166851      6.14%     85.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       136743      5.03%     90.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        58902      2.17%     92.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        74597      2.75%     95.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        72469      2.67%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        41179      1.52%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3280      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2021      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2717350                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3960     11.14%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         30680     86.32%     97.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          902      2.54%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       984186     62.93%     62.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        13568      0.87%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       373359     23.87%     87.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       192773     12.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1563978                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.545185                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              35542                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022725                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5881906                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1785858                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1548288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1599520                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2684                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        18778                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1963                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         29045                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          40528                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1988                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1637828                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           48                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       385171                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       193521                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          103                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         7251                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         8484                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        15735                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1551253                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       371794                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        12725                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              564526                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          203012                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            192732                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.540749                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1548422                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1548288                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           837308                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1653598                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.539716                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.506355                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1247214                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1465637                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       172341                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        13787                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2688305                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.545190                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.367648                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2156091     80.20%     80.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       194796      7.25%     87.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        91092      3.39%     90.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        89893      3.34%     94.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        24235      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       104703      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7877      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         5683      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        13935      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2688305                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1247214                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1465637                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                557940                       # Number of memory references committed
system.switch_cpus2.commit.loads               366385                       # Number of loads committed
system.switch_cpus2.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            193603                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1303224                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        14188                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        13935                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4312335                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3305029                       # The number of ROB writes
system.switch_cpus2.timesIdled                  53491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 151361                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1247214                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1465637                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1247214                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.300095                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.300095                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.434765                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.434765                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         7662313                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1802149                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1950706                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2868711                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          236440                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       193387                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        24838                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        96340                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           90690                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           23971                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1137                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2270555                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1324350                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             236440                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       114661                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               275011                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          68848                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         49140                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           140511                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24698                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2638429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.963806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2363418     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           12749      0.48%     90.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           19921      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           26861      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           28148      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           23932      0.91%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           12787      0.48%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20281      0.77%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          130332      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2638429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082420                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.461653                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2247388                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        72818                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           274340                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          388                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         43489                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        38797                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1623174                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         43489                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2253937                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          15282                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        43149                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           268198                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        14369                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1621549                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1842                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         6342                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2263938                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7539245                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7539245                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1929735                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          334203                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          392                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            45079                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       152548                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        81369                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          909                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        21048                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1618217                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          394                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1526141                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          324                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       197948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       480442                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2638429                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578428                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270048                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1991745     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       266948     10.12%     85.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       134861      5.11%     90.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       101085      3.83%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        78890      2.99%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        32276      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        20555      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        10606      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1463      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2638429                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            329     12.15%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           979     36.15%     48.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1400     51.70%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1283976     84.13%     84.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        22712      1.49%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          189      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       138298      9.06%     94.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        80966      5.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1526141                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.531995                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2708                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001774                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5693743                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1816573                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1501278                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1528849                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3081                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27163                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1586                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         43489                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12050                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1465                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1618618                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       152548                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        81369                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          202                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1264                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        13569                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14474                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        28043                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1503576                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       130008                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22565                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              210955                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          213050                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             80947                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524129                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1501362                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1501278                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           862695                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2323762                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523328                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371249                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1124737                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1383953                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       234674                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          385                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        24926                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2594940                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533328                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378508                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2025430     78.05%     78.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       283241     10.92%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       106087      4.09%     93.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        50396      1.94%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        43802      1.69%     96.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        24712      0.95%     97.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        20969      0.81%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9656      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        30647      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2594940                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1124737                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1383953                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                205168                       # Number of memory references committed
system.switch_cpus3.commit.loads               125385                       # Number of loads committed
system.switch_cpus3.commit.membars                192                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            199525                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1246958                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        28498                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        30647                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4182907                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3280752                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36278                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 230282                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1124737                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1383953                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1124737                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.550562                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.550562                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392071                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392071                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6765869                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2093367                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1504140                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           384                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2868711                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          223185                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       200917                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        13796                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       100670                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           78141                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12146                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          609                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2356800                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1400795                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             223185                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        90287                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               276560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          43380                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         54009                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           137217                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        13653                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2716633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.936763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2440073     89.82%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            9636      0.35%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20326      0.75%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            8442      0.31%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           45126      1.66%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           40677      1.50%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7897      0.29%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           16519      0.61%     95.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          127937      4.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2716633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077800                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.488301                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2343198                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        68082                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           275356                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          950                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         29038                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        19807                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          227                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1642568                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         29038                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2346237                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          46378                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        13455                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           273356                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8160                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1640284                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          3142                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         3113                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           85                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1933538                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7720263                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7720263                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1676349                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          257170                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          195                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          102                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            22610                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       384291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       192899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1753                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         9314                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1634523                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1560710                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1141                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       147626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       357802                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2716633                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.574502                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.371302                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2161276     79.56%     79.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       167009      6.15%     85.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       136365      5.02%     90.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        59007      2.17%     92.90% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        74510      2.74%     95.64% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        72140      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        41043      1.51%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3312      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1971      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2716633                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3923     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         30546     86.33%     97.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          913      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       982631     62.96%     62.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        13549      0.87%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       372294     23.85%     87.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       192144     12.31%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1560710                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.544046                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              35382                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022670                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5874576                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1782408                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1544928                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1596092                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2790                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        19088                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1936                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         29038                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          42060                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         2012                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1634725                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           46                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       384291                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       192899                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          103                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1340                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         7365                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        15787                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1548049                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       370766                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        12661                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              562860                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          202753                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            192094                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.539632                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1545067                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1544928                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           835631                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1649849                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.538544                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.506489                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1244601                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1462667                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       172176                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        13846                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2687595                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.544229                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.366526                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2156292     80.23%     80.23% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       194524      7.24%     87.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91021      3.39%     90.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        89714      3.34%     94.19% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        24296      0.90%     95.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       104257      3.88%     98.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7886      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5666      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        13939      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2687595                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1244601                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1462667                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                556159                       # Number of memory references committed
system.switch_cpus4.commit.loads               365196                       # Number of loads committed
system.switch_cpus4.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            193246                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1300611                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        14188                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        13939                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4308486                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3298747                       # The number of ROB writes
system.switch_cpus4.timesIdled                  53458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 152078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1244601                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1462667                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1244601                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.304924                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.304924                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.433854                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.433854                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         7644876                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1798736                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1946561                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2868711                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          221338                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       196011                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        19152                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       141182                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          137690                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           13565                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          620                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2303005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1255342                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             221338                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       151255                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               278066                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          62483                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         34512                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           140489                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        18586                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2658793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.532498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.787557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2380727     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           41143      1.55%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           21656      0.81%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           40418      1.52%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13488      0.51%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           37419      1.41%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5988      0.23%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           10515      0.40%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          107439      4.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2658793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077156                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.437598                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2219932                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       118412                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           277359                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          295                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         42789                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        21958                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1410748                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1760                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         42789                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2229094                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          78094                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        15107                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           270376                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        23327                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1407852                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1009                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        21422                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1852103                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6389120                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6389120                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1476811                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          375263                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          202                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          108                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            41570                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       248099                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        42522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          270                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         9389                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1398684                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          206                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1300111                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1226                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       266968                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       565334                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2658793                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.488985                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.105821                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      2086870     78.49%     78.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       190746      7.17%     85.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       178569      6.72%     92.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       111058      4.18%     96.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        58132      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        15164      0.57%     99.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17454      0.66%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          419      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          381      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2658793                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2351     57.66%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           951     23.33%     80.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          775     19.01%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1022811     78.67%     78.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        10480      0.81%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       224803     17.29%     96.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        41922      3.22%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1300111                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.453204                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               4077                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003136                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5264318                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1665878                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1265168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1304188                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1032                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        52887                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1674                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         42789                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          37292                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         3058                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1398898                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           66                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       248099                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        42522                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           488                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11442                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8791                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        20233                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1281489                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       221045                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        18622                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              262950                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          194292                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             41905                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.446712                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1265709                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1265168                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           764410                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1688354                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.441023                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.452755                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       999285                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1128783                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       270155                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          198                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        18837                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2616004                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.431491                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.299423                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2194012     83.87%     83.87% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       166596      6.37%     90.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       106706      4.08%     94.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        33099      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        55182      2.11%     97.69% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        11183      0.43%     98.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7257      0.28%     98.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         6459      0.25%     98.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        35510      1.36%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2616004                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       999285                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1128783                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                236050                       # Number of memory references committed
system.switch_cpus5.commit.loads               195208                       # Number of loads committed
system.switch_cpus5.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            173176                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           987325                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        14511                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        35510                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3979419                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2840726                       # The number of ROB writes
system.switch_cpus5.timesIdled                  50554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 209918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             999285                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1128783                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       999285                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.870764                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.870764                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.348339                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.348339                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5945883                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1654891                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1486397                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           198                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2868711                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          224259                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       182908                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        23490                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        91561                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           85804                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           22270                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1026                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2175395                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1324670                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             224259                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       108074                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               271956                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          73449                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         72744                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           135556                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        23532                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2569188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.626430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.992154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2297232     89.41%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           14521      0.57%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           23010      0.90%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           34175      1.33%     92.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           14360      0.56%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           16917      0.66%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           17619      0.69%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           12220      0.48%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          139134      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2569188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078174                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461765                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2146990                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       101933                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           269951                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1604                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         48707                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        36362                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          387                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1604928                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1346                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         48707                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2152579                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          49168                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        35471                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           266146                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        17114                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1601566                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          707                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3356                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         8692                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         1216                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      2191050                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7465295                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7465295                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1809703                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          381344                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            49194                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       161680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        89456                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         4593                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        18474                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1596131                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1489706                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2157                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       243530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       564763                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2569188                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.579835                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.263280                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1933578     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       258105     10.05%     85.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       142554      5.55%     90.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        93877      3.65%     94.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        85296      3.32%     97.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        26087      1.02%     98.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        18909      0.74%     99.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6467      0.25%     99.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4315      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2569188                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            380     10.22%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1614     43.39%     53.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1726     46.40%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1227014     82.37%     82.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        27366      1.84%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          165      0.01%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       147420      9.90%     94.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        87741      5.89%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1489706                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.519295                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3720                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002497                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5554477                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1840092                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1462602                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1493426                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         6831                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        33304                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         5480                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1139                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         48707                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          36050                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         2107                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1596493                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          616                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       161680                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        89456                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          190                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1192                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12718                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        14487                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        27205                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1468170                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       139840                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        21536                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              227416                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          199620                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             87576                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.511787                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1462741                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1462602                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           865122                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2195282                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.509846                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394082                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1084840                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1322907                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       274706                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          333                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        23913                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2520481                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524863                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.376027                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1984651     78.74%     78.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       255158     10.12%     88.86% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       105788      4.20%     93.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        54397      2.16%     95.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        40398      1.60%     96.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        23059      0.91%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        14138      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        11869      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        31023      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2520481                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1084840                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1322907                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                212352                       # Number of memory references committed
system.switch_cpus6.commit.loads               128376                       # Number of loads committed
system.switch_cpus6.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            184040                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1195673                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25792                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        31023                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4087058                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3243947                       # The number of ROB writes
system.switch_cpus6.timesIdled                  38777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 299523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1084840                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1322907                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1084840                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.644363                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.644363                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.378163                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.378163                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6662836                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1998045                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1521453                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           332                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2868710                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          232461                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       190862                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        24778                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        96027                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           89549                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           23298                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1085                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2230991                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1327115                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             232461                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       112847                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               290816                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          70555                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         65884                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           139105                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24482                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2633084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.969353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2342268     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           30752      1.17%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           37001      1.41%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           19705      0.75%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           22265      0.85%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           12934      0.49%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            8841      0.34%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           22557      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          136761      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2633084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081033                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462617                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2212517                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        84993                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           288181                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2372                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         45012                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        37325                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1617635                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2134                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         45012                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2216487                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          21417                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        53299                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           286659                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        10202                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1615399                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2278                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4895                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      2248879                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7518984                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7518984                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1891081                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          357705                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          418                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            29347                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       153699                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        83085                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1884                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17060                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1611451                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1513575                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1687                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       217445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       506538                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2633084                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.574830                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.265750                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1995023     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       257377      9.77%     85.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       137581      5.23%     90.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        95427      3.62%     94.39% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        82999      3.15%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        42221      1.60%     99.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        10623      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         6748      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         5085      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2633084                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            410     12.21%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1432     42.66%     54.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1515     45.13%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1268642     83.82%     83.82% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        23649      1.56%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.38% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          185      0.01%     85.39% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.39% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.39% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.39% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       138713      9.16%     94.56% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        82386      5.44%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1513575                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.527615                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3357                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002218                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5665278                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1829346                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1487315                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1516932                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3608                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        28472                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1909                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         45012                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          16388                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1427                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1611871                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       153699                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        83085                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1025                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        13808                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14218                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        28026                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1489945                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       130416                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        23630                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              212767                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          207759                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             82351                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.519378                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1487403                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1487315                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           886152                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2319083                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.518461                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382113                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1110582                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1362229                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       249620                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        24758                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2588072                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.526349                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.344194                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2031127     78.48%     78.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       258489      9.99%     88.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       108500      4.19%     92.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        64720      2.50%     95.16% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        44810      1.73%     96.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        29034      1.12%     98.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        15452      0.60%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        12062      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        23878      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2588072                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1110582                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1362229                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                206392                       # Number of memory references committed
system.switch_cpus7.commit.loads               125220                       # Number of loads committed
system.switch_cpus7.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            194771                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1228245                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        27696                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        23878                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4176043                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3268781                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36305                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 235626                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1110582                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1362229                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1110582                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.583069                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.583069                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.387136                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.387136                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6720762                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2068023                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1509290                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           372                       # number of misc regfile writes
system.l2.replacements                           2548                       # number of replacements
system.l2.tagsinuse                      32756.643893                       # Cycle average of tags in use
system.l2.total_refs                          1050100                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35304                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.744505                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1283.588913                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.302821                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     98.473330                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     26.787382                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    181.851266                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     25.865542                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    174.124745                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.789458                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     72.331046                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     26.782326                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    177.360131                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     15.287019                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     94.073091                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     23.018216                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    260.897222                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     13.818007                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    102.607962                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3757.976163                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4008.675561                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4020.400413                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2432.184332                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4024.546321                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3675.018252                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           5135.800864                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3094.083511                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.039172                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000467                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003005                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000817                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.005550                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000789                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.005314                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000482                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002207                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000817                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.005413                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000467                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.002871                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000702                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.007962                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.003131                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.114684                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.122335                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.122693                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.074224                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.122819                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.112153                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.156732                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.094424                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999653                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          441                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          590                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          597                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          350                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          593                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          447                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          704                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          428                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4157                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1783                       # number of Writeback hits
system.l2.Writeback_hits::total                  1783                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    22                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          444                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          593                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          600                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          353                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          596                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          450                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          708                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          428                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4179                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          444                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          593                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          600                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          353                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          596                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          450                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          708                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          428                       # number of overall hits
system.l2.overall_hits::total                    4179                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          192                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          354                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          342                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          140                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          350                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          187                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          518                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          185                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2465                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           80                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  81                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          192                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          354                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          342                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          140                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          350                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          187                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          598                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          186                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2546                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          192                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          354                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          342                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          140                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          350                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          187                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          598                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          186                       # number of overall misses
system.l2.overall_misses::total                  2546                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3617165                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     29019393                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4078047                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     53961270                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4177350                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     51182964                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4010000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     21190003                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4219639                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     53070122                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3852859                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     28102160                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      3609271                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     77750803                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2148241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     28136414                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       372125701                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data     11799894                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data       134767                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11934661                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3617165                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     29019393                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4078047                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     53961270                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4177350                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     51182964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4010000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     21190003                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4219639                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     53070122                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3852859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     28102160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      3609271                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     89550697                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2148241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     28271181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        384060362                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3617165                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     29019393                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4078047                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     53961270                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4177350                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     51182964                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4010000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     21190003                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4219639                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     53070122                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3852859                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     28102160                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      3609271                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     89550697                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2148241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     28271181                       # number of overall miss cycles
system.l2.overall_miss_latency::total       384060362                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          633                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          944                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          939                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          490                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          943                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         1222                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                6622                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1783                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1783                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               103                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          636                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          947                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          942                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          946                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          637                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         1306                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          614                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6725                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          636                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          947                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          942                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          946                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          637                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         1306                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          614                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6725                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.303318                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.375000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.364217                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.285714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.371156                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.294953                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.423895                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.301794                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.372244                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.952381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.786408                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.301887                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.373812                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.363057                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.283976                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.369979                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.293564                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.457887                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.302932                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.378587                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.301887                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.373812                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.363057                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.283976                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.369979                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.293564                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.457887                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.302932                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.378587                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 144686.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151142.671875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 145644.535714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 152432.966102                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 154716.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 149657.789474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 154230.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151357.164286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150701.392857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151628.920000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 154114.360000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150278.930481                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150386.291667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150098.075290                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 153445.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152088.724324                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150963.773225                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 147498.675000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data       134767                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 147341.493827                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 144686.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151142.671875                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 145644.535714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 152432.966102                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 154716.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 149657.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 154230.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151357.164286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150701.392857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151628.920000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 154114.360000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150278.930481                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150386.291667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 149750.329431                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 153445.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151995.596774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150848.531815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 144686.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151142.671875                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 145644.535714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 152432.966102                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 154716.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 149657.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 154230.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151357.164286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150701.392857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151628.920000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 154114.360000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150278.930481                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150386.291667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 149750.329431                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 153445.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151995.596774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150848.531815                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  886                       # number of writebacks
system.l2.writebacks::total                       886                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          192                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          354                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          342                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          140                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          350                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          187                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          518                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          185                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2465                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data           80                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             81                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2546                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2546                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2161210                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     17831667                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2447473                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     33353840                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2607162                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     31271959                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2497268                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     13041410                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2587993                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     32692466                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2394062                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     17210842                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2210279                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     47582219                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1332633                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     17360784                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    228583267                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data      7137255                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data        76352                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7213607                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2161210                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     17831667                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2447473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     33353840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2607162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     31271959                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2497268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     13041410                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2587993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     32692466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2394062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     17210842                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2210279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     54719474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1332633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     17437136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    235796874                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2161210                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     17831667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2447473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     33353840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2607162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     31271959                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2497268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     13041410                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2587993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     32692466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2394062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     17210842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2210279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     54719474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1332633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     17437136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    235796874                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.303318                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.375000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.364217                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.285714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.371156                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.294953                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.423895                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.301794                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.372244                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.952381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.786408                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.301887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.373812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.363057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.283976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.369979                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.293564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.457887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.302932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.378587                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.301887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.373812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.363057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.283976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.369979                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.293564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.457887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.302932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.378587                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86448.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92873.265625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 87409.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94219.887006                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 96561.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91438.476608                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 96048.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93152.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92428.321429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93407.045714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 95762.480000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92036.588235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92094.958333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91857.565637                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 95188.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93842.075676                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92731.548479                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 89215.687500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data        76352                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89056.876543                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 86448.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92873.265625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 87409.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 94219.887006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96561.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91438.476608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 96048.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93152.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92428.321429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93407.045714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 95762.480000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92036.588235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92094.958333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91504.137124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 95188.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93748.043011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92614.640220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 86448.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92873.265625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 87409.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 94219.887006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96561.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91438.476608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 96048.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93152.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92428.321429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93407.045714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 95762.480000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92036.588235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92094.958333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91504.137124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 95188.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93748.043011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92614.640220                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               542.301956                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172501                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1356550.634720                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.566072                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.735883                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024946                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844128                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869074                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140304                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140304                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140304                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140304                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140304                       # number of overall hits
system.cpu0.icache.overall_hits::total         140304                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.cpu0.icache.overall_misses::total           35                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5036402                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5036402                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5036402                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5036402                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5036402                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5036402                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140339                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140339                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140339                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140339                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140339                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140339                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 143897.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 143897.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 143897.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 143897.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 143897.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 143897.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           26                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           26                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           26                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4026391                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4026391                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4026391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4026391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4026391                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4026391                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000185                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000185                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 154861.192308                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 154861.192308                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 154861.192308                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 154861.192308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 154861.192308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 154861.192308                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   636                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171130904                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   892                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              191850.789238                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   154.889244                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   101.110756                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.605036                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.394964                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201231                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201231                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40669                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40669                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          101                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           99                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       241900                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          241900                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       241900                       # number of overall hits
system.cpu0.dcache.overall_hits::total         241900                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2125                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2125                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2140                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2140                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2140                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2140                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    220154452                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    220154452                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1264565                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1264565                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    221419017                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    221419017                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    221419017                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    221419017                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203356                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244040                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244040                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244040                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244040                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010450                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010450                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008769                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008769                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008769                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008769                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103602.095059                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103602.095059                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84304.333333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84304.333333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103466.830374                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103466.830374                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103466.830374                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103466.830374                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           85                       # number of writebacks
system.cpu0.dcache.writebacks::total               85                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1492                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1492                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1504                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1504                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1504                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1504                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          633                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          633                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          636                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          636                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          636                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          636                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     60570313                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     60570313                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     60762613                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     60762613                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     60762613                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     60762613                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003113                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003113                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002606                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002606                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002606                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002606                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95687.698262                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95687.698262                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95538.699686                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95538.699686                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95538.699686                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95538.699686                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               568.827597                       # Cycle average of tags in use
system.cpu1.icache.total_refs               868084863                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   572                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1517630.879371                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    27.743048                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.084549                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.044460                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867123                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.911583                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       136905                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         136905                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       136905                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          136905                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       136905                       # number of overall hits
system.cpu1.icache.overall_hits::total         136905                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.cpu1.icache.overall_misses::total           43                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6123964                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6123964                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6123964                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6123964                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6123964                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6123964                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       136948                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       136948                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       136948                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       136948                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       136948                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       136948                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000314                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000314                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000314                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000314                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000314                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000314                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 142417.767442                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 142417.767442                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 142417.767442                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 142417.767442                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 142417.767442                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 142417.767442                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4497041                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4497041                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4497041                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4497041                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4497041                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4497041                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000212                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000212                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000212                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000212                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155070.379310                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155070.379310                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155070.379310                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155070.379310                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155070.379310                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155070.379310                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   947                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               332278575                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1203                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              276208.291771                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   106.706154                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   149.293846                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.416821                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.583179                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       351134                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         351134                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       191398                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        191398                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           97                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           97                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           94                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       542532                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          542532                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       542532                       # number of overall hits
system.cpu1.dcache.overall_hits::total         542532                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3328                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3328                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            9                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         3337                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3337                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         3337                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3337                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    378622480                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    378622480                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1005586                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1005586                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    379628066                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    379628066                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    379628066                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    379628066                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       354462                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       354462                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       191407                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       191407                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       545869                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       545869                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       545869                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       545869                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009389                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009389                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000047                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000047                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006113                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006113                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006113                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006113                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 113768.774038                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113768.774038                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 111731.777778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111731.777778                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113763.280192                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113763.280192                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113763.280192                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113763.280192                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          213                       # number of writebacks
system.cpu1.dcache.writebacks::total              213                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2384                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2384                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            6                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         2390                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2390                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         2390                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2390                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          944                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          944                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          947                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          947                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          947                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          947                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     98764319                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     98764319                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       275167                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       275167                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     99039486                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     99039486                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     99039486                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     99039486                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002663                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002663                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001735                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001735                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001735                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001735                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104623.219280                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104623.219280                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 91722.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91722.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 104582.350581                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104582.350581                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 104582.350581                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104582.350581                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               568.862649                       # Cycle average of tags in use
system.cpu2.icache.total_refs               868085237                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1520289.381786                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    26.821561                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   542.041088                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.042983                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.868656                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.911639                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       137279                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         137279                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       137279                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          137279                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       137279                       # number of overall hits
system.cpu2.icache.overall_hits::total         137279                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.cpu2.icache.overall_misses::total           41                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6772780                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6772780                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6772780                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6772780                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6772780                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6772780                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       137320                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       137320                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       137320                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       137320                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       137320                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       137320                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000299                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000299                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000299                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000299                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000299                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000299                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 165189.756098                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 165189.756098                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 165189.756098                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 165189.756098                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 165189.756098                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 165189.756098                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4904234                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4904234                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4904234                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4904234                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4904234                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4904234                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000204                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000204                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000204                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000204                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 175151.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 175151.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 175151.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 175151.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 175151.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 175151.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   942                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               332278400                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1198                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              277360.934891                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   106.668568                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   149.331432                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.416674                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.583326                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       351012                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         351012                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       191347                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        191347                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           95                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           94                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       542359                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          542359                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       542359                       # number of overall hits
system.cpu2.dcache.overall_hits::total         542359                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         3284                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         3284                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           10                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         3294                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          3294                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         3294                       # number of overall misses
system.cpu2.dcache.overall_misses::total         3294                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    369794710                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    369794710                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       848044                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       848044                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    370642754                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    370642754                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    370642754                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    370642754                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       354296                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       354296                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       191357                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       191357                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       545653                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       545653                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       545653                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       545653                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009269                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009269                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000052                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006037                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006037                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006037                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006037                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112604.966504                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112604.966504                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84804.400000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84804.400000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112520.568913                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112520.568913                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112520.568913                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112520.568913                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          208                       # number of writebacks
system.cpu2.dcache.writebacks::total              208                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         2345                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         2345                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         2352                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2352                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         2352                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2352                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          939                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          939                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          942                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          942                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          942                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          942                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     96214332                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     96214332                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       221334                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       221334                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     96435666                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     96435666                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     96435666                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     96435666                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002650                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002650                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001726                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001726                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001726                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001726                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 102464.677316                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102464.677316                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        73778                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        73778                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 102373.318471                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 102373.318471                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 102373.318471                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 102373.318471                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               490.961071                       # Cycle average of tags in use
system.cpu3.icache.total_refs               844471250                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1682213.645418                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.961071                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025579                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.786797                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       140478                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         140478                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       140478                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          140478                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       140478                       # number of overall hits
system.cpu3.icache.overall_hits::total         140478                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.cpu3.icache.overall_misses::total           33                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4988825                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4988825                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4988825                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4988825                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4988825                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4988825                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       140511                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       140511                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       140511                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       140511                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       140511                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       140511                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000235                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000235                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 151176.515152                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 151176.515152                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 151176.515152                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 151176.515152                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 151176.515152                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 151176.515152                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4319102                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4319102                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4319102                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4319102                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4319102                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4319102                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 159966.740741                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 159966.740741                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 159966.740741                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 159966.740741                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 159966.740741                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 159966.740741                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   493                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               127660773                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   749                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              170441.619493                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   154.406244                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   101.593756                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.603149                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.396851                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        95279                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          95279                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79394                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79394                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          193                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          192                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       174673                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          174673                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       174673                       # number of overall hits
system.cpu3.dcache.overall_hits::total         174673                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1553                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1553                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           14                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1567                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1567                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1567                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1567                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    179934550                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    179934550                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1157444                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1157444                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    181091994                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    181091994                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    181091994                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    181091994                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        96832                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        96832                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        79408                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        79408                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          192                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       176240                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       176240                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       176240                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       176240                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016038                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016038                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000176                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000176                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008891                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008891                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008891                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008891                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 115862.556343                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 115862.556343                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82674.571429                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82674.571429                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 115566.045948                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115566.045948                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 115566.045948                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 115566.045948                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          109                       # number of writebacks
system.cpu3.dcache.writebacks::total              109                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1063                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1063                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1074                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1074                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1074                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1074                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          490                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          490                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          493                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          493                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     45879490                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     45879490                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     46071790                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     46071790                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     46071790                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     46071790                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005060                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005060                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002797                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002797                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002797                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002797                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93631.612245                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93631.612245                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93451.906694                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93451.906694                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93451.906694                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93451.906694                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               569.779467                       # Cycle average of tags in use
system.cpu4.icache.total_refs               868085132                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   572                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1517631.349650                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    27.738451                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   542.041017                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.044453                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.868655                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.913108                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       137174                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         137174                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       137174                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          137174                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       137174                       # number of overall hits
system.cpu4.icache.overall_hits::total         137174                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           43                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           43                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           43                       # number of overall misses
system.cpu4.icache.overall_misses::total           43                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6523755                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6523755                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6523755                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6523755                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6523755                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6523755                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       137217                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       137217                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       137217                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       137217                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       137217                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       137217                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000313                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000313                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000313                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000313                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000313                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000313                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 151715.232558                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 151715.232558                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 151715.232558                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 151715.232558                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 151715.232558                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 151715.232558                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           29                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           29                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           29                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4850244                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4850244                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4850244                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4850244                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4850244                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4850244                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000211                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000211                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000211                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000211                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 167249.793103                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 167249.793103                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 167249.793103                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 167249.793103                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 167249.793103                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 167249.793103                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   946                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               332276655                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1202                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              276436.485025                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   106.639786                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   149.360214                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.416562                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.583438                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       349856                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         349856                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       190758                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        190758                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           95                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           94                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       540614                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          540614                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       540614                       # number of overall hits
system.cpu4.dcache.overall_hits::total         540614                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         3306                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         3306                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            9                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         3315                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          3315                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         3315                       # number of overall misses
system.cpu4.dcache.overall_misses::total         3315                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    374868698                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    374868698                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       733931                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       733931                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    375602629                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    375602629                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    375602629                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    375602629                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       353162                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       353162                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       190767                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       190767                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       543929                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       543929                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       543929                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       543929                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009361                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009361                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000047                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000047                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.006095                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.006095                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.006095                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.006095                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113390.410768                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113390.410768                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 81547.888889                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 81547.888889                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 113303.960483                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 113303.960483                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 113303.960483                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 113303.960483                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          212                       # number of writebacks
system.cpu4.dcache.writebacks::total              212                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         2363                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2363                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            6                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         2369                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         2369                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         2369                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         2369                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          943                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          943                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          946                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          946                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          946                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          946                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     98172695                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     98172695                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       221580                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       221580                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     98394275                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     98394275                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     98394275                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     98394275                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002670                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002670                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001739                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001739                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001739                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001739                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 104106.781548                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 104106.781548                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        73860                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        73860                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 104010.861522                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 104010.861522                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 104010.861522                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 104010.861522                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               542.286206                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750172655                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1356550.913201                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    15.549291                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.736915                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.024919                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.844130                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.869048                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       140458                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         140458                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       140458                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          140458                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       140458                       # number of overall hits
system.cpu5.icache.overall_hits::total         140458                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           31                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           31                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           31                       # number of overall misses
system.cpu5.icache.overall_misses::total           31                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      4846585                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      4846585                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      4846585                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      4846585                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      4846585                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      4846585                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       140489                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       140489                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       140489                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       140489                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       140489                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       140489                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000221                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000221                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000221                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000221                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000221                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 156341.451613                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 156341.451613                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 156341.451613                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 156341.451613                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 156341.451613                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 156341.451613                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4154080                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4154080                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4154080                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4154080                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4154080                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4154080                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000185                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000185                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000185                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 159772.307692                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 159772.307692                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 159772.307692                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 159772.307692                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 159772.307692                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 159772.307692                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   637                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               171130805                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   893                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              191635.839866                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   155.135341                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   100.864659                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.605997                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.394003                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       201177                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         201177                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        40624                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         40624                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          101                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          101                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           99                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       241801                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          241801                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       241801                       # number of overall hits
system.cpu5.dcache.overall_hits::total         241801                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2122                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2122                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           15                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2137                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2137                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2137                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2137                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    215394541                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    215394541                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1175145                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1175145                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    216569686                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    216569686                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    216569686                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    216569686                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       203299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       203299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        40639                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        40639                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       243938                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       243938                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       243938                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       243938                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010438                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010438                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000369                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008760                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008760                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008760                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008760                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 101505.438737                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 101505.438737                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data        78343                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        78343                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 101342.857277                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 101342.857277                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 101342.857277                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 101342.857277                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           87                       # number of writebacks
system.cpu5.dcache.writebacks::total               87                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1487                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1487                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1499                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1499                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1499                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1499                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          635                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          635                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          638                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          638                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          638                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          638                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     59874055                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     59874055                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     60066355                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     60066355                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     60066355                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     60066355                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003123                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003123                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002615                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002615                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002615                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002615                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94289.850394                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 94289.850394                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 94147.891850                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 94147.891850                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 94147.891850                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 94147.891850                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               513.962463                       # Cycle average of tags in use
system.cpu6.icache.total_refs               849095972                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1648730.042718                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    23.962463                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.038401                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.823658                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       135524                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         135524                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       135524                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          135524                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       135524                       # number of overall hits
system.cpu6.icache.overall_hits::total         135524                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           32                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           32                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           32                       # number of overall misses
system.cpu6.icache.overall_misses::total           32                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      4895281                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      4895281                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      4895281                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      4895281                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      4895281                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      4895281                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       135556                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       135556                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       135556                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       135556                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       135556                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       135556                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000236                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000236                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000236                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000236                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000236                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000236                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 152977.531250                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 152977.531250                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 152977.531250                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 152977.531250                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 152977.531250                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 152977.531250                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           25                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           25                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           25                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      3979367                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      3979367                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      3979367                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      3979367                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      3979367                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      3979367                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000184                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000184                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000184                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000184                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000184                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 159174.680000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 159174.680000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 159174.680000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 159174.680000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 159174.680000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 159174.680000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  1306                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               141325529                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1562                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              90477.291293                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   202.370561                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    53.629439                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.790510                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.209490                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       102728                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         102728                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        82891                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         82891                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          173                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          166                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       185619                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          185619                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       185619                       # number of overall hits
system.cpu6.dcache.overall_hits::total         185619                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2935                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2935                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          638                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          638                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3573                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3573                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3573                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3573                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    368420653                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    368420653                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    107681051                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    107681051                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    476101704                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    476101704                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    476101704                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    476101704                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       105663                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       105663                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        83529                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        83529                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       189192                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       189192                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       189192                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       189192                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.027777                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.027777                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.007638                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.007638                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.018886                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.018886                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.018886                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.018886                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 125526.627939                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 125526.627939                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 168779.076803                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 168779.076803                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 133249.847187                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 133249.847187                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 133249.847187                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 133249.847187                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          646                       # number of writebacks
system.cpu6.dcache.writebacks::total              646                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1713                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1713                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          554                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          554                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2267                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2267                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2267                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2267                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         1222                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1222                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           84                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         1306                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1306                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         1306                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1306                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    130480140                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    130480140                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     12754191                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     12754191                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    143234331                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    143234331                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    143234331                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    143234331                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011565                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011565                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.001006                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.001006                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006903                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006903                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006903                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006903                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 106775.891980                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 106775.891980                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 151835.607143                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 151835.607143                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 109674.066616                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 109674.066616                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 109674.066616                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 109674.066616                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               495.817276                       # Cycle average of tags in use
system.cpu7.icache.total_refs               845324116                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1704282.491935                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.817276                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.022143                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.794579                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       139088                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         139088                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       139088                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          139088                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       139088                       # number of overall hits
system.cpu7.icache.overall_hits::total         139088                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           17                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           17                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           17                       # number of overall misses
system.cpu7.icache.overall_misses::total           17                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2724777                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2724777                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2724777                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2724777                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2724777                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2724777                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       139105                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       139105                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       139105                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       139105                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       139105                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       139105                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000122                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000122                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst       160281                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total       160281                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst       160281                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total       160281                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst       160281                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total       160281                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2324287                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2324287                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2324287                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2324287                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2324287                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2324287                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 166020.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 166020.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 166020.500000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 166020.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 166020.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 166020.500000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   613                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               132974800                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   869                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              153020.483314                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   176.485300                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    79.514700                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.689396                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.310604                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        95492                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          95492                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        80688                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         80688                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          193                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          186                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       176180                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          176180                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       176180                       # number of overall hits
system.cpu7.dcache.overall_hits::total         176180                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2052                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2052                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           85                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2137                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2137                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2137                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2137                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    247644777                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    247644777                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      9945783                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      9945783                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    257590560                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    257590560                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    257590560                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    257590560                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        97544                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        97544                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        80773                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        80773                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       178317                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       178317                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       178317                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       178317                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021037                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021037                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.001052                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.001052                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011984                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011984                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011984                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011984                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 120684.589181                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 120684.589181                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 117009.211765                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 117009.211765                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 120538.399626                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 120538.399626                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 120538.399626                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 120538.399626                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          223                       # number of writebacks
system.cpu7.dcache.writebacks::total              223                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1439                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1439                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           84                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1523                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1523                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1523                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1523                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          613                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            1                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          614                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          614                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     58548084                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     58548084                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       143067                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       143067                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     58691151                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     58691151                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     58691151                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     58691151                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006284                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006284                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003443                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003443                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003443                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003443                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 95510.740620                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 95510.740620                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data       143067                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total       143067                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 95588.193811                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 95588.193811                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 95588.193811                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 95588.193811                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
