<html>
<head><meta charset="utf-8"><title>wasmtime / issue #4686 [cranelift] Avoid 64-bit imul_imm ... · git-wasmtime · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/index.html">git-wasmtime</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234686.20.5Bcranelift.5D.20Avoid.2064-bit.20imul_imm.20.2E.2E.2E.html">wasmtime / issue #4686 [cranelift] Avoid 64-bit imul_imm ...</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="292889671"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%234686%20%5Bcranelift%5D%20Avoid%2064-bit%20imul_imm%20.../near/292889671" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234686.20.5Bcranelift.5D.20Avoid.2064-bit.20imul_imm.20.2E.2E.2E.html#292889671">(Aug 11 2022 at 08:50)</a>:</h4>
<p>MaxGraey opened <a href="https://github.com/bytecodealliance/wasmtime/issues/4686">issue #4686</a>:</p>
<blockquote>
<h4>Feature</h4>
<p>Not all architectures has a fast 64-bit imul + imm. But even on modern like SnB-family and AMD Ryzen it takes <code>3 cycle</code> latency, <code>1c throughput</code> which not always faster lea + shl / add combination. So I propose use lowering to  lea + shl / add for non-power of two constants at least for <code>imm &lt; 400</code> and 64-bit imul only if this possible. Similar to GCC:</p>
<p><a href="https://godbolt.org/z/aG7bPer9v">https://godbolt.org/z/aG7bPer9v</a></p>
</blockquote>



<a name="292895222"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%234686%20%5Bcranelift%5D%20Avoid%2064-bit%20imul_imm%20.../near/292895222" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234686.20.5Bcranelift.5D.20Avoid.2064-bit.20imul_imm.20.2E.2E.2E.html#292895222">(Aug 11 2022 at 09:33)</a>:</h4>
<p>bjorn3 <a href="https://github.com/bytecodealliance/wasmtime/issues/4686#issuecomment-1211752557">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/4686">issue #4686</a>:</p>
<blockquote>
<blockquote>
<p>for non-power of two constants at least for imm &lt; 400</p>
</blockquote>
<p>Should this check for a low hamming weight rather than a max value?</p>
</blockquote>



<a name="292895407"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%234686%20%5Bcranelift%5D%20Avoid%2064-bit%20imul_imm%20.../near/292895407" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234686.20.5Bcranelift.5D.20Avoid.2064-bit.20imul_imm.20.2E.2E.2E.html#292895407">(Aug 11 2022 at 09:34)</a>:</h4>
<p>MaxGraey <a href="https://github.com/bytecodealliance/wasmtime/issues/4686#issuecomment-1211753619">commented</a> on <a href="https://github.com/bytecodealliance/wasmtime/issues/4686">issue #4686</a>:</p>
<blockquote>
<blockquote>
<p>low hamming weight rather than a max value?</p>
</blockquote>
<p>Yeah, perhaps this will be better</p>
</blockquote>



<a name="292896119"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%234686%20%5Bcranelift%5D%20Avoid%2064-bit%20imul_imm%20.../near/292896119" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234686.20.5Bcranelift.5D.20Avoid.2064-bit.20imul_imm.20.2E.2E.2E.html#292896119">(Aug 11 2022 at 09:38)</a>:</h4>
<p>MaxGraey edited <a href="https://github.com/bytecodealliance/wasmtime/issues/4686">issue #4686</a>:</p>
<blockquote>
<h4>Feature</h4>
<p>Not all architectures has a fast 64-bit imul + imm. But even on modern like SnB-family and AMD Ryzen it takes <code>3 cycle</code> latency, <code>1c throughput</code> which not always faster lea + shl / add combination. So I propose use lowering to  lea + shl / add for non-power of two constants <del>at least for <code>imm &lt; 400</code></del> with low hamming weight and 64-bit imul only if this possible. Similar to GCC:</p>
<p><a href="https://godbolt.org/z/aG7bPer9v">https://godbolt.org/z/aG7bPer9v</a></p>
</blockquote>



<a name="296845839"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%234686%20%5Bcranelift%5D%20Avoid%2064-bit%20imul_imm%20.../near/296845839" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234686.20.5Bcranelift.5D.20Avoid.2064-bit.20imul_imm.20.2E.2E.2E.html#296845839">(Sep 02 2022 at 15:41)</a>:</h4>
<p>akirilov-arm labeled <a href="https://github.com/bytecodealliance/wasmtime/issues/4686">issue #4686</a>:</p>
<blockquote>
<h4>Feature</h4>
<p>Not all architectures has a fast 64-bit imul + imm. But even on modern like SnB-family and AMD Ryzen it takes <code>3 cycle</code> latency, <code>1c throughput</code> which not always faster lea + shl / add combination. So I propose use lowering to  lea + shl / add for non-power of two constants <del>at least for <code>imm &lt; 400</code></del> with low hamming weight and 64-bit imul only if this possible. Similar to GCC:</p>
<p><a href="https://godbolt.org/z/aG7bPer9v">https://godbolt.org/z/aG7bPer9v</a></p>
</blockquote>



<a name="296845840"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%234686%20%5Bcranelift%5D%20Avoid%2064-bit%20imul_imm%20.../near/296845840" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234686.20.5Bcranelift.5D.20Avoid.2064-bit.20imul_imm.20.2E.2E.2E.html#296845840">(Sep 02 2022 at 15:41)</a>:</h4>
<p>akirilov-arm labeled <a href="https://github.com/bytecodealliance/wasmtime/issues/4686">issue #4686</a>:</p>
<blockquote>
<h4>Feature</h4>
<p>Not all architectures has a fast 64-bit imul + imm. But even on modern like SnB-family and AMD Ryzen it takes <code>3 cycle</code> latency, <code>1c throughput</code> which not always faster lea + shl / add combination. So I propose use lowering to  lea + shl / add for non-power of two constants <del>at least for <code>imm &lt; 400</code></del> with low hamming weight and 64-bit imul only if this possible. Similar to GCC:</p>
<p><a href="https://godbolt.org/z/aG7bPer9v">https://godbolt.org/z/aG7bPer9v</a></p>
</blockquote>



<a name="296845841"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%234686%20%5Bcranelift%5D%20Avoid%2064-bit%20imul_imm%20.../near/296845841" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234686.20.5Bcranelift.5D.20Avoid.2064-bit.20imul_imm.20.2E.2E.2E.html#296845841">(Sep 02 2022 at 15:41)</a>:</h4>
<p>akirilov-arm labeled <a href="https://github.com/bytecodealliance/wasmtime/issues/4686">issue #4686</a>:</p>
<blockquote>
<h4>Feature</h4>
<p>Not all architectures has a fast 64-bit imul + imm. But even on modern like SnB-family and AMD Ryzen it takes <code>3 cycle</code> latency, <code>1c throughput</code> which not always faster lea + shl / add combination. So I propose use lowering to  lea + shl / add for non-power of two constants <del>at least for <code>imm &lt; 400</code></del> with low hamming weight and 64-bit imul only if this possible. Similar to GCC:</p>
<p><a href="https://godbolt.org/z/aG7bPer9v">https://godbolt.org/z/aG7bPer9v</a></p>
</blockquote>



<a name="296845846"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%234686%20%5Bcranelift%5D%20Avoid%2064-bit%20imul_imm%20.../near/296845846" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234686.20.5Bcranelift.5D.20Avoid.2064-bit.20imul_imm.20.2E.2E.2E.html#296845846">(Sep 02 2022 at 15:41)</a>:</h4>
<p>akirilov-arm labeled <a href="https://github.com/bytecodealliance/wasmtime/issues/4686">issue #4686</a>:</p>
<blockquote>
<h4>Feature</h4>
<p>Not all architectures has a fast 64-bit imul + imm. But even on modern like SnB-family and AMD Ryzen it takes <code>3 cycle</code> latency, <code>1c throughput</code> which not always faster lea + shl / add combination. So I propose use lowering to  lea + shl / add for non-power of two constants <del>at least for <code>imm &lt; 400</code></del> with low hamming weight and 64-bit imul only if this possible. Similar to GCC:</p>
<p><a href="https://godbolt.org/z/aG7bPer9v">https://godbolt.org/z/aG7bPer9v</a></p>
</blockquote>



<a name="296845848"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%234686%20%5Bcranelift%5D%20Avoid%2064-bit%20imul_imm%20.../near/296845848" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.234686.20.5Bcranelift.5D.20Avoid.2064-bit.20imul_imm.20.2E.2E.2E.html#296845848">(Sep 02 2022 at 15:41)</a>:</h4>
<p>akirilov-arm labeled <a href="https://github.com/bytecodealliance/wasmtime/issues/4686">issue #4686</a>:</p>
<blockquote>
<h4>Feature</h4>
<p>Not all architectures has a fast 64-bit imul + imm. But even on modern like SnB-family and AMD Ryzen it takes <code>3 cycle</code> latency, <code>1c throughput</code> which not always faster lea + shl / add combination. So I propose use lowering to  lea + shl / add for non-power of two constants <del>at least for <code>imm &lt; 400</code></del> with low hamming weight and 64-bit imul only if this possible. Similar to GCC:</p>
<p><a href="https://godbolt.org/z/aG7bPer9v">https://godbolt.org/z/aG7bPer9v</a></p>
</blockquote>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>