INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/naomi/Documents/Personal-Projects/edge_detection/edge_detection.srcs/sources_1/new/conv_top_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/naomi/Documents/Personal-Projects/edge_detection/edge_detection.srcs/sources_1/new/conv_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/naomi/Documents/Personal-Projects/edge_detection/edge_detection.srcs/sim_1/new/conv_block_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_block_sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/naomi/Documents/Personal-Projects/edge_detection/edge_detection.srcs/sim_1/new/conv_top_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/naomi/Documents/Personal-Projects/edge_detection/edge_detection.srcs/sim_1/new/img_to_uart_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_to_image_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/naomi/Documents/Personal-Projects/edge_detection/edge_detection.srcs/sim_1/new/uart_to_img_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_image_array_to_uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/naomi/Documents/Personal-Projects/edge_detection/edge_detection.srcs/sim_1/new/conv_unit_simu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_unit_sim
