

================================================================
== Vitis HLS Report for 'read_blocks_ap_uint_512_s'
================================================================
* Date:           Thu Jan 14 21:10:30 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        krnl_idct
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75| 0.300 us | 0.300 us |   75|   75|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_rd_blocks  |        3|        3|         3|          1|          1|     2|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 72 73 74 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 75 73 
73 --> 74 
74 --> 72 
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 76 [1/1] (1.45ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %in_r" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:226]   --->   Operation 76 'read' 'in_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln167_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %in_read, i32, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 77 'partselect' 'trunc_ln167_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i58 %trunc_ln167_1" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 78 'sext' 'sext_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln167" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 79 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [70/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 80 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 81 [69/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 81 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 82 [68/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 82 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 83 [67/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 83 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 84 [66/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 84 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 85 [65/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 85 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 86 [64/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 86 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 87 [63/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 87 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 88 [62/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 88 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 89 [61/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 89 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 90 [60/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 90 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 91 [59/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 91 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 92 [58/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 92 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 93 [57/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 93 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 94 [56/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 94 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 95 [55/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 95 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.92>
ST_18 : Operation 96 [54/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 96 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 97 [53/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 97 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.92>
ST_20 : Operation 98 [52/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 98 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.92>
ST_21 : Operation 99 [51/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 99 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.92>
ST_22 : Operation 100 [50/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 100 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.92>
ST_23 : Operation 101 [49/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 101 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.92>
ST_24 : Operation 102 [48/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 102 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.92>
ST_25 : Operation 103 [47/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 103 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.92>
ST_26 : Operation 104 [46/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 104 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.92>
ST_27 : Operation 105 [45/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 105 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.92>
ST_28 : Operation 106 [44/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 106 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.92>
ST_29 : Operation 107 [43/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 107 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.92>
ST_30 : Operation 108 [42/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 108 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.92>
ST_31 : Operation 109 [41/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 109 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.92>
ST_32 : Operation 110 [40/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 110 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.92>
ST_33 : Operation 111 [39/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 111 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.92>
ST_34 : Operation 112 [38/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 112 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.92>
ST_35 : Operation 113 [37/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 113 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.92>
ST_36 : Operation 114 [36/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 114 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.92>
ST_37 : Operation 115 [35/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 115 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.92>
ST_38 : Operation 116 [34/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 116 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.92>
ST_39 : Operation 117 [33/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 117 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.92>
ST_40 : Operation 118 [32/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 118 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.92>
ST_41 : Operation 119 [31/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 119 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.92>
ST_42 : Operation 120 [30/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 120 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.92>
ST_43 : Operation 121 [29/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 121 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.92>
ST_44 : Operation 122 [28/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 122 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.92>
ST_45 : Operation 123 [27/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 123 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.92>
ST_46 : Operation 124 [26/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 124 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.92>
ST_47 : Operation 125 [25/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 125 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.92>
ST_48 : Operation 126 [24/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 126 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.92>
ST_49 : Operation 127 [23/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 127 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.92>
ST_50 : Operation 128 [22/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 128 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.92>
ST_51 : Operation 129 [21/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 129 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.92>
ST_52 : Operation 130 [20/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 130 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.92>
ST_53 : Operation 131 [19/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 131 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.92>
ST_54 : Operation 132 [18/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 132 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.92>
ST_55 : Operation 133 [17/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 133 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.92>
ST_56 : Operation 134 [16/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 134 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.92>
ST_57 : Operation 135 [15/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 135 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.92>
ST_58 : Operation 136 [14/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 136 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.92>
ST_59 : Operation 137 [13/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 137 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.92>
ST_60 : Operation 138 [12/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 138 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.92>
ST_61 : Operation 139 [11/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 139 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.92>
ST_62 : Operation 140 [10/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 140 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.92>
ST_63 : Operation 141 [9/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 141 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.92>
ST_64 : Operation 142 [8/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 142 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.92>
ST_65 : Operation 143 [7/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 143 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.92>
ST_66 : Operation 144 [6/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 144 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.92>
ST_67 : Operation 145 [5/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 145 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.92>
ST_68 : Operation 146 [4/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 146 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.92>
ST_69 : Operation 147 [3/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 147 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.92>
ST_70 : Operation 148 [2/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 148 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.92>
ST_71 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_14, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %iq4, void @empty_7, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %iq4, void @empty_7, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_14, i32, i32, void @empty_12, i32, i32, void @empty_12, void @empty_12, void @empty_12, i32, i32, i32, i32, void @empty_12, void @empty_12"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 154 [1/70] (2.92ns)   --->   "%gmem1_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem1_addr, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 154 'readreq' 'gmem1_addr_1_rd_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 155 [1/1] (0.60ns)   --->   "%br_ln223 = br void %bb.i" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:223->/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:318]   --->   Operation 155 'br' 'br_ln223' <Predicate = true> <Delay = 0.60>

State 72 <SV = 71> <Delay = 0.43>
ST_72 : Operation 156 [1/1] (0.00ns)   --->   "%i = phi i2 %add_ln223, void %bb.split.i, i2, void %entry" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:223->/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:318]   --->   Operation 156 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 157 [1/1] (0.34ns)   --->   "%icmp_ln223 = icmp_eq  i2 %i, i2" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:223->/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:318]   --->   Operation 157 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 158 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 158 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 159 [1/1] (0.43ns)   --->   "%add_ln223 = add i2 %i, i2" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:223->/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:318]   --->   Operation 159 'add' 'add_ln223' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %icmp_ln223, void %bb.split.i, void %.exit" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:223->/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:318]   --->   Operation 160 'br' 'br_ln223' <Predicate = true> <Delay = 0.00>

State 73 <SV = 72> <Delay = 2.92>
ST_73 : Operation 161 [1/1] (2.92ns)   --->   "%gmem1_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem1_addr, i1 %gmem1_addr_1_rd_req" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 161 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln223)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 1.45>
ST_74 : Operation 162 [1/1] (0.00ns)   --->   "%specpipeline_ln223 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_12" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:223->/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:318]   --->   Operation 162 'specpipeline' 'specpipeline_ln223' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_74 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:223->/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:318]   --->   Operation 163 'specloopname' 'specloopname_ln223' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_74 : Operation 164 [1/1] (1.45ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P, i512 %iq4, i512 %gmem1_addr_read" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 164 'write' 'write_ln167' <Predicate = (!icmp_ln223)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_74 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i"   --->   Operation 165 'br' 'br_ln0' <Predicate = (!icmp_ln223)> <Delay = 0.00>

State 75 <SV = 72> <Delay = 0.00>
ST_75 : Operation 166 [1/1] (0.00ns)   --->   "%ret_ln318 = ret" [/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:318]   --->   Operation 166 'ret' 'ret_ln318' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	fifo read on port 'in_r' (/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:226) [7]  (1.46 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [12]  (0 ns)
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 9>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 10>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 11>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 12>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 13>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 14>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 15>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 16>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 17>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 18>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 19>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 20>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 21>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 22>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 23>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 24>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 25>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 26>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 27>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 28>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 29>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 30>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 31>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 32>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 33>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 34>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 35>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 36>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 37>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 38>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 39>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 40>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 41>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 42>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 43>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 44>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 45>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 46>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 47>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 48>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 49>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 50>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 51>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 52>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 53>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 54>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 55>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 56>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 57>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 58>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 59>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 60>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 61>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 62>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 63>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 64>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 65>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 66>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 67>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 68>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 69>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 70>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 71>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [13]  (2.92 ns)

 <State 72>: 0.436ns
The critical path consists of the following:
	'phi' operation ('i', /home/centos/workspace/lab_optimization/src/krnl_idct.cpp:223->/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:318) with incoming values : ('add_ln223', /home/centos/workspace/lab_optimization/src/krnl_idct.cpp:223->/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:318) [16]  (0 ns)
	'add' operation ('add_ln223', /home/centos/workspace/lab_optimization/src/krnl_idct.cpp:223->/home/centos/workspace/lab_optimization/src/krnl_idct.cpp:318) [19]  (0.436 ns)

 <State 73>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem1' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [24]  (2.92 ns)

 <State 74>: 1.46ns
The critical path consists of the following:
	fifo write on port 'iq4' (/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [25]  (1.46 ns)

 <State 75>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
