Vivado Simulator 2019.1
Time resolution is 1 ps
LEON/GRLIB Xilinx KC705 Demonstration design
GRLIB Version 2022.4.0, build 4280
Target technology: kintex7   , memory library: kintex7   
i2cmst5: AMBA Wrapper for OC I2C-master rev 3, irq 4
rgmii4: RGMII rev 1, irq 11
greth1: 10/100 Mbit Ethernet MAC rev 01, EDCL 1, buffer 2 kbyte 128 txfifo, irq 3
clkgen_virtex7: virtex-7 sdram/pci clock generator, version 1
clkgen_virtex7: Frequency 100000 KHz, DCM divisor 16/8
ahbjtag AHB Debug JTAG rev 2
ahbuart0: AHB Debug UART rev 0
testmod2: Test report module
gptimer8: Timer Unit rev 1, 16-bit scaler, 2 32-bit timers, irq 8
irqmp: Multi-processor Interrupt Controller rev 4, #cpu 1, eirq 12
apbuart6: Generic UART rev 1, fifo 8, irq 2, scaler bits 12
dsu5_0: LEON5 Debug support unit + AHB Trace Buffer, 4 kbytes
leon5sys: LEON5 subsystem with 1 cores
leon5sys: ---------------------------------------------------
leon5sys:   Debug masters:
leon5sys:       0 ext#0  AHB Debug UART                  
leon5sys:       1 ext#1  JTAG Debug Link                 
leon5sys:       2 ext#2  EDCL master interface           
leon5sys:   CPU bus masters:
leon5sys:       0 int    LEON5 SPARC V8 Processor        
leon5sys:       1 ext#1  GR Ethernet MAC                 
leon5sys:       2 int    LEON5 Debug Support Unit        
leon5sys:   CPU bus slaves:
leon5sys:       0 int    AHB/APB Bridge                  
leon5sys:       1 ext#0  LEON2 Memory Controller         
leon5sys:       2 ext#1  Xilinx MIG Controller           
leon5sys:       3 ext#2  Test report module              
leon5sys:   APB bus slaves:
leon5sys:       0 int    Generic UART                    
leon5sys:       1 int    Multi-processor Interrupt Ctrl. 
leon5sys:       2 int    Modular Timer Unit              
leon5sys:       3 ext#0  AHB Debug UART                  
leon5sys:       4 ext#1  LEON2 Memory Controller         
leon5sys:       5 ext#2  Xilinx MIG Controller           
leon5sys:       6 ext#3  GR Ethernet MAC                 
leon5sys:       7 ext#4  Gaisler RGMII Interface         
leon5sys:       8 ext#5  AMBA Wrapper for OC I2C-master  
leon5sys: ---------------------------------------------------
leon5sys:   Memory map:
leon5sys:     0x00000000-0x1fffffff LEON2 Memory Controller         
leon5sys:     0x20000000-0x200fffff Test report module              
leon5sys:     0x20100000-0x3fffffff Unmapped AHB space
leon5sys:     0x40000000-0x7fffffff Xilinx MIG Controller           
leon5sys:     0x80000000-0x800fffff AHB/APB Bridge                  
leon5sys:       0x80000000-0x800000ff LEON2 Memory Controller         
leon5sys:       0x80000100-0x800001ff Generic UART                    
leon5sys:       0x80000200-0x800002ff Multi-processor Interrupt Ctrl. 
leon5sys:       0x80000300-0x800003ff Modular Timer Unit              
leon5sys:       0x80000400-0x800004ff Xilinx MIG Controller           
leon5sys:       0x80000500-0x800006ff Unmapped APB space
leon5sys:       0x80000700-0x800007ff AHB Debug UART                  
leon5sys:       0x80000800-0x800008ff Unmapped APB space
leon5sys:       0x80000900-0x800009ff AMBA Wrapper for OC I2C-master  
leon5sys:       0x80000a00-0x80000fff Unmapped APB space
leon5sys:       0x80001000-0x80001fff Gaisler RGMII Interface         
leon5sys:       0x80002000-0x800bffff Unmapped APB space
leon5sys:       0x800c0000-0x800fffff GR Ethernet MAC                 
leon5sys:     0x80100000-0xffffefff Unmapped AHB space
leon5sys:     0xfffff000-0xffffffff Plug'n'play table
leon5sys: ---------------------------------------------------
Warning: RESETn not asserted on power-up
Time: 1 us  Iteration: 0  Process: /testbench/gen_mem_model/ddr3mem/u1/initp  File: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ddr3ram.vhd
Warning: RESETn raised with less than 200 us init delay
Time: 201 us  Iteration: 0  Process: /testbench/gen_mem_model/ddr3mem/u1/initp  File: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ddr3ram.vhd
Warning: CKE not low when RESETn deasserted
Time: 201 us  Iteration: 0  Process: /testbench/gen_mem_model/ddr3mem/u1/initp  File: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ddr3ram.vhd
Warning: CKE raised with less than 500 us delay after RESETn deasserted
Time: 701 us  Iteration: 0  Process: /testbench/gen_mem_model/ddr3mem/u1/initp  File: /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/lib/gaisler/sim/ddr3ram.vhd
Stopped at time : 0 fs : File "/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/testbench.vhd" Line 181
LEON/GRLIB Xilinx KC705 Demonstration design
GRLIB Version 2022.4.0, build 4280
Target technology: kintex7   , memory library: kintex7   
Stopped at time : 2500 ps : File "/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/testbench.vhd" Line 181
i2cmst5: AMBA Wrapper for OC I2C-master rev 3, irq 4
rgmii4: RGMII rev 1, irq 11
greth1: 10/100 Mbit Ethernet MAC rev 01, EDCL 1, buffer 2 kbyte 128 txfifo, irq 3
clkgen_virtex7: virtex-7 sdram/pci clock generator, version 1
clkgen_virtex7: Frequency 100000 KHz, DCM divisor 16/8
ahbjtag AHB Debug JTAG rev 2
ahbuart0: AHB Debug UART rev 0
testmod2: Test report module
gptimer8: Timer Unit rev 1, 16-bit scaler, 2 32-bit timers, irq 8
irqmp: Multi-processor Interrupt Controller rev 4, #cpu 1, eirq 12
apbuart6: Generic UART rev 1, fifo 8, irq 2, scaler bits 12
dsu5_0: LEON5 Debug support unit + AHB Trace Buffer, 4 kbytes
Stopped at time : 5 ns : File "/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/testbench.vhd" Line 181
Stopped at time : 7500 ps : File "/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/testbench.vhd" Line 181
leon5sys: LEON5 subsystem with 1 cores
leon5sys: ---------------------------------------------------
leon5sys:   Debug masters:
leon5sys:       0 ext#0  AHB Debug UART                  
leon5sys:       1 ext#1  JTAG Debug Link                 
leon5sys:       2 ext#2  EDCL master interface           
leon5sys:   CPU bus masters:
leon5sys:       0 int    LEON5 SPARC V8 Processor        
leon5sys:       1 ext#1  GR Ethernet MAC                 
leon5sys:       2 int    LEON5 Debug Support Unit        
leon5sys:   CPU bus slaves:
leon5sys:       0 int    AHB/APB Bridge                  
leon5sys:       1 ext#0  LEON2 Memory Controller         
leon5sys:       2 ext#1  Xilinx MIG Controller           
leon5sys:       3 ext#2  Test report module              
leon5sys:   APB bus slaves:
leon5sys:       0 int    Generic UART                    
leon5sys:       1 int    Multi-processor Interrupt Ctrl. 
leon5sys:       2 int    Modular Timer Unit              
leon5sys:       3 ext#0  AHB Debug UART                  
leon5sys:       4 ext#1  LEON2 Memory Controller         
leon5sys:       5 ext#2  Xilinx MIG Controller           
leon5sys:       6 ext#3  GR Ethernet MAC                 
leon5sys:       7 ext#4  Gaisler RGMII Interface         
leon5sys:       8 ext#5  AMBA Wrapper for OC I2C-master  
leon5sys: ---------------------------------------------------
leon5sys:   Memory map:
leon5sys:     0x00000000-0x1fffffff LEON2 Memory Controller         
leon5sys:     0x20000000-0x200fffff Test report module              
leon5sys:     0x20100000-0x3fffffff Unmapped AHB space
leon5sys:     0x40000000-0x7fffffff Xilinx MIG Controller           
leon5sys:     0x80000000-0x800fffff AHB/APB Bridge                  
leon5sys:       0x80000000-0x800000ff LEON2 Memory Controller         
leon5sys:       0x80000100-0x800001ff Generic UART                    
leon5sys:       0x80000200-0x800002ff Multi-processor Interrupt Ctrl. 
leon5sys:       0x80000300-0x800003ff Modular Timer Unit              
leon5sys:       0x80000400-0x800004ff Xilinx MIG Controller           
leon5sys:       0x80000500-0x800006ff Unmapped APB space
leon5sys:       0x80000700-0x800007ff AHB Debug UART                  
leon5sys:       0x80000800-0x800008ff Unmapped APB space
leon5sys:       0x80000900-0x800009ff AMBA Wrapper for OC I2C-master  
leon5sys:       0x80000a00-0x80000fff Unmapped APB space
leon5sys:       0x80001000-0x80001fff Gaisler RGMII Interface         
leon5sys:       0x80002000-0x800bffff Unmapped APB space
leon5sys:       0x800c0000-0x800fffff GR Ethernet MAC                 
leon5sys:     0x80100000-0xffffefff Unmapped AHB space
leon5sys:     0xfffff000-0xffffffff Plug'n'play table
leon5sys: ---------------------------------------------------
Stopped at time : 10 ns : File "/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/testbench.vhd" Line 181
