####################################################################################
#///////////////////////////////////////////////////////////////////////////////
#// Copyright (c) 2005-2016 Xilinx, Inc.
#// This design is confidential and proprietary of Xilinx, Inc.
#// All Rights Reserved.
#///////////////////////////////////////////////////////////////////////////////
#//   ____  ____
#//  /   /\/   /
#// /___/  \  /   Vendor: Xilinx
#// \   \   \/    Version: 2017.3
#//  \   \        Application: Partial Reconfiguration for Project Mode
#//  /   /        Filename: top_vc707.xdc
#// /___/   /\    Date Last Modified: 11 SEP 2017
#// \   \  /  \
#//  \___\/\___\
#// Device: VC707 board Rev 1.0
#// Design Name: led_shift_shift
#// Purpose: Partial Reconfiguration Tutorial
#///////////////////////////////////////////////////////////////////////////////

###############################################################################
# User Time Names / User Time Groups / Time Specs
###############################################################################
create_clock -name clk_p -period 5 [get_ports clk_p]

#set configuration voltage
set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property CFGBVS GND [current_design]

#-------------------------------------------------
# pblock_shift_high 
#            for pr instance reconfig_module_count
#-------------------------------------------------
create_pblock pblock_shift_high
add_cells_to_pblock [get_pblocks pblock_shift_high]  [get_cells -quiet [list inst_shift_high]]
resize_pblock [get_pblocks pblock_shift_high] -add {SLICE_X16Y150:SLICE_X23Y199}
resize_pblock [get_pblocks pblock_shift_high] -add {RAMB18_X1Y60:RAMB18_X1Y79}
resize_pblock [get_pblocks pblock_shift_high] -add {RAMB36_X1Y30:RAMB36_X1Y39}
resize_pblock [get_pblocks pblock_shift_high] -add {DSP48_X0Y60:DSP48_X0Y79}
set_property RESET_AFTER_RECONFIG 1 [get_pblocks pblock_shift_high]
set_property SNAPPING_MODE ON [get_pblocks pblock_shift_high]

#-------------------------------------------------
# pblock_shift_low 
#            for pr instance reconfig_module_shift
#-------------------------------------------------
create_pblock pblock_shift_low
add_cells_to_pblock [get_pblocks pblock_shift_low]  [get_cells -quiet [list inst_shift_low]]
resize_pblock [get_pblocks pblock_shift_low] -add {SLICE_X160Y50:SLICE_X167Y99} 
resize_pblock [get_pblocks pblock_shift_low] -add {RAMB18_X10Y20:RAMB18_X10Y39} 
resize_pblock [get_pblocks pblock_shift_low] -add {RAMB36_X10Y10:RAMB36_X10Y19}
resize_pblock [get_pblocks pblock_shift_low] -add {DSP48_X15Y20:DSP48_X15Y39}
set_property RESET_AFTER_RECONFIG 1 [get_pblocks pblock_shift_low]
set_property SNAPPING_MODE ON [get_pblocks pblock_shift_low]

#-----------------------------------
# LED LOCs 
#    LED[0-3] shift
#    LED[4-7] count
#-----------------------------------

# LED0
set_property PACKAGE_PIN AM39     [get_ports shift_low_out[0]]
set_property IOSTANDARD LVCMOS18 [get_ports shift_low_out[0]]

# LED1
set_property PACKAGE_PIN AN39     [get_ports shift_low_out[1]]
set_property IOSTANDARD LVCMOS18 [get_ports shift_low_out[1]]

# LED2
set_property PACKAGE_PIN AR37     [get_ports shift_low_out[2]]
set_property IOSTANDARD LVCMOS18 [get_ports shift_low_out[2]]

# LED3
set_property PACKAGE_PIN AT37     [get_ports shift_low_out[3]]
set_property IOSTANDARD LVCMOS18 [get_ports shift_low_out[3]]

# LED4
set_property PACKAGE_PIN AR35    [get_ports shift_high_out[0]]
set_property IOSTANDARD LVCMOS18 [get_ports shift_high_out[0]]

# LED5
set_property PACKAGE_PIN AP41     [get_ports shift_high_out[1]]
set_property IOSTANDARD LVCMOS18 [get_ports shift_high_out[1]]

# LED6
set_property PACKAGE_PIN AP42     [get_ports shift_high_out[2]]
set_property IOSTANDARD LVCMOS18 [get_ports shift_high_out[2]]

# LED7
set_property PACKAGE_PIN AU39     [get_ports shift_high_out[3]]
set_property IOSTANDARD LVCMOS18 [get_ports shift_high_out[3]]



# For Programmable Clock Source over SMA
set_property PACKAGE_PIN E19 [get_ports clk_p]
set_property IOSTANDARD LVDS [get_ports clk_p]

set_property PACKAGE_PIN E18 [get_ports clk_n]
set_property IOSTANDARD LVDS [get_ports clk_n]



#-----------------------------------
# push buttons LOCs
#-----------------------------------
# Reset Button on Switch SW5 "Center Button"
# GPIO_SW_C on Bank18 (VADJ 2.5 volt)
set_property PACKAGE_PIN AV39 [get_ports rst_n]
set_property IOSTANDARD LVCMOS18 [get_ports rst_n]


#-----------------------------------
# End
#-----------------------------------
