--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml lcd_top.twx lcd_top.ncd -o lcd_top.twr lcd_top.pcf

Design file:              lcd_top.ncd
Physical constraint file: lcd_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-2 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock USER_CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
GPIO_SW_C   |    2.512(R)|    1.354(R)|USER_CLK_BUFGP    |   0.000|
GPIO_SW_E   |    2.377(R)|    1.449(R)|USER_CLK_BUFGP    |   0.000|
GPIO_SW_S   |    0.556(R)|    1.614(R)|USER_CLK_BUFGP    |   0.000|
GPIO_SW_W   |    1.039(R)|    0.993(R)|USER_CLK_BUFGP    |   0.000|
------------+------------+------------+------------------+--------+

Clock USER_CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LCD_FPGA_DB4|    8.564(R)|USER_CLK_BUFGP    |   0.000|
LCD_FPGA_DB5|    8.507(R)|USER_CLK_BUFGP    |   0.000|
LCD_FPGA_DB6|    8.453(R)|USER_CLK_BUFGP    |   0.000|
LCD_FPGA_DB7|    8.352(R)|USER_CLK_BUFGP    |   0.000|
LCD_FPGA_E  |   12.359(R)|USER_CLK_BUFGP    |   0.000|
LCD_FPGA_RS |   10.827(R)|USER_CLK_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |    3.864|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
GPIO_DIP_SW1   |GPIO_LED_0     |    6.378|
GPIO_DIP_SW2   |GPIO_LED_1     |    8.474|
GPIO_DIP_SW3   |GPIO_LED_2     |    9.033|
GPIO_DIP_SW4   |GPIO_LED_3     |    5.370|
GPIO_DIP_SW5   |GPIO_LED_0     |    8.890|
GPIO_DIP_SW6   |GPIO_LED_1     |    8.673|
GPIO_DIP_SW7   |GPIO_LED_2     |    8.837|
GPIO_DIP_SW8   |GPIO_LED_3     |    5.011|
---------------+---------------+---------+


Analysis completed Mon Sep 29 04:30:46 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 413 MB



