{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544431933604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544431933612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 15:52:13 2018 " "Processing started: Mon Dec 10 15:52:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544431933612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431933612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Assginment1 -c Assginment1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Assginment1 -c Assginment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431933612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544431934077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544431934077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/halfadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544431944960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431944960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder2.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder2 " "Found entity 1: fulladder2" {  } { { "fulladder2.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/fulladder2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544431944962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431944962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4bits_single.v 1 1 " "Found 1 design units, including 1 entities, in source file adder4bits_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder4bits_single " "Found entity 1: adder4bits_single" {  } { { "adder4bits_single.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/adder4bits_single.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544431944963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431944963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changetobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file changetobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 changetoBCD " "Found entity 1: changetoBCD" {  } { { "changetoBCD.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/changetoBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544431944965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431944965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7segment " "Found entity 1: BCD_to_7segment" {  } { { "BCD_to_7segment.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/BCD_to_7segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544431944967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431944967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544431944968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431944968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Counter " "Found entity 1: Clock_Counter" {  } { { "Clock_Counter.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/Clock_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544431944969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431944969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_fsm_clockcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file test_fsm_clockcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_FSM_ClockCounter " "Found entity 1: test_FSM_ClockCounter" {  } { { "test_FSM_ClockCounter.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/test_FSM_ClockCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544431944970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431944970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_time.v 1 1 " "Found 1 design units, including 1 entities, in source file register_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Time " "Found entity 1: Register_Time" {  } { { "Register_Time.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/Register_Time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544431944971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431944971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_test1.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit_test1.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuit_test1 " "Found entity 1: circuit_test1" {  } { { "circuit_test1.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544431944973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431944973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544431944973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431944973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterstate.v 1 1 " "Found 1 design units, including 1 entities, in source file counterstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterState " "Found entity 1: counterState" {  } { { "counterState.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544431944974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431944974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterlight.v 1 1 " "Found 1 design units, including 1 entities, in source file counterlight.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterLight " "Found entity 1: counterLight" {  } { { "counterLight.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544431944976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431944976 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x adder4bits_single.v(9) " "Verilog HDL Implicit Net warning at adder4bits_single.v(9): created implicit net for \"x\"" {  } { { "adder4bits_single.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/adder4bits_single.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544431944976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuit_test1 " "Elaborating entity \"circuit_test1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544431945004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:clock1 " "Elaborating entity \"divider\" for hierarchy \"divider:clock1\"" {  } { { "circuit_test1.v" "clock1" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544431945006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Time Register_Time:Register_Time1 " "Elaborating entity \"Register_Time\" for hierarchy \"Register_Time:Register_Time1\"" {  } { { "circuit_test1.v" "Register_Time1" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544431945008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM1 " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM1\"" {  } { { "circuit_test1.v" "FSM1" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544431945009 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FSM.v(19) " "Verilog HDL Case Statement warning at FSM.v(19): incomplete case statement has no default case item" {  } { { "FSM.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1544431945012 "|circuit_test1|FSM:FSM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_s FSM.v(19) " "Verilog HDL Always Construct warning at FSM.v(19): inferring latch(es) for variable \"next_s\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544431945012 "|circuit_test1|FSM:FSM1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM.v(85) " "Verilog HDL Case Statement information at FSM.v(85): all case item expressions in this case statement are onehot" {  } { { "FSM.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1544431945012 "|circuit_test1|FSM:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_s\[0\] FSM.v(19) " "Inferred latch for \"next_s\[0\]\" at FSM.v(19)" {  } { { "FSM.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431945012 "|circuit_test1|FSM:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_s\[1\] FSM.v(19) " "Inferred latch for \"next_s\[1\]\" at FSM.v(19)" {  } { { "FSM.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431945012 "|circuit_test1|FSM:FSM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_s\[2\] FSM.v(19) " "Inferred latch for \"next_s\[2\]\" at FSM.v(19)" {  } { { "FSM.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431945012 "|circuit_test1|FSM:FSM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Counter Clock_Counter:CLKCounter " "Elaborating entity \"Clock_Counter\" for hierarchy \"Clock_Counter:CLKCounter\"" {  } { { "circuit_test1.v" "CLKCounter" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544431945013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changetoBCD changetoBCD:changetoBCD " "Elaborating entity \"changetoBCD\" for hierarchy \"changetoBCD:changetoBCD\"" {  } { { "circuit_test1.v" "changetoBCD" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544431945036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4bits_single changetoBCD:changetoBCD\|adder4bits_single:ADDS0 " "Elaborating entity \"adder4bits_single\" for hierarchy \"changetoBCD:changetoBCD\|adder4bits_single:ADDS0\"" {  } { { "changetoBCD.v" "ADDS0" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/changetoBCD.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544431945037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2 changetoBCD:changetoBCD\|adder4bits_single:ADDS0\|fulladder2:add1 " "Elaborating entity \"fulladder2\" for hierarchy \"changetoBCD:changetoBCD\|adder4bits_single:ADDS0\|fulladder2:add1\"" {  } { { "adder4bits_single.v" "add1" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/adder4bits_single.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544431945038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder changetoBCD:changetoBCD\|adder4bits_single:ADDS0\|fulladder2:add1\|halfadder:HA1 " "Elaborating entity \"halfadder\" for hierarchy \"changetoBCD:changetoBCD\|adder4bits_single:ADDS0\|fulladder2:add1\|halfadder:HA1\"" {  } { { "fulladder2.v" "HA1" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/fulladder2.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544431945039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_7segment BCD_to_7segment:BCDto7segment0 " "Elaborating entity \"BCD_to_7segment\" for hierarchy \"BCD_to_7segment:BCDto7segment0\"" {  } { { "circuit_test1.v" "BCDto7segment0" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544431945057 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "c_in add1 32 1 " "Port \"c_in\" on the entity instantiation of \"add1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "adder4bits_single.v" "add1" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/adder4bits_single.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1544431945098 "|circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS0|fulladder2:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "c_in add1 32 1 " "Port \"c_in\" on the entity instantiation of \"add1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "adder4bits_single.v" "add1" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/adder4bits_single.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1544431945099 "|circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS0|fulladder2:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "c_in add1 32 1 " "Port \"c_in\" on the entity instantiation of \"add1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "adder4bits_single.v" "add1" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/adder4bits_single.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1544431945099 "|circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS0|fulladder2:add1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544431945756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM1\|next_s\[2\] " "Latch FSM:FSM1\|next_s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM1\|current_s\[2\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM1\|current_s\[2\]" {  } { { "FSM.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544431945773 ""}  } { { "FSM.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544431945773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM1\|next_s\[1\] " "Latch FSM:FSM1\|next_s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM1\|current_s\[1\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM1\|current_s\[1\]" {  } { { "FSM.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544431945773 ""}  } { { "FSM.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544431945773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM:FSM1\|next_s\[0\] " "Latch FSM:FSM1\|next_s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM1\|current_s\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM1\|current_s\[0\]" {  } { { "FSM.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544431945773 ""}  } { { "FSM.v" "" { Text "D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544431945773 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544431946612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544431947336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544431947336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544431947411 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544431947411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544431947411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544431947411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544431947473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 15:52:27 2018 " "Processing ended: Mon Dec 10 15:52:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544431947473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544431947473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544431947473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544431947473 ""}
