{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750572350268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750572350269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 22 00:05:50 2025 " "Processing started: Sun Jun 22 00:05:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750572350269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1750572350269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto_final_taller -c proyecto_final_taller --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto_final_taller -c proyecto_final_taller --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1750572350270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1750572350926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1750572350926 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ROM_bb.v " "Can't analyze file -- file ROM_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1750572363752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363758 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MousePS2ToLEDs.sv(21) " "Verilog HDL information at MousePS2ToLEDs.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "MousePS2ToLEDs.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/MousePS2ToLEDs.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1750572363760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouseps2toleds.sv 1 1 " "Found 1 design units, including 1 entities, in source file mouseps2toleds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MousePS2ToLEDs " "Found entity 1: MousePS2ToLEDs" {  } { { "MousePS2ToLEDs.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/MousePS2ToLEDs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363764 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(33) " "Verilog HDL warning at decoder.sv(33): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/decoder.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1750572363766 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(46) " "Verilog HDL warning at decoder.sv(46): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/decoder.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1750572363766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/condlogic.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363768 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "condlogic.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/condlogic.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/mux2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363776 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(16) " "Verilog HDL warning at extend.sv(16): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/extend.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1750572363778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/flopr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/flopenr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/testbench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "counter.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/dmem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/imem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/pll.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/vgaController.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "game_over GAME_OVER conect4_fsm.sv(19) " "Verilog HDL Declaration information at conect4_fsm.sv(19): object \"game_over\" differs only in case from object \"GAME_OVER\" in the same scope" {  } { { "conect4_fsm.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/conect4_fsm.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1750572363811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conect4_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file conect4_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 connect4_fsm " "Found entity 1: connect4_fsm" {  } { { "conect4_fsm.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/conect4_fsm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file startscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startScreen " "Found entity 1: startScreen" {  } { { "startScreen.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/startScreen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750572363814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750572363814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_start_debounced top.sv(53) " "Verilog HDL Implicit Net warning at top.sv(53): created implicit net for \"p1_start_debounced\"" {  } { { "top.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750572363814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2_start_debounced top.sv(53) " "Verilog HDL Implicit Net warning at top.sv(53): created implicit net for \"p2_start_debounced\"" {  } { { "top.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750572363814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "move_valid top.sv(54) " "Verilog HDL Implicit Net warning at top.sv(54): created implicit net for \"move_valid\"" {  } { { "top.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750572363814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "winner_found top.sv(54) " "Verilog HDL Implicit Net warning at top.sv(54): created implicit net for \"winner_found\"" {  } { { "top.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750572363814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "board_full top.sv(54) " "Verilog HDL Implicit Net warning at top.sv(54): created implicit net for \"board_full\"" {  } { { "top.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750572363814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timer_done top.sv(54) " "Verilog HDL Implicit Net warning at top.sv(54): created implicit net for \"timer_done\"" {  } { { "top.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750572363814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_timer top.sv(55) " "Verilog HDL Implicit Net warning at top.sv(55): created implicit net for \"reset_timer\"" {  } { { "top.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750572363814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_led top.sv(55) " "Verilog HDL Implicit Net warning at top.sv(55): created implicit net for \"p1_led\"" {  } { { "top.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750572363814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2_led top.sv(55) " "Verilog HDL Implicit Net warning at top.sv(55): created implicit net for \"p2_led\"" {  } { { "top.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750572363814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_over_led top.sv(55) " "Verilog HDL Implicit Net warning at top.sv(55): created implicit net for \"game_over_led\"" {  } { { "top.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750572363815 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado top.sv(56) " "Verilog HDL Implicit Net warning at top.sv(56): created implicit net for \"estado\"" {  } { { "top.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750572363815 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "random_move top.sv(56) " "Verilog HDL Implicit Net warning at top.sv(56): created implicit net for \"random_move\"" {  } { { "top.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750572363815 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "current_player top.sv(56) " "Verilog HDL Implicit Net warning at top.sv(56): created implicit net for \"current_player\"" {  } { { "top.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750572363815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1750572363863 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_game_over_state_active top.sv(34) " "Verilog HDL or VHDL warning at top.sv(34): object \"is_game_over_state_active\" assigned a value but never read" {  } { { "top.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1750572363864 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "top.sv" "vgapll" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "top.sv" "vgaCont" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connect4_fsm connect4_fsm:fsm " "Elaborating entity \"connect4_fsm\" for hierarchy \"connect4_fsm:fsm\"" {  } { { "top.sv" "fsm" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363885 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "conect4_fsm.sv(127) " "Verilog HDL Case Statement information at conect4_fsm.sv(127): all case item expressions in this case statement are onehot" {  } { { "conect4_fsm.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/conect4_fsm.sv" 127 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1750572363887 "|top|connect4_fsm:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startScreen startScreen:initialScreenDrawer " "Elaborating entity \"startScreen\" for hierarchy \"startScreen:initialScreenDrawer\"" {  } { { "top.sv" "initialScreenDrawer" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:cycle_counter_inst " "Elaborating entity \"Counter\" for hierarchy \"Counter:cycle_counter_inst\"" {  } { { "top.sv" "cycle_counter_inst" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm0 " "Elaborating entity \"arm\" for hierarchy \"arm:arm0\"" {  } { { "top.sv" "arm0" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm0\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm0\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/arm.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:arm0\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:arm0\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/controller.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm0\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm0\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/controller.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm0\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm0\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/condlogic.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm0\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm0\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/condlogic.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm0\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm0\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/arm.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm0\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm0\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm0\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm0\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/datapath.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm0\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:arm0\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/datapath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm0\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm0\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/datapath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:arm0\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:arm0\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/datapath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm0\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm0\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/datapath.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm0\|datapath:dp\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"arm:arm0\|datapath:dp\|alu:alu0\"" {  } { { "datapath.sv" "alu0" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/datapath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem0 " "Elaborating entity \"imem\" for hierarchy \"imem:imem0\"" {  } { { "top.sv" "imem0" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363922 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(9) " "Net \"RAM.data_a\" at imem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/imem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750572363923 "|top|imem:imem0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(9) " "Net \"RAM.waddr_a\" at imem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/imem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750572363923 "|top|imem:imem0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(9) " "Net \"RAM.we_a\" at imem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/imem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750572363923 "|top|imem:imem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem0 " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem0\"" {  } { { "top.sv" "dmem0" { Text "C:/Users/Gabriel/Desktop/Proyecto_final_funda/top.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750572363924 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1750572364125 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gabriel/Desktop/Proyecto_final_funda/output_files/proyecto_final_taller.map.smsg " "Generated suppressed messages file C:/Users/Gabriel/Desktop/Proyecto_final_funda/output_files/proyecto_final_taller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1750572364190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750572364217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 22 00:06:04 2025 " "Processing ended: Sun Jun 22 00:06:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750572364217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750572364217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750572364217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1750572364217 ""}
