library ieee;
use ieee.std_logic_1164.all;


entity mux2 is
port(
		a0, a1, a2, a3 : in std_logic_vector(7 downto 0 );
		m : out std_logic_vector (7 downto 0);
		sel_I: in std_logic_vector (1 downto 0)
);
end mux2;

architecture arch of mux2 is
begin
		with sel_I select
		m <= 	a0 when "00",
				a1 when "01",
				a2 when "10",
				a3 when "11";
	
	
end arch;