// Seed: 2885741991
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input wor id_2,
    input tri1 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wand id_6,
    input tri id_7,
    input wand id_8,
    output wand id_9,
    output uwire id_10,
    input tri0 id_11,
    output supply1 id_12
);
  logic [7:0] id_14;
  wor id_15;
  logic [7:0] id_16, id_17, id_18, id_19 = id_14;
  assign id_15 = 1;
  assign id_6  = 1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
