// Seed: 3417059550
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd59
) (
    output wand id_0
);
  wire id_2;
  wire _id_3, id_4, id_5, id_6[-1 : id_3];
  parameter id_7 = 1;
  module_0 modCall_1 ();
  logic id_8;
  ;
  assign id_8 = id_5;
  logic [-1 'h0 : id_3] id_9;
endmodule
module module_2 #(
    parameter id_1 = 32'd69,
    parameter id_2 = 32'd98,
    parameter id_3 = 32'd4
) (
    input  tri1  id_0,
    output tri1  _id_1[(  id_2  ) : id_2],
    input  wire  _id_2,
    input  uwire _id_3
);
  wire [1 : id_3] id_5[-1 : id_1];
  module_0 modCall_1 ();
  wire id_6;
  logic id_7, id_8;
  assign id_8 = -1'b0;
  parameter id_9 = 1;
  assign id_5 = id_0;
endmodule
