[13:26:19.383] <TB1>     INFO: *** Welcome to pxar ***
[13:26:19.383] <TB1>     INFO: *** Today: 2016/04/21
[13:26:19.390] <TB1>     INFO: *** Version: b2a7-dirty
[13:26:19.390] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C15.dat
[13:26:19.391] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:26:19.391] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//defaultMaskFile.dat
[13:26:19.391] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters_C15.dat
[13:26:19.468] <TB1>     INFO:         clk: 4
[13:26:19.468] <TB1>     INFO:         ctr: 4
[13:26:19.468] <TB1>     INFO:         sda: 19
[13:26:19.468] <TB1>     INFO:         tin: 9
[13:26:19.468] <TB1>     INFO:         level: 15
[13:26:19.468] <TB1>     INFO:         triggerdelay: 0
[13:26:19.468] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:26:19.468] <TB1>     INFO: Log level: DEBUG
[13:26:19.478] <TB1>     INFO: Found DTB DTB_WRECOM
[13:26:19.487] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:26:19.490] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:26:19.492] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:26:21.050] <TB1>     INFO: DUT info: 
[13:26:21.050] <TB1>     INFO: The DUT currently contains the following objects:
[13:26:21.051] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:26:21.051] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:26:21.051] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:26:21.051] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:26:21.051] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:26:21.051] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:26:21.051] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:26:21.051] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:26:21.051] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:26:21.051] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:26:21.051] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:26:21.051] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:21.051] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:26:21.052] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:26:21.053] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:26:21.054] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:26:21.054] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:26:21.054] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:26:21.054] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:26:21.054] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:26:21.054] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:26:21.054] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:26:21.054] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:26:21.054] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:26:21.054] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:26:21.054] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:26:21.056] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29802496
[13:26:21.056] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xb85f90
[13:26:21.057] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xafc770
[13:26:21.057] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f6cd9d94010
[13:26:21.057] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f6cdffff510
[13:26:21.057] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29868032 fPxarMemory = 0x7f6cd9d94010
[13:26:21.058] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 364.2mA
[13:26:21.059] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 470.3mA
[13:26:21.059] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[13:26:21.059] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:26:21.459] <TB1>     INFO: enter 'restricted' command line mode
[13:26:21.459] <TB1>     INFO: enter test to run
[13:26:21.460] <TB1>     INFO:   test: FPIXTest no parameter change
[13:26:21.460] <TB1>     INFO:   running: fpixtest
[13:26:21.460] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:26:21.463] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:26:21.463] <TB1>     INFO: ######################################################################
[13:26:21.463] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:26:21.463] <TB1>     INFO: ######################################################################
[13:26:21.466] <TB1>     INFO: ######################################################################
[13:26:21.466] <TB1>     INFO: PixTestPretest::doTest()
[13:26:21.466] <TB1>     INFO: ######################################################################
[13:26:21.469] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:21.469] <TB1>     INFO:    PixTestPretest::programROC() 
[13:26:21.469] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:39.486] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:26:39.486] <TB1>     INFO: IA differences per ROC:  16.9 17.7 16.1 16.1 17.7 20.9 17.7 17.7 20.1 17.7 17.7 16.9 18.5 19.3 18.5 19.3
[13:26:39.561] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:39.561] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:26:39.561] <TB1>     INFO:    ----------------------------------------------------------------------
[13:26:39.664] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[13:26:39.766] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.1188 mA
[13:26:39.867] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  89 Ia 24.5188 mA
[13:26:39.968] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  87 Ia 24.5188 mA
[13:26:40.069] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  85 Ia 23.7188 mA
[13:26:40.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  87 Ia 24.5188 mA
[13:26:40.270] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  85 Ia 23.7188 mA
[13:26:40.372] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  87 Ia 24.5188 mA
[13:26:40.473] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  85 Ia 24.5188 mA
[13:26:40.573] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  83 Ia 23.7188 mA
[13:26:40.674] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  85 Ia 23.7188 mA
[13:26:40.775] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  87 Ia 24.5188 mA
[13:26:40.876] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  85 Ia 23.7188 mA
[13:26:40.978] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.1188 mA
[13:26:41.078] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 25.3187 mA
[13:26:41.179] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  82 Ia 23.7188 mA
[13:26:41.280] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  84 Ia 23.7188 mA
[13:26:41.380] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  86 Ia 24.5188 mA
[13:26:41.481] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  84 Ia 24.5188 mA
[13:26:41.583] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  82 Ia 23.7188 mA
[13:26:41.683] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  84 Ia 24.5188 mA
[13:26:41.784] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  82 Ia 23.7188 mA
[13:26:41.885] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  84 Ia 24.5188 mA
[13:26:41.986] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  82 Ia 23.7188 mA
[13:26:42.088] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  84 Ia 24.5188 mA
[13:26:42.189] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 20.5187 mA
[13:26:42.290] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  99 Ia 25.3187 mA
[13:26:42.391] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  92 Ia 23.7188 mA
[13:26:42.492] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  94 Ia 24.5188 mA
[13:26:42.593] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  92 Ia 23.7188 mA
[13:26:42.693] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  94 Ia 23.7188 mA
[13:26:42.794] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  96 Ia 24.5188 mA
[13:26:42.894] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  94 Ia 24.5188 mA
[13:26:42.995] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  92 Ia 23.7188 mA
[13:26:43.096] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  94 Ia 23.7188 mA
[13:26:43.197] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  96 Ia 24.5188 mA
[13:26:43.298] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  94 Ia 23.7188 mA
[13:26:43.399] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 20.5187 mA
[13:26:43.500] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  99 Ia 25.3187 mA
[13:26:43.601] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  92 Ia 23.7188 mA
[13:26:43.702] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  94 Ia 24.5188 mA
[13:26:43.803] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  92 Ia 23.7188 mA
[13:26:43.904] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  94 Ia 23.7188 mA
[13:26:43.004] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  96 Ia 24.5188 mA
[13:26:44.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  94 Ia 23.7188 mA
[13:26:44.206] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  96 Ia 24.5188 mA
[13:26:44.306] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  94 Ia 23.7188 mA
[13:26:44.407] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  96 Ia 24.5188 mA
[13:26:44.508] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  94 Ia 24.5188 mA
[13:26:44.610] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.1188 mA
[13:26:44.711] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 25.3187 mA
[13:26:44.812] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  82 Ia 23.7188 mA
[13:26:44.912] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  84 Ia 24.5188 mA
[13:26:45.013] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  82 Ia 23.7188 mA
[13:26:45.114] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  84 Ia 23.7188 mA
[13:26:45.214] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  86 Ia 24.5188 mA
[13:26:45.315] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  84 Ia 24.5188 mA
[13:26:45.415] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  82 Ia 23.7188 mA
[13:26:45.516] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  84 Ia 24.5188 mA
[13:26:45.617] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  82 Ia 23.7188 mA
[13:26:45.717] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  84 Ia 23.7188 mA
[13:26:45.819] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 25.3187 mA
[13:26:45.920] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  71 Ia 23.7188 mA
[13:26:46.020] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  73 Ia 24.5188 mA
[13:26:46.121] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  71 Ia 24.5188 mA
[13:26:46.221] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  69 Ia 23.7188 mA
[13:26:46.322] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  71 Ia 23.7188 mA
[13:26:46.423] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  73 Ia 24.5188 mA
[13:26:46.523] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  71 Ia 24.5188 mA
[13:26:46.624] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  69 Ia 23.7188 mA
[13:26:46.725] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  71 Ia 23.7188 mA
[13:26:46.826] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  73 Ia 24.5188 mA
[13:26:46.927] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  71 Ia 24.5188 mA
[13:26:47.028] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.1188 mA
[13:26:47.129] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 24.5188 mA
[13:26:47.229] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  87 Ia 24.5188 mA
[13:26:47.330] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 23.7188 mA
[13:26:47.431] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  87 Ia 24.5188 mA
[13:26:47.531] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  85 Ia 23.7188 mA
[13:26:47.632] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  87 Ia 24.5188 mA
[13:26:47.733] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  85 Ia 23.7188 mA
[13:26:47.834] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  87 Ia 24.5188 mA
[13:26:47.934] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  85 Ia 24.5188 mA
[13:26:48.035] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  83 Ia 23.7188 mA
[13:26:48.136] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  85 Ia 24.5188 mA
[13:26:48.237] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.1188 mA
[13:26:48.338] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  89 Ia 24.5188 mA
[13:26:48.439] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  87 Ia 24.5188 mA
[13:26:48.541] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 23.7188 mA
[13:26:48.641] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  87 Ia 24.5188 mA
[13:26:48.742] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 24.5188 mA
[13:26:48.843] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  83 Ia 23.7188 mA
[13:26:48.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  85 Ia 23.7188 mA
[13:26:49.045] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  87 Ia 24.5188 mA
[13:26:49.146] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 23.7188 mA
[13:26:49.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  87 Ia 24.5188 mA
[13:26:49.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  85 Ia 24.5188 mA
[13:26:49.449] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 25.3187 mA
[13:26:49.550] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  71 Ia 23.7188 mA
[13:26:49.651] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  73 Ia 22.9188 mA
[13:26:49.751] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  80 Ia 25.3187 mA
[13:26:49.852] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  73 Ia 22.9188 mA
[13:26:49.953] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  80 Ia 25.3187 mA
[13:26:50.053] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  73 Ia 23.7188 mA
[13:26:50.154] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  75 Ia 23.7188 mA
[13:26:50.254] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  77 Ia 24.5188 mA
[13:26:50.355] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  75 Ia 23.7188 mA
[13:26:50.456] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  77 Ia 24.5188 mA
[13:26:50.557] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  75 Ia 23.7188 mA
[13:26:50.658] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.1188 mA
[13:26:50.759] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  89 Ia 24.5188 mA
[13:26:50.860] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  87 Ia 24.5188 mA
[13:26:50.960] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  85 Ia 24.5188 mA
[13:26:51.061] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  83 Ia 23.7188 mA
[13:26:51.162] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  85 Ia 23.7188 mA
[13:26:51.262] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  87 Ia 24.5188 mA
[13:26:51.363] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  85 Ia 23.7188 mA
[13:26:51.464] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  87 Ia 24.5188 mA
[13:26:51.565] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 23.7188 mA
[13:26:51.666] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  87 Ia 23.7188 mA
[13:26:51.767] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  89 Ia 24.5188 mA
[13:26:51.869] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.1188 mA
[13:26:51.970] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 25.3187 mA
[13:26:52.070] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  82 Ia 23.7188 mA
[13:26:52.171] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  84 Ia 23.7188 mA
[13:26:52.271] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  86 Ia 24.5188 mA
[13:26:52.372] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  84 Ia 24.5188 mA
[13:26:52.472] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  82 Ia 23.7188 mA
[13:26:52.573] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  84 Ia 23.7188 mA
[13:26:52.674] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  86 Ia 24.5188 mA
[13:26:52.775] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  84 Ia 23.7188 mA
[13:26:52.876] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  86 Ia 24.5188 mA
[13:26:52.976] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  84 Ia 23.7188 mA
[13:26:53.077] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 21.3187 mA
[13:26:53.178] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  94 Ia 25.3187 mA
[13:26:53.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  87 Ia 23.7188 mA
[13:26:53.380] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  89 Ia 23.7188 mA
[13:26:53.481] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  91 Ia 24.5188 mA
[13:26:53.582] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  89 Ia 23.7188 mA
[13:26:53.683] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  91 Ia 24.5188 mA
[13:26:53.784] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  89 Ia 23.7188 mA
[13:26:53.885] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  91 Ia 24.5188 mA
[13:26:53.985] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  89 Ia 24.5188 mA
[13:26:54.086] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  87 Ia 23.7188 mA
[13:26:54.187] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  89 Ia 23.7188 mA
[13:26:54.289] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.9188 mA
[13:26:54.390] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  85 Ia 24.5188 mA
[13:26:54.491] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  83 Ia 24.5188 mA
[13:26:54.591] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  81 Ia 23.7188 mA
[13:26:54.692] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  83 Ia 24.5188 mA
[13:26:54.792] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  81 Ia 23.7188 mA
[13:26:54.893] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  83 Ia 24.5188 mA
[13:26:54.994] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  81 Ia 23.7188 mA
[13:26:55.095] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  83 Ia 24.5188 mA
[13:26:55.196] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  81 Ia 23.7188 mA
[13:26:55.296] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  83 Ia 24.5188 mA
[13:26:55.397] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  81 Ia 23.7188 mA
[13:26:55.498] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.9188 mA
[13:26:55.599] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  85 Ia 25.3187 mA
[13:26:55.702] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  78 Ia 22.9188 mA
[13:26:55.803] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 25.3187 mA
[13:26:55.903] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 22.9188 mA
[13:26:55.004] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  85 Ia 25.3187 mA
[13:26:56.104] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  78 Ia 22.9188 mA
[13:26:56.205] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  85 Ia 25.3187 mA
[13:26:56.306] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 23.7188 mA
[13:26:56.407] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  80 Ia 24.5188 mA
[13:26:56.508] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  78 Ia 22.9188 mA
[13:26:56.608] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  85 Ia 25.3187 mA
[13:26:56.710] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.9188 mA
[13:26:56.811] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  85 Ia 25.3187 mA
[13:26:56.911] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  78 Ia 23.7188 mA
[13:26:57.012] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  80 Ia 23.7188 mA
[13:26:57.113] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  82 Ia 24.5188 mA
[13:26:57.214] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  80 Ia 23.7188 mA
[13:26:57.315] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  82 Ia 24.5188 mA
[13:26:57.415] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  80 Ia 23.7188 mA
[13:26:57.515] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  82 Ia 24.5188 mA
[13:26:57.617] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  80 Ia 23.7188 mA
[13:26:57.718] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  82 Ia 24.5188 mA
[13:26:57.818] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  80 Ia 23.7188 mA
[13:26:57.920] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.9188 mA
[13:26:58.020] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  85 Ia 25.3187 mA
[13:26:58.122] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  78 Ia 23.7188 mA
[13:26:58.222] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  80 Ia 24.5188 mA
[13:26:58.323] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  78 Ia 23.7188 mA
[13:26:58.423] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  80 Ia 24.5188 mA
[13:26:58.524] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  78 Ia 22.9188 mA
[13:26:58.625] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  85 Ia 25.3187 mA
[13:26:58.725] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  78 Ia 23.7188 mA
[13:26:58.825] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  80 Ia 24.5188 mA
[13:26:58.927] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  78 Ia 23.7188 mA
[13:26:59.027] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  80 Ia 24.5188 mA
[13:26:59.055] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  85
[13:26:59.055] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  84
[13:26:59.055] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  94
[13:26:59.055] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  94
[13:26:59.055] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  84
[13:26:59.055] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  71
[13:26:59.055] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  85
[13:26:59.055] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  85
[13:26:59.056] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  75
[13:26:59.056] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  89
[13:26:59.056] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  84
[13:26:59.056] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  89
[13:26:59.056] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  81
[13:26:59.056] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  85
[13:26:59.056] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[13:26:59.056] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  80
[13:27:00.880] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 391.5 mA = 24.4688 mA/ROC
[13:27:00.880] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  20.1  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  20.9  19.3  20.1
[13:27:00.913] <TB1>     INFO:    ----------------------------------------------------------------------
[13:27:00.913] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:27:00.913] <TB1>     INFO:    ----------------------------------------------------------------------
[13:27:01.048] <TB1>     INFO: Expecting 231680 events.
[13:27:09.232] <TB1>     INFO: 231680 events read in total (7466ms).
[13:27:09.386] <TB1>     INFO: Test took 8470ms.
[13:27:09.588] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 98 and Delta(CalDel) = 59
[13:27:09.592] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 112 and Delta(CalDel) = 60
[13:27:09.596] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 100 and Delta(CalDel) = 63
[13:27:09.599] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 106 and Delta(CalDel) = 62
[13:27:09.603] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 95 and Delta(CalDel) = 62
[13:27:09.606] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 84 and Delta(CalDel) = 57
[13:27:09.610] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 106 and Delta(CalDel) = 62
[13:27:09.613] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 95 and Delta(CalDel) = 60
[13:27:09.617] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 63
[13:27:09.621] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 97 and Delta(CalDel) = 61
[13:27:09.624] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 108 and Delta(CalDel) = 61
[13:27:09.628] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 105 and Delta(CalDel) = 60
[13:27:09.631] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 103 and Delta(CalDel) = 62
[13:27:09.635] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:27:09.639] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 100 and Delta(CalDel) = 63
[13:27:09.642] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 115 and Delta(CalDel) = 60
[13:27:09.683] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:27:09.718] <TB1>     INFO:    ----------------------------------------------------------------------
[13:27:09.718] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:27:09.718] <TB1>     INFO:    ----------------------------------------------------------------------
[13:27:09.854] <TB1>     INFO: Expecting 231680 events.
[13:27:18.079] <TB1>     INFO: 231680 events read in total (7510ms).
[13:27:18.084] <TB1>     INFO: Test took 8362ms.
[13:27:18.107] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[13:27:18.422] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[13:27:18.427] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31.5
[13:27:18.432] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:27:18.435] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:27:18.439] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29.5
[13:27:18.443] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 31
[13:27:18.447] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30
[13:27:18.452] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:27:18.455] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[13:27:18.459] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29
[13:27:18.462] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[13:27:18.465] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[13:27:18.469] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29.5
[13:27:18.472] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:27:18.476] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 30
[13:27:18.510] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:27:18.510] <TB1>     INFO: CalDel:      123   128   133   143   143   131   155   133   143   129   133   132   135   128   143   123
[13:27:18.510] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:27:18.513] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C0.dat
[13:27:18.514] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C1.dat
[13:27:18.514] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C2.dat
[13:27:18.514] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C3.dat
[13:27:18.514] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C4.dat
[13:27:18.514] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C5.dat
[13:27:18.514] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C6.dat
[13:27:18.515] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C7.dat
[13:27:18.515] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C8.dat
[13:27:18.515] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C9.dat
[13:27:18.515] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C10.dat
[13:27:18.515] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C11.dat
[13:27:18.515] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C12.dat
[13:27:18.515] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C13.dat
[13:27:18.515] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C14.dat
[13:27:18.515] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters_C15.dat
[13:27:18.516] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:27:18.516] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:27:18.516] <TB1>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[13:27:18.516] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:27:18.601] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:27:18.602] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:27:18.602] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:27:18.602] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:27:18.604] <TB1>     INFO: ######################################################################
[13:27:18.604] <TB1>     INFO: PixTestTiming::doTest()
[13:27:18.604] <TB1>     INFO: ######################################################################
[13:27:18.605] <TB1>     INFO:    ----------------------------------------------------------------------
[13:27:18.605] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:27:18.605] <TB1>     INFO:    ----------------------------------------------------------------------
[13:27:18.605] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:27:20.501] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:27:22.774] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:27:25.047] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:27:27.325] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:27:29.598] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:27:31.871] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:27:34.144] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:27:36.417] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:27:37.938] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:27:40.211] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:27:42.484] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:27:44.757] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:27:47.030] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:27:49.303] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:27:51.577] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:27:53.850] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:27:57.631] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:28:02.910] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:28:08.191] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:28:13.469] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:28:18.748] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:28:24.028] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:28:29.309] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:28:34.589] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:28:36.109] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:28:47.665] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:29:00.028] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:29:12.413] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:29:24.795] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:29:37.211] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:29:48.852] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:30:01.282] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:30:02.802] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:30:04.322] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:30:05.843] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:30:07.363] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:30:08.883] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:30:10.404] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:30:11.923] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:30:13.444] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:30:15.716] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:30:17.238] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:30:18.759] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:30:20.281] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:30:21.806] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:30:23.329] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:30:24.850] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:30:26.371] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:30:28.644] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:30:30.918] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:30:33.190] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:30:35.465] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:30:37.739] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:30:40.012] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:30:42.286] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:30:44.558] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:30:46.831] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:30:49.104] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:30:51.378] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:30:53.651] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:30:55.926] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:30:58.199] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:31:00.473] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:31:02.749] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:31:05.021] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:31:07.294] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:31:09.567] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:31:11.841] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:31:14.114] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:31:16.387] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:31:18.662] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:31:20.935] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:31:23.209] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:31:25.482] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:31:27.756] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:31:30.028] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:31:32.302] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:31:34.577] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:31:36.851] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:31:39.125] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:31:42.148] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:31:43.668] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:31:45.187] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:31:46.707] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:31:48.226] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:31:49.747] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:31:51.267] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:31:52.787] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:31:54.307] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:31:56.848] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:31:59.402] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:32:01.941] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:32:04.497] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:32:07.057] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:32:09.598] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:32:12.151] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:32:13.671] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:32:15.192] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:32:16.712] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:32:18.234] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:32:19.754] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:32:21.275] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:32:22.795] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:32:24.316] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:32:26.590] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:32:28.112] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:32:29.633] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:32:31.156] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:32:32.679] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:32:34.202] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:32:35.725] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:32:37.247] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:32:39.522] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:32:41.795] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:32:44.067] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:32:46.341] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:32:48.615] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:32:50.887] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:32:53.160] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:32:55.434] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:32:57.708] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:32:59.981] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:33:02.255] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:33:04.528] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:33:06.801] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:33:09.075] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:33:11.349] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:33:14.008] <TB1>     INFO: TBM Phase Settings: 240
[13:33:14.008] <TB1>     INFO: 400MHz Phase: 4
[13:33:14.008] <TB1>     INFO: 160MHz Phase: 7
[13:33:14.008] <TB1>     INFO: Functional Phase Area: 4
[13:33:14.011] <TB1>     INFO: Test took 355407 ms.
[13:33:14.011] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:33:14.011] <TB1>     INFO:    ----------------------------------------------------------------------
[13:33:14.011] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:33:14.011] <TB1>     INFO:    ----------------------------------------------------------------------
[13:33:14.011] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:33:16.655] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:33:20.055] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:33:23.831] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:33:27.606] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:33:31.382] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:33:35.158] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:33:38.934] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:33:45.342] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:33:48.371] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:33:49.891] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:33:51.412] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:33:52.932] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:33:54.452] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:33:55.972] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:33:57.497] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:34:01.650] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:34:04.674] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:34:06.193] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:34:08.469] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:34:10.742] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:34:13.015] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:34:15.289] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:34:17.563] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:34:21.715] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:34:24.739] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:34:26.447] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:34:28.720] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:34:30.994] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:34:33.267] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:34:35.541] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:34:37.815] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:34:41.972] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:34:44.001] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:34:46.520] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:34:48.793] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:34:51.084] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:34:53.362] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:34:55.646] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:34:57.919] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:35:02.070] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:35:05.096] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:35:06.615] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:35:08.889] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:35:11.162] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:35:13.435] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:35:15.708] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:35:17.983] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:35:22.135] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:35:25.168] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:35:26.688] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:35:28.961] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:35:31.234] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:35:33.508] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:35:35.782] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:35:38.056] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:35:42.209] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:35:45.232] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:35:46.752] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:35:48.271] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:35:49.792] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:35:51.311] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:35:52.831] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:35:54.352] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:35:58.886] <TB1>     INFO: ROC Delay Settings: 228
[13:35:58.886] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:35:58.886] <TB1>     INFO: ROC Port 0 Delay: 4
[13:35:58.886] <TB1>     INFO: ROC Port 1 Delay: 4
[13:35:58.886] <TB1>     INFO: Functional ROC Area: 5
[13:35:58.889] <TB1>     INFO: Test took 164878 ms.
[13:35:58.889] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:35:58.889] <TB1>     INFO:    ----------------------------------------------------------------------
[13:35:58.889] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:35:58.889] <TB1>     INFO:    ----------------------------------------------------------------------
[13:36:00.028] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e062 c000 a101 8040 41c8 41c9 41c8 41c8 41c8 41c9 41c8 41c9 e062 c000 
[13:36:00.028] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 a102 80b1 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[13:36:00.028] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 a103 80c0 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[13:36:00.028] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:36:14.110] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:14.110] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:36:28.215] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:28.215] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:36:42.375] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:42.375] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:36:56.479] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:56.479] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:37:10.493] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:10.493] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:37:24.487] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:24.487] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:37:38.663] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:38.663] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:37:52.609] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:52.609] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:38:06.661] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:06.661] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:38:20.817] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:21.196] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:21.210] <TB1>     INFO: Decoding statistics:
[13:38:21.210] <TB1>     INFO:   General information:
[13:38:21.210] <TB1>     INFO: 	 16bit words read:         240000000
[13:38:21.210] <TB1>     INFO: 	 valid events total:       20000000
[13:38:21.210] <TB1>     INFO: 	 empty events:             20000000
[13:38:21.210] <TB1>     INFO: 	 valid events with pixels: 0
[13:38:21.210] <TB1>     INFO: 	 valid pixel hits:         0
[13:38:21.210] <TB1>     INFO:   Event errors: 	           0
[13:38:21.210] <TB1>     INFO: 	 start marker:             0
[13:38:21.210] <TB1>     INFO: 	 stop marker:              0
[13:38:21.210] <TB1>     INFO: 	 overflow:                 0
[13:38:21.210] <TB1>     INFO: 	 invalid 5bit words:       0
[13:38:21.210] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:38:21.210] <TB1>     INFO:   TBM errors: 		           0
[13:38:21.210] <TB1>     INFO: 	 flawed TBM headers:       0
[13:38:21.210] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:38:21.210] <TB1>     INFO: 	 event ID mismatches:      0
[13:38:21.210] <TB1>     INFO:   ROC errors: 		           0
[13:38:21.210] <TB1>     INFO: 	 missing ROC header(s):    0
[13:38:21.210] <TB1>     INFO: 	 misplaced readback start: 0
[13:38:21.210] <TB1>     INFO:   Pixel decoding errors:	   0
[13:38:21.210] <TB1>     INFO: 	 pixel data incomplete:    0
[13:38:21.210] <TB1>     INFO: 	 pixel address:            0
[13:38:21.210] <TB1>     INFO: 	 pulse height fill bit:    0
[13:38:21.210] <TB1>     INFO: 	 buffer corruption:        0
[13:38:21.210] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:21.210] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:38:21.210] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:21.210] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:21.210] <TB1>     INFO:    Read back bit status: 1
[13:38:21.210] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:21.210] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:21.210] <TB1>     INFO:    Timings are good!
[13:38:21.210] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:21.210] <TB1>     INFO: Test took 142321 ms.
[13:38:21.210] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:38:21.210] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:38:21.211] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:38:21.211] <TB1>     INFO: PixTestTiming::doTest took 662609 ms.
[13:38:21.211] <TB1>     INFO: PixTestTiming::doTest() done
[13:38:21.211] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:38:21.211] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:38:21.211] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:38:21.211] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:38:21.211] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:38:21.212] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:38:21.212] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:38:21.562] <TB1>     INFO: ######################################################################
[13:38:21.562] <TB1>     INFO: PixTestAlive::doTest()
[13:38:21.562] <TB1>     INFO: ######################################################################
[13:38:21.565] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:21.565] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:38:21.565] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:21.567] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:38:21.915] <TB1>     INFO: Expecting 41600 events.
[13:38:26.007] <TB1>     INFO: 41600 events read in total (3376ms).
[13:38:26.008] <TB1>     INFO: Test took 4441ms.
[13:38:26.017] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:26.017] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:38:26.017] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:38:26.391] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:38:26.391] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
[13:38:26.391] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
[13:38:26.394] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:26.394] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:38:26.394] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:26.395] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:38:26.739] <TB1>     INFO: Expecting 41600 events.
[13:38:29.708] <TB1>     INFO: 41600 events read in total (2254ms).
[13:38:29.709] <TB1>     INFO: Test took 3314ms.
[13:38:29.709] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:29.709] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:38:29.709] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:38:29.709] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:38:30.111] <TB1>     INFO: PixTestAlive::maskTest() done
[13:38:30.111] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:38:30.114] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:30.114] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:38:30.114] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:30.116] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:38:30.464] <TB1>     INFO: Expecting 41600 events.
[13:38:34.537] <TB1>     INFO: 41600 events read in total (3358ms).
[13:38:34.538] <TB1>     INFO: Test took 4422ms.
[13:38:34.546] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:34.546] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:38:34.547] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:38:34.915] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:38:34.915] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:38:34.916] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:38:34.916] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:38:34.925] <TB1>     INFO: ######################################################################
[13:38:34.925] <TB1>     INFO: PixTestTrim::doTest()
[13:38:34.926] <TB1>     INFO: ######################################################################
[13:38:34.929] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:34.929] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:38:34.930] <TB1>     INFO:    ----------------------------------------------------------------------
[13:38:35.007] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:38:35.007] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:38:35.044] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:38:35.044] <TB1>     INFO:     run 1 of 1
[13:38:35.044] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:38:35.387] <TB1>     INFO: Expecting 5025280 events.
[13:39:20.499] <TB1>     INFO: 1392536 events read in total (44397ms).
[13:40:04.094] <TB1>     INFO: 2770728 events read in total (87992ms).
[13:40:48.599] <TB1>     INFO: 4157872 events read in total (132497ms).
[13:41:16.134] <TB1>     INFO: 5025280 events read in total (160032ms).
[13:41:16.178] <TB1>     INFO: Test took 161134ms.
[13:41:16.241] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:16.370] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:17.829] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:19.353] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:20.803] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:22.237] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:23.685] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:25.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:26.549] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:28.011] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:29.468] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:30.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:32.319] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:33.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:35.260] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:36.719] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:38.179] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:39.649] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223330304
[13:41:39.652] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7944 minThrLimit = 96.7934 minThrNLimit = 121.068 -> result = 96.7944 -> 96
[13:41:39.653] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.814 minThrLimit = 107.809 minThrNLimit = 140.504 -> result = 107.814 -> 107
[13:41:39.653] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.62 minThrLimit = 101.612 minThrNLimit = 124.398 -> result = 101.62 -> 101
[13:41:39.654] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1922 minThrLimit = 96.1892 minThrNLimit = 117.577 -> result = 96.1922 -> 96
[13:41:39.654] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7464 minThrLimit = 99.7078 minThrNLimit = 122.454 -> result = 99.7464 -> 99
[13:41:39.655] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.3453 minThrLimit = 95.3363 minThrNLimit = 119.51 -> result = 95.3453 -> 95
[13:41:39.656] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4748 minThrLimit = 94.3452 minThrNLimit = 115.451 -> result = 94.4748 -> 94
[13:41:39.659] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.9608 minThrLimit = 96.9572 minThrNLimit = 122.089 -> result = 96.9608 -> 96
[13:41:39.659] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.602 minThrLimit = 100.561 minThrNLimit = 124.91 -> result = 100.602 -> 100
[13:41:39.659] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9524 minThrLimit = 89.9449 minThrNLimit = 111.543 -> result = 89.9524 -> 89
[13:41:39.660] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0329 minThrLimit = 92.9876 minThrNLimit = 121.69 -> result = 93.0329 -> 93
[13:41:39.660] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.179 minThrLimit = 106.056 minThrNLimit = 131.609 -> result = 106.179 -> 106
[13:41:39.661] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9105 minThrLimit = 98.8762 minThrNLimit = 124.274 -> result = 98.9105 -> 98
[13:41:39.661] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2142 minThrLimit = 97.1684 minThrNLimit = 123.568 -> result = 97.2142 -> 97
[13:41:39.662] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.3621 minThrLimit = 95.3523 minThrNLimit = 119.844 -> result = 95.3621 -> 95
[13:41:39.662] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.435 minThrLimit = 104.394 minThrNLimit = 129.501 -> result = 104.435 -> 104
[13:41:39.662] <TB1>     INFO: ROC 0 VthrComp = 96
[13:41:39.662] <TB1>     INFO: ROC 1 VthrComp = 107
[13:41:39.662] <TB1>     INFO: ROC 2 VthrComp = 101
[13:41:39.662] <TB1>     INFO: ROC 3 VthrComp = 96
[13:41:39.662] <TB1>     INFO: ROC 4 VthrComp = 99
[13:41:39.663] <TB1>     INFO: ROC 5 VthrComp = 95
[13:41:39.663] <TB1>     INFO: ROC 6 VthrComp = 94
[13:41:39.663] <TB1>     INFO: ROC 7 VthrComp = 96
[13:41:39.663] <TB1>     INFO: ROC 8 VthrComp = 100
[13:41:39.663] <TB1>     INFO: ROC 9 VthrComp = 89
[13:41:39.663] <TB1>     INFO: ROC 10 VthrComp = 93
[13:41:39.663] <TB1>     INFO: ROC 11 VthrComp = 106
[13:41:39.663] <TB1>     INFO: ROC 12 VthrComp = 98
[13:41:39.663] <TB1>     INFO: ROC 13 VthrComp = 97
[13:41:39.663] <TB1>     INFO: ROC 14 VthrComp = 95
[13:41:39.663] <TB1>     INFO: ROC 15 VthrComp = 104
[13:41:39.663] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:41:39.663] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:41:39.682] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:39.682] <TB1>     INFO:     run 1 of 1
[13:41:39.682] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:40.026] <TB1>     INFO: Expecting 5025280 events.
[13:42:16.139] <TB1>     INFO: 887832 events read in total (35398ms).
[13:42:51.616] <TB1>     INFO: 1774824 events read in total (70875ms).
[13:43:29.604] <TB1>     INFO: 2660848 events read in total (108863ms).
[13:44:04.734] <TB1>     INFO: 3537328 events read in total (143993ms).
[13:44:39.381] <TB1>     INFO: 4408824 events read in total (178640ms).
[13:45:04.152] <TB1>     INFO: 5025280 events read in total (203411ms).
[13:45:04.228] <TB1>     INFO: Test took 204547ms.
[13:45:04.409] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:04.776] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:06.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:07.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:09.486] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:11.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:12.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:14.212] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:15.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:17.378] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:18.947] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:20.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:22.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:23.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:25.241] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:26.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:28.408] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:29.979] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236769280
[13:45:29.983] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.5091 for pixel 3/7 mean/min/max = 44.6574/32.7589/56.5558
[13:45:29.983] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.858 for pixel 48/2 mean/min/max = 46.0631/35.2276/56.8986
[13:45:29.984] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.3926 for pixel 18/54 mean/min/max = 44.3413/31.8294/56.8532
[13:45:29.984] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 61.3257 for pixel 20/3 mean/min/max = 46.7912/32.1494/61.433
[13:45:29.985] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.164 for pixel 14/3 mean/min/max = 45.1618/32.1168/58.2068
[13:45:29.985] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.7518 for pixel 5/78 mean/min/max = 45.088/33.2171/56.9589
[13:45:29.985] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 61.9338 for pixel 14/8 mean/min/max = 47.197/32.224/62.1701
[13:45:29.986] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.7125 for pixel 0/12 mean/min/max = 44.4923/33.094/55.8906
[13:45:29.986] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.9278 for pixel 0/78 mean/min/max = 45.5846/31.9033/59.2659
[13:45:29.986] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.6997 for pixel 6/23 mean/min/max = 46.5588/34.3646/58.7529
[13:45:29.987] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.4957 for pixel 0/26 mean/min/max = 45.1757/32.5226/57.8288
[13:45:29.987] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.374 for pixel 17/8 mean/min/max = 47.0667/34.6525/59.4809
[13:45:29.988] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.0615 for pixel 15/28 mean/min/max = 44.6785/32.1989/57.1582
[13:45:29.988] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.8435 for pixel 23/11 mean/min/max = 43.8669/31.8484/55.8853
[13:45:29.988] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.9479 for pixel 51/3 mean/min/max = 45.697/32.3081/59.0859
[13:45:29.989] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.5991 for pixel 10/10 mean/min/max = 46.4984/34.3931/58.6037
[13:45:29.989] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:30.121] <TB1>     INFO: Expecting 411648 events.
[13:45:37.802] <TB1>     INFO: 411648 events read in total (6966ms).
[13:45:37.813] <TB1>     INFO: Expecting 411648 events.
[13:45:45.433] <TB1>     INFO: 411648 events read in total (6956ms).
[13:45:45.442] <TB1>     INFO: Expecting 411648 events.
[13:45:53.026] <TB1>     INFO: 411648 events read in total (6920ms).
[13:45:53.038] <TB1>     INFO: Expecting 411648 events.
[13:46:00.587] <TB1>     INFO: 411648 events read in total (6886ms).
[13:46:00.601] <TB1>     INFO: Expecting 411648 events.
[13:46:08.195] <TB1>     INFO: 411648 events read in total (6935ms).
[13:46:08.213] <TB1>     INFO: Expecting 411648 events.
[13:46:15.853] <TB1>     INFO: 411648 events read in total (6984ms).
[13:46:15.872] <TB1>     INFO: Expecting 411648 events.
[13:46:23.485] <TB1>     INFO: 411648 events read in total (6959ms).
[13:46:23.507] <TB1>     INFO: Expecting 411648 events.
[13:46:31.067] <TB1>     INFO: 411648 events read in total (6911ms).
[13:46:31.090] <TB1>     INFO: Expecting 411648 events.
[13:46:38.638] <TB1>     INFO: 411648 events read in total (6895ms).
[13:46:38.664] <TB1>     INFO: Expecting 411648 events.
[13:46:46.271] <TB1>     INFO: 411648 events read in total (6958ms).
[13:46:46.299] <TB1>     INFO: Expecting 411648 events.
[13:46:53.945] <TB1>     INFO: 411648 events read in total (7000ms).
[13:46:53.977] <TB1>     INFO: Expecting 411648 events.
[13:47:01.546] <TB1>     INFO: 411648 events read in total (6928ms).
[13:47:01.582] <TB1>     INFO: Expecting 411648 events.
[13:47:09.132] <TB1>     INFO: 411648 events read in total (6912ms).
[13:47:09.168] <TB1>     INFO: Expecting 411648 events.
[13:47:16.756] <TB1>     INFO: 411648 events read in total (6949ms).
[13:47:16.796] <TB1>     INFO: Expecting 411648 events.
[13:47:24.306] <TB1>     INFO: 411648 events read in total (6881ms).
[13:47:24.348] <TB1>     INFO: Expecting 411648 events.
[13:47:31.934] <TB1>     INFO: 411648 events read in total (6952ms).
[13:47:31.978] <TB1>     INFO: Test took 121989ms.
[13:47:32.484] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0087 < 35 for itrim = 103; old thr = 33.7914 ... break
[13:47:32.525] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0248 < 35 for itrim = 99; old thr = 34.1099 ... break
[13:47:32.559] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0126 < 35 for itrim = 102; old thr = 33.7155 ... break
[13:47:32.595] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7893 < 35 for itrim+1 = 115; old thr = 34.4106 ... break
[13:47:32.632] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.592 < 35 for itrim = 109; old thr = 33.9403 ... break
[13:47:32.673] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0587 < 35 for itrim = 104; old thr = 34.6631 ... break
[13:47:32.709] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.236 < 35 for itrim = 126; old thr = 34.3175 ... break
[13:47:32.742] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5456 < 35 for itrim = 93; old thr = 33.6645 ... break
[13:47:32.773] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2779 < 35 for itrim = 110; old thr = 34.2463 ... break
[13:47:32.810] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6376 < 35 for itrim+1 = 105; old thr = 34.3878 ... break
[13:47:32.852] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4473 < 35 for itrim = 104; old thr = 33.8242 ... break
[13:47:32.885] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.389 < 35 for itrim = 105; old thr = 34.3118 ... break
[13:47:32.924] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3762 < 35 for itrim = 106; old thr = 34.3894 ... break
[13:47:32.971] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6556 < 35 for itrim+1 = 112; old thr = 34.4756 ... break
[13:47:33.004] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7363 < 35 for itrim+1 = 100; old thr = 34.4678 ... break
[13:47:33.044] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3264 < 35 for itrim+1 = 114; old thr = 34.3859 ... break
[13:47:33.120] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:47:33.133] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:47:33.133] <TB1>     INFO:     run 1 of 1
[13:47:33.133] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:33.482] <TB1>     INFO: Expecting 5025280 events.
[13:48:09.202] <TB1>     INFO: 871344 events read in total (35005ms).
[13:48:44.416] <TB1>     INFO: 1741832 events read in total (70219ms).
[13:49:22.535] <TB1>     INFO: 2611744 events read in total (108339ms).
[13:49:57.858] <TB1>     INFO: 3471304 events read in total (143661ms).
[13:50:33.904] <TB1>     INFO: 4326592 events read in total (179708ms).
[13:51:02.920] <TB1>     INFO: 5025280 events read in total (208723ms).
[13:51:03.005] <TB1>     INFO: Test took 209873ms.
[13:51:03.188] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:03.566] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:05.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:06.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:08.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:09.913] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:11.525] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:13.086] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:14.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:16.191] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:17.728] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:19.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:20.855] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:22.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:24.024] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:25.608] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:27.194] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:28.738] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254816256
[13:51:28.739] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.633767 .. 113.017147
[13:51:28.814] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 123 (-1/-1) hits flags = 528 (plus default)
[13:51:28.824] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:51:28.824] <TB1>     INFO:     run 1 of 1
[13:51:28.824] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:29.170] <TB1>     INFO: Expecting 3860480 events.
[13:52:06.976] <TB1>     INFO: 885152 events read in total (37092ms).
[13:52:42.423] <TB1>     INFO: 1771256 events read in total (72540ms).
[13:53:19.562] <TB1>     INFO: 2655264 events read in total (109678ms).
[13:53:56.159] <TB1>     INFO: 3533520 events read in total (146275ms).
[13:54:10.996] <TB1>     INFO: 3860480 events read in total (161113ms).
[13:54:11.054] <TB1>     INFO: Test took 162231ms.
[13:54:11.199] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:11.503] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:13.097] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:14.561] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:16.019] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:17.487] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:18.945] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:20.375] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:21.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:23.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:24.722] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:26.170] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:27.608] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:29.070] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:30.517] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:31.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:33.420] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:34.865] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252948480
[13:54:34.951] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.053375 .. 83.949954
[13:54:35.027] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 93 (-1/-1) hits flags = 528 (plus default)
[13:54:35.038] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:35.038] <TB1>     INFO:     run 1 of 1
[13:54:35.038] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:35.385] <TB1>     INFO: Expecting 2862080 events.
[13:55:12.186] <TB1>     INFO: 933872 events read in total (36087ms).
[13:55:47.726] <TB1>     INFO: 1867656 events read in total (71628ms).
[13:56:23.865] <TB1>     INFO: 2799792 events read in total (107766ms).
[13:56:26.651] <TB1>     INFO: 2862080 events read in total (110553ms).
[13:56:26.688] <TB1>     INFO: Test took 111651ms.
[13:56:26.779] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:26.973] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:28.246] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:29.520] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:30.793] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:32.059] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:33.328] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:34.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:35.867] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:37.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:38.410] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:39.685] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:40.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:42.254] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:43.532] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:44.803] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:46.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:47.375] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 369975296
[13:56:47.465] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.749056 .. 69.861196
[13:56:47.549] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 79 (-1/-1) hits flags = 528 (plus default)
[13:56:47.559] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:47.559] <TB1>     INFO:     run 1 of 1
[13:56:47.559] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:47.911] <TB1>     INFO: Expecting 2263040 events.
[13:57:25.552] <TB1>     INFO: 952408 events read in total (36926ms).
[13:58:02.417] <TB1>     INFO: 1904256 events read in total (73792ms).
[13:58:16.468] <TB1>     INFO: 2263040 events read in total (87843ms).
[13:58:16.503] <TB1>     INFO: Test took 88945ms.
[13:58:16.576] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:16.734] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:17.915] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:19.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:20.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:21.471] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:22.658] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:23.888] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:25.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:26.357] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:27.591] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:28.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:30.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:31.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:32.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:33.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:35.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:36.364] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 367353856
[13:58:36.445] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.118587 .. 69.861196
[13:58:36.523] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 79 (-1/-1) hits flags = 528 (plus default)
[13:58:36.534] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:36.534] <TB1>     INFO:     run 1 of 1
[13:58:36.534] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:36.882] <TB1>     INFO: Expecting 2129920 events.
[13:59:14.063] <TB1>     INFO: 926144 events read in total (36466ms).
[13:59:50.441] <TB1>     INFO: 1852080 events read in total (72845ms).
[14:00:01.175] <TB1>     INFO: 2129920 events read in total (83579ms).
[14:00:01.214] <TB1>     INFO: Test took 84681ms.
[14:00:01.288] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:01.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:02.621] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:03.810] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:04.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:06.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:07.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:08.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:09.732] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:10.915] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:12.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:13.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:14.472] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:15.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:16.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:18.009] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:19.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:20.468] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 435744768
[14:00:20.554] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:00:20.554] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:00:20.565] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:20.565] <TB1>     INFO:     run 1 of 1
[14:00:20.565] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:20.909] <TB1>     INFO: Expecting 1364480 events.
[14:01:01.666] <TB1>     INFO: 1075960 events read in total (40042ms).
[14:01:12.629] <TB1>     INFO: 1364480 events read in total (51005ms).
[14:01:12.642] <TB1>     INFO: Test took 52077ms.
[14:01:12.675] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:12.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:13.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:14.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:15.670] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:16.650] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:17.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:18.619] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:19.587] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:20.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:21.544] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:22.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:23.622] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:24.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:25.659] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:26.650] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:27.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:28.602] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 435965952
[14:01:28.634] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C0.dat
[14:01:28.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C1.dat
[14:01:28.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C2.dat
[14:01:28.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C3.dat
[14:01:28.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C4.dat
[14:01:28.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C5.dat
[14:01:28.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C6.dat
[14:01:28.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C7.dat
[14:01:28.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C8.dat
[14:01:28.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C9.dat
[14:01:28.635] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C10.dat
[14:01:28.636] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C11.dat
[14:01:28.636] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C12.dat
[14:01:28.636] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C13.dat
[14:01:28.636] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C14.dat
[14:01:28.636] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C15.dat
[14:01:28.636] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C0.dat
[14:01:28.643] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C1.dat
[14:01:28.650] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C2.dat
[14:01:28.657] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C3.dat
[14:01:28.664] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C4.dat
[14:01:28.671] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C5.dat
[14:01:28.678] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C6.dat
[14:01:28.685] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C7.dat
[14:01:28.692] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C8.dat
[14:01:28.699] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C9.dat
[14:01:28.706] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C10.dat
[14:01:28.713] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C11.dat
[14:01:28.720] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C12.dat
[14:01:28.727] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C13.dat
[14:01:28.734] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C14.dat
[14:01:28.741] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//trimParameters35_C15.dat
[14:01:28.747] <TB1>     INFO: PixTestTrim::trimTest() done
[14:01:28.747] <TB1>     INFO: vtrim:     103  99 102 115 109 104 126  93 110 105 104 105 106 112 100 114 
[14:01:28.747] <TB1>     INFO: vthrcomp:   96 107 101  96  99  95  94  96 100  89  93 106  98  97  95 104 
[14:01:28.747] <TB1>     INFO: vcal mean:  34.96  35.00  34.98  34.98  34.97  34.98  35.01  35.00  34.98  35.00  35.01  34.99  34.99  34.98  34.96  35.00 
[14:01:28.747] <TB1>     INFO: vcal RMS:    0.82   0.79   0.84   0.87   0.90   0.78   0.92   0.77   0.86   0.83   0.80   0.85   0.83   0.86   0.85   0.81 
[14:01:28.747] <TB1>     INFO: bits mean:   9.71   8.94  10.13   9.25   9.68   9.17   9.40   9.33   9.54   8.85   8.97   8.87   9.61  10.45   9.17   8.95 
[14:01:28.747] <TB1>     INFO: bits RMS:    2.55   2.44   2.51   2.74   2.67   2.78   2.64   2.77   2.72   2.66   2.96   2.53   2.67   2.43   2.90   2.57 
[14:01:28.758] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:28.758] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:01:28.758] <TB1>     INFO:    ----------------------------------------------------------------------
[14:01:28.760] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:01:28.761] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:01:28.770] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:28.770] <TB1>     INFO:     run 1 of 1
[14:01:28.771] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:29.113] <TB1>     INFO: Expecting 4160000 events.
[14:02:16.465] <TB1>     INFO: 1166960 events read in total (46637ms).
[14:03:02.335] <TB1>     INFO: 2321710 events read in total (92507ms).
[14:03:48.763] <TB1>     INFO: 3461885 events read in total (138935ms).
[14:04:17.787] <TB1>     INFO: 4160000 events read in total (167960ms).
[14:04:17.852] <TB1>     INFO: Test took 169081ms.
[14:04:17.980] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:18.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:20.325] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:22.193] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:24.069] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:25.957] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:27.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:29.711] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:31.630] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:33.473] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:35.345] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:37.212] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:39.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:40.940] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:42.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:44.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:46.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:48.467] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 452829184
[14:04:48.468] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:04:48.545] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:04:48.545] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:04:48.556] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:04:48.556] <TB1>     INFO:     run 1 of 1
[14:04:48.556] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:48.904] <TB1>     INFO: Expecting 3432000 events.
[14:05:36.151] <TB1>     INFO: 1246495 events read in total (46532ms).
[14:06:24.486] <TB1>     INFO: 2469125 events read in total (94867ms).
[14:07:03.792] <TB1>     INFO: 3432000 events read in total (134173ms).
[14:07:03.833] <TB1>     INFO: Test took 135278ms.
[14:07:03.919] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:04.097] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:05.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:07.427] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:09.085] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:10.746] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:12.408] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:14.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:15.781] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:17.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:19.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:20.822] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:22.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:24.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:25.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:27.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:29.226] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:30.879] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 453001216
[14:07:30.881] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:07:30.954] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:07:30.955] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:07:30.966] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:07:30.966] <TB1>     INFO:     run 1 of 1
[14:07:30.966] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:31.309] <TB1>     INFO: Expecting 3203200 events.
[14:08:20.906] <TB1>     INFO: 1305025 events read in total (48882ms).
[14:09:10.246] <TB1>     INFO: 2577925 events read in total (98222ms).
[14:09:36.265] <TB1>     INFO: 3203200 events read in total (124241ms).
[14:09:36.306] <TB1>     INFO: Test took 125340ms.
[14:09:36.388] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:36.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:38.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:40.215] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:41.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:43.374] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:44.960] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:46.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:48.162] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:49.784] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:51.344] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:52.962] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:54.582] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:56.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:57.732] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:59.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:00.955] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:02.523] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 453001216
[14:10:02.524] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:10:02.597] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:10:02.597] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:10:02.608] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:10:02.608] <TB1>     INFO:     run 1 of 1
[14:10:02.608] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:02.951] <TB1>     INFO: Expecting 3203200 events.
[14:10:52.719] <TB1>     INFO: 1304355 events read in total (49053ms).
[14:11:42.226] <TB1>     INFO: 2576300 events read in total (98560ms).
[14:12:07.317] <TB1>     INFO: 3203200 events read in total (123651ms).
[14:12:07.352] <TB1>     INFO: Test took 124745ms.
[14:12:07.424] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:07.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:09.178] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:10.759] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:12.386] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:13.972] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:15.622] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:17.292] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:18.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:20.619] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:22.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:23.913] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:25.592] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:27.216] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:28.902] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:30.594] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:32.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:33.955] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 453001216
[14:12:33.956] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:12:34.031] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:12:34.031] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:12:34.042] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:12:34.042] <TB1>     INFO:     run 1 of 1
[14:12:34.042] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:34.391] <TB1>     INFO: Expecting 3203200 events.
[14:13:25.297] <TB1>     INFO: 1303530 events read in total (50191ms).
[14:14:14.002] <TB1>     INFO: 2574745 events read in total (99896ms).
[14:14:39.810] <TB1>     INFO: 3203200 events read in total (124704ms).
[14:14:39.843] <TB1>     INFO: Test took 125801ms.
[14:14:39.912] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:40.073] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:41.659] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:43.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:44.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:46.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:47.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:49.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:51.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:52.755] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:54.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:55.922] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:57.553] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:59.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:00.707] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:02.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:03.914] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:05.469] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 453001216
[14:15:05.471] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.53169, thr difference RMS: 1.57207
[14:15:05.471] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.3375, thr difference RMS: 1.48527
[14:15:05.471] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.65051, thr difference RMS: 1.43404
[14:15:05.471] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.64359, thr difference RMS: 1.45879
[14:15:05.472] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.07927, thr difference RMS: 1.79689
[14:15:05.472] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.05467, thr difference RMS: 1.69205
[14:15:05.472] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.41921, thr difference RMS: 1.52133
[14:15:05.472] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.373, thr difference RMS: 1.71249
[14:15:05.473] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.36693, thr difference RMS: 1.50605
[14:15:05.473] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.12703, thr difference RMS: 1.74013
[14:15:05.473] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.56694, thr difference RMS: 1.66056
[14:15:05.473] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 11.3109, thr difference RMS: 1.18234
[14:15:05.473] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.54568, thr difference RMS: 1.54523
[14:15:05.474] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.65674, thr difference RMS: 1.5878
[14:15:05.474] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.61454, thr difference RMS: 1.57468
[14:15:05.474] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.58506, thr difference RMS: 1.24999
[14:15:05.474] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.48433, thr difference RMS: 1.5639
[14:15:05.475] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.453, thr difference RMS: 1.51019
[14:15:05.475] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.73026, thr difference RMS: 1.41472
[14:15:05.475] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.67305, thr difference RMS: 1.461
[14:15:05.475] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.09787, thr difference RMS: 1.81899
[14:15:05.475] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.0296, thr difference RMS: 1.64837
[14:15:05.476] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.37835, thr difference RMS: 1.53001
[14:15:05.476] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.40646, thr difference RMS: 1.72865
[14:15:05.476] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.40564, thr difference RMS: 1.51071
[14:15:05.476] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.2092, thr difference RMS: 1.71582
[14:15:05.476] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.50826, thr difference RMS: 1.65514
[14:15:05.477] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 11.4388, thr difference RMS: 1.19653
[14:15:05.477] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.46919, thr difference RMS: 1.52389
[14:15:05.477] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.74658, thr difference RMS: 1.5862
[14:15:05.477] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.70137, thr difference RMS: 1.5753
[14:15:05.478] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.56897, thr difference RMS: 1.22781
[14:15:05.478] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.54734, thr difference RMS: 1.553
[14:15:05.478] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.6235, thr difference RMS: 1.49772
[14:15:05.478] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.94458, thr difference RMS: 1.42965
[14:15:05.478] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.65551, thr difference RMS: 1.46553
[14:15:05.479] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.18652, thr difference RMS: 1.79964
[14:15:05.479] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.02218, thr difference RMS: 1.64486
[14:15:05.479] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.33929, thr difference RMS: 1.51583
[14:15:05.479] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.59167, thr difference RMS: 1.70147
[14:15:05.479] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.53946, thr difference RMS: 1.48408
[14:15:05.480] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.28625, thr difference RMS: 1.73473
[14:15:05.480] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.50789, thr difference RMS: 1.65705
[14:15:05.480] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 11.71, thr difference RMS: 1.17314
[14:15:05.480] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.48719, thr difference RMS: 1.50534
[14:15:05.480] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.93036, thr difference RMS: 1.57933
[14:15:05.481] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.91099, thr difference RMS: 1.56482
[14:15:05.481] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.60339, thr difference RMS: 1.22676
[14:15:05.481] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.54932, thr difference RMS: 1.54129
[14:15:05.481] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.787, thr difference RMS: 1.49248
[14:15:05.481] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.147, thr difference RMS: 1.42288
[14:15:05.482] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.77738, thr difference RMS: 1.47199
[14:15:05.482] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.19519, thr difference RMS: 1.7776
[14:15:05.482] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.12872, thr difference RMS: 1.64706
[14:15:05.482] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.32608, thr difference RMS: 1.5167
[14:15:05.482] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.72276, thr difference RMS: 1.68065
[14:15:05.483] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.62187, thr difference RMS: 1.49907
[14:15:05.483] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.41664, thr difference RMS: 1.69976
[14:15:05.483] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.519, thr difference RMS: 1.65104
[14:15:05.483] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.9323, thr difference RMS: 1.15657
[14:15:05.483] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.43556, thr difference RMS: 1.53632
[14:15:05.483] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.09451, thr difference RMS: 1.57362
[14:15:05.484] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.06831, thr difference RMS: 1.5488
[14:15:05.484] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.71341, thr difference RMS: 1.22413
[14:15:05.595] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:15:05.597] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2190 seconds
[14:15:05.597] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:15:06.327] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:15:06.327] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:15:06.330] <TB1>     INFO: ######################################################################
[14:15:06.330] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:15:06.330] <TB1>     INFO: ######################################################################
[14:15:06.331] <TB1>     INFO:    ----------------------------------------------------------------------
[14:15:06.331] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:15:06.331] <TB1>     INFO:    ----------------------------------------------------------------------
[14:15:06.331] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:15:06.342] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:15:06.342] <TB1>     INFO:     run 1 of 1
[14:15:06.342] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:06.691] <TB1>     INFO: Expecting 59072000 events.
[14:15:36.105] <TB1>     INFO: 1073200 events read in total (28699ms).
[14:16:04.790] <TB1>     INFO: 2141400 events read in total (57384ms).
[14:16:33.490] <TB1>     INFO: 3210600 events read in total (86084ms).
[14:17:02.146] <TB1>     INFO: 4282600 events read in total (114740ms).
[14:17:30.953] <TB1>     INFO: 5351200 events read in total (143547ms).
[14:17:59.708] <TB1>     INFO: 6421800 events read in total (172302ms).
[14:18:28.400] <TB1>     INFO: 7492200 events read in total (200994ms).
[14:18:57.167] <TB1>     INFO: 8561000 events read in total (229761ms).
[14:19:26.068] <TB1>     INFO: 9632400 events read in total (258662ms).
[14:19:54.920] <TB1>     INFO: 10702200 events read in total (287514ms).
[14:20:23.734] <TB1>     INFO: 11770600 events read in total (316328ms).
[14:20:52.600] <TB1>     INFO: 12841000 events read in total (345194ms).
[14:21:21.485] <TB1>     INFO: 13911000 events read in total (374079ms).
[14:21:50.372] <TB1>     INFO: 14979600 events read in total (402966ms).
[14:22:19.244] <TB1>     INFO: 16050200 events read in total (431838ms).
[14:22:47.988] <TB1>     INFO: 17120400 events read in total (460582ms).
[14:23:16.703] <TB1>     INFO: 18188800 events read in total (489297ms).
[14:23:45.529] <TB1>     INFO: 19260000 events read in total (518123ms).
[14:24:14.440] <TB1>     INFO: 20330200 events read in total (547034ms).
[14:24:43.271] <TB1>     INFO: 21399000 events read in total (575865ms).
[14:25:12.330] <TB1>     INFO: 22471600 events read in total (604924ms).
[14:25:41.169] <TB1>     INFO: 23540000 events read in total (633763ms).
[14:26:10.083] <TB1>     INFO: 24608000 events read in total (662677ms).
[14:26:39.015] <TB1>     INFO: 25680400 events read in total (691609ms).
[14:27:07.917] <TB1>     INFO: 26749600 events read in total (720511ms).
[14:27:36.944] <TB1>     INFO: 27817800 events read in total (749538ms).
[14:28:05.845] <TB1>     INFO: 28890000 events read in total (778439ms).
[14:28:34.778] <TB1>     INFO: 29958400 events read in total (807372ms).
[14:29:03.734] <TB1>     INFO: 31027000 events read in total (836328ms).
[14:29:32.770] <TB1>     INFO: 32099600 events read in total (865364ms).
[14:30:01.785] <TB1>     INFO: 33168000 events read in total (894379ms).
[14:30:30.786] <TB1>     INFO: 34236200 events read in total (923380ms).
[14:30:59.701] <TB1>     INFO: 35308400 events read in total (952295ms).
[14:31:28.650] <TB1>     INFO: 36376800 events read in total (981244ms).
[14:31:57.525] <TB1>     INFO: 37444600 events read in total (1010119ms).
[14:32:26.503] <TB1>     INFO: 38515600 events read in total (1039097ms).
[14:32:55.587] <TB1>     INFO: 39584800 events read in total (1068181ms).
[14:33:24.647] <TB1>     INFO: 40653000 events read in total (1097241ms).
[14:33:53.629] <TB1>     INFO: 41723600 events read in total (1126223ms).
[14:34:22.650] <TB1>     INFO: 42793400 events read in total (1155244ms).
[14:34:51.630] <TB1>     INFO: 43861400 events read in total (1184224ms).
[14:35:20.686] <TB1>     INFO: 44930000 events read in total (1213280ms).
[14:35:49.735] <TB1>     INFO: 46001400 events read in total (1242329ms).
[14:36:18.756] <TB1>     INFO: 47069600 events read in total (1271350ms).
[14:36:47.561] <TB1>     INFO: 48137200 events read in total (1300155ms).
[14:37:15.819] <TB1>     INFO: 49206600 events read in total (1328413ms).
[14:37:43.837] <TB1>     INFO: 50276200 events read in total (1356431ms).
[14:38:12.165] <TB1>     INFO: 51343800 events read in total (1384759ms).
[14:38:40.449] <TB1>     INFO: 52411400 events read in total (1413043ms).
[14:39:07.692] <TB1>     INFO: 53481600 events read in total (1440286ms).
[14:39:36.123] <TB1>     INFO: 54550600 events read in total (1468717ms).
[14:40:04.516] <TB1>     INFO: 55617800 events read in total (1497110ms).
[14:40:32.983] <TB1>     INFO: 56685800 events read in total (1525577ms).
[14:41:01.434] <TB1>     INFO: 57757600 events read in total (1554028ms).
[14:41:29.841] <TB1>     INFO: 58826600 events read in total (1582435ms).
[14:41:36.660] <TB1>     INFO: 59072000 events read in total (1589254ms).
[14:41:36.681] <TB1>     INFO: Test took 1590339ms.
[14:41:36.738] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:36.872] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:36.872] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:38.012] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:38.012] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:39.159] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:39.159] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:40.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:40.327] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:41.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:41.512] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:42.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:42.679] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:43.824] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:43.824] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:44.997] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:44.997] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:46.166] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:46.167] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:47.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:47.347] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:48.508] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:48.508] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:49.678] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:49.678] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:50.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:50.860] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:52.065] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:52.065] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:53.283] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:53.283] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:54.506] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:54.506] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:41:55.736] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497631232
[14:41:55.765] <TB1>     INFO: PixTestScurves::scurves() done 
[14:41:55.765] <TB1>     INFO: Vcal mean:  35.10  35.10  35.09  35.06  35.07  35.06  35.11  35.09  35.03  35.09  35.06  35.08  35.11  35.06  35.10  35.05 
[14:41:55.765] <TB1>     INFO: Vcal RMS:    0.68   0.65   0.72   0.75   0.75   0.65   0.79   0.63   0.73   0.78   0.66   0.72   0.69   0.74   0.72   0.68 
[14:41:55.765] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:41:55.837] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:41:55.837] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:41:55.837] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:41:55.837] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:41:55.837] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:41:55.837] <TB1>     INFO: ######################################################################
[14:41:55.837] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:41:55.837] <TB1>     INFO: ######################################################################
[14:41:55.840] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:41:56.190] <TB1>     INFO: Expecting 41600 events.
[14:42:00.269] <TB1>     INFO: 41600 events read in total (3355ms).
[14:42:00.270] <TB1>     INFO: Test took 4430ms.
[14:42:00.279] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:00.279] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:42:00.279] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:42:00.287] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:42:00.287] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:42:00.287] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:42:00.287] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:42:00.626] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:42:00.970] <TB1>     INFO: Expecting 41600 events.
[14:42:05.095] <TB1>     INFO: 41600 events read in total (3410ms).
[14:42:05.096] <TB1>     INFO: Test took 4470ms.
[14:42:05.104] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:05.104] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:42:05.104] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:42:05.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.896
[14:42:05.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[14:42:05.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.611
[14:42:05.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[14:42:05.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.981
[14:42:05.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,15] phvalue 164
[14:42:05.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.867
[14:42:05.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 167
[14:42:05.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.692
[14:42:05.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[14:42:05.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.732
[14:42:05.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 166
[14:42:05.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.52
[14:42:05.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 173
[14:42:05.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.39
[14:42:05.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 171
[14:42:05.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.843
[14:42:05.110] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[14:42:05.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.51
[14:42:05.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[14:42:05.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.707
[14:42:05.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,16] phvalue 177
[14:42:05.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.87
[14:42:05.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 170
[14:42:05.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.262
[14:42:05.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[14:42:05.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.545
[14:42:05.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 175
[14:42:05.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.924
[14:42:05.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 167
[14:42:05.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.344
[14:42:05.111] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 181
[14:42:05.112] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:42:05.112] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:42:05.112] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:42:05.202] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:42:05.546] <TB1>     INFO: Expecting 41600 events.
[14:42:09.699] <TB1>     INFO: 41600 events read in total (3439ms).
[14:42:09.699] <TB1>     INFO: Test took 4498ms.
[14:42:09.708] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:09.708] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:42:09.708] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:42:09.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:42:09.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 47minph_roc = 8
[14:42:09.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.0519
[14:42:09.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 68
[14:42:09.713] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.3891
[14:42:09.713] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 81
[14:42:09.713] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.5708
[14:42:09.713] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 62
[14:42:09.713] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.3861
[14:42:09.713] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 64
[14:42:09.713] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.7383
[14:42:09.713] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 65
[14:42:09.713] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.9371
[14:42:09.713] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,13] phvalue 53
[14:42:09.713] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.2657
[14:42:09.713] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 76
[14:42:09.714] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.7199
[14:42:09.714] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 64
[14:42:09.714] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.1121
[14:42:09.714] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 53
[14:42:09.714] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.8104
[14:42:09.714] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 58
[14:42:09.714] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1056
[14:42:09.714] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 72
[14:42:09.714] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8227
[14:42:09.714] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,62] phvalue 72
[14:42:09.714] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7
[14:42:09.714] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 74
[14:42:09.715] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.4587
[14:42:09.715] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,50] phvalue 66
[14:42:09.715] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.7119
[14:42:09.715] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 57
[14:42:09.715] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.7777
[14:42:09.715] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [24 ,49] phvalue 66
[14:42:09.717] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 0 0
[14:42:10.125] <TB1>     INFO: Expecting 2560 events.
[14:42:11.084] <TB1>     INFO: 2560 events read in total (245ms).
[14:42:11.084] <TB1>     INFO: Test took 1367ms.
[14:42:11.085] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:11.085] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[14:42:11.592] <TB1>     INFO: Expecting 2560 events.
[14:42:12.550] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:12.551] <TB1>     INFO: Test took 1466ms.
[14:42:12.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:12.551] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 2 2
[14:42:13.058] <TB1>     INFO: Expecting 2560 events.
[14:42:14.016] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:14.017] <TB1>     INFO: Test took 1466ms.
[14:42:14.017] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:14.017] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 3 3
[14:42:14.525] <TB1>     INFO: Expecting 2560 events.
[14:42:15.483] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:15.483] <TB1>     INFO: Test took 1466ms.
[14:42:15.484] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:15.484] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 4 4
[14:42:15.992] <TB1>     INFO: Expecting 2560 events.
[14:42:16.950] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:16.950] <TB1>     INFO: Test took 1466ms.
[14:42:16.951] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:16.951] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 13, 5 5
[14:42:17.459] <TB1>     INFO: Expecting 2560 events.
[14:42:18.417] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:18.417] <TB1>     INFO: Test took 1466ms.
[14:42:18.419] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:18.419] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 6 6
[14:42:18.925] <TB1>     INFO: Expecting 2560 events.
[14:42:19.883] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:19.883] <TB1>     INFO: Test took 1464ms.
[14:42:19.883] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:19.883] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 7 7
[14:42:20.390] <TB1>     INFO: Expecting 2560 events.
[14:42:21.349] <TB1>     INFO: 2560 events read in total (244ms).
[14:42:21.349] <TB1>     INFO: Test took 1465ms.
[14:42:21.349] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:21.350] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 8 8
[14:42:21.857] <TB1>     INFO: Expecting 2560 events.
[14:42:22.816] <TB1>     INFO: 2560 events read in total (243ms).
[14:42:22.817] <TB1>     INFO: Test took 1467ms.
[14:42:22.818] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:22.818] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 9 9
[14:42:23.324] <TB1>     INFO: Expecting 2560 events.
[14:42:24.283] <TB1>     INFO: 2560 events read in total (244ms).
[14:42:24.283] <TB1>     INFO: Test took 1465ms.
[14:42:24.284] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:24.284] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 10 10
[14:42:24.791] <TB1>     INFO: Expecting 2560 events.
[14:42:25.750] <TB1>     INFO: 2560 events read in total (244ms).
[14:42:25.750] <TB1>     INFO: Test took 1466ms.
[14:42:25.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:25.750] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 62, 11 11
[14:42:26.258] <TB1>     INFO: Expecting 2560 events.
[14:42:27.215] <TB1>     INFO: 2560 events read in total (242ms).
[14:42:27.215] <TB1>     INFO: Test took 1465ms.
[14:42:27.215] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:27.215] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 12 12
[14:42:27.723] <TB1>     INFO: Expecting 2560 events.
[14:42:28.680] <TB1>     INFO: 2560 events read in total (242ms).
[14:42:28.680] <TB1>     INFO: Test took 1464ms.
[14:42:28.681] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:28.681] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 50, 13 13
[14:42:29.188] <TB1>     INFO: Expecting 2560 events.
[14:42:30.145] <TB1>     INFO: 2560 events read in total (242ms).
[14:42:30.145] <TB1>     INFO: Test took 1464ms.
[14:42:30.146] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:30.146] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 14 14
[14:42:30.654] <TB1>     INFO: Expecting 2560 events.
[14:42:31.613] <TB1>     INFO: 2560 events read in total (244ms).
[14:42:31.613] <TB1>     INFO: Test took 1466ms.
[14:42:31.613] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:31.613] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 24, 49, 15 15
[14:42:32.120] <TB1>     INFO: Expecting 2560 events.
[14:42:33.079] <TB1>     INFO: 2560 events read in total (244ms).
[14:42:33.079] <TB1>     INFO: Test took 1466ms.
[14:42:33.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:42:33.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[14:42:33.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:42:33.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:42:33.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[14:42:33.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:42:33.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC5
[14:42:33.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:42:33.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[14:42:33.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:42:33.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:42:33.079] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[14:42:33.080] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:42:33.080] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:42:33.080] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[14:42:33.080] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:42:33.080] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:42:33.082] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:33.588] <TB1>     INFO: Expecting 655360 events.
[14:42:45.304] <TB1>     INFO: 655360 events read in total (11001ms).
[14:42:45.316] <TB1>     INFO: Expecting 655360 events.
[14:42:56.886] <TB1>     INFO: 655360 events read in total (11011ms).
[14:42:56.901] <TB1>     INFO: Expecting 655360 events.
[14:43:08.452] <TB1>     INFO: 655360 events read in total (10989ms).
[14:43:08.471] <TB1>     INFO: Expecting 655360 events.
[14:43:20.005] <TB1>     INFO: 655360 events read in total (10977ms).
[14:43:20.029] <TB1>     INFO: Expecting 655360 events.
[14:43:31.603] <TB1>     INFO: 655360 events read in total (11019ms).
[14:43:31.632] <TB1>     INFO: Expecting 655360 events.
[14:43:43.203] <TB1>     INFO: 655360 events read in total (11029ms).
[14:43:43.235] <TB1>     INFO: Expecting 655360 events.
[14:43:54.819] <TB1>     INFO: 655360 events read in total (11044ms).
[14:43:54.856] <TB1>     INFO: Expecting 655360 events.
[14:44:06.464] <TB1>     INFO: 655360 events read in total (11071ms).
[14:44:06.508] <TB1>     INFO: Expecting 655360 events.
[14:44:18.109] <TB1>     INFO: 655360 events read in total (11068ms).
[14:44:18.153] <TB1>     INFO: Expecting 655360 events.
[14:44:29.809] <TB1>     INFO: 655360 events read in total (11123ms).
[14:44:29.860] <TB1>     INFO: Expecting 655360 events.
[14:44:41.572] <TB1>     INFO: 655360 events read in total (11186ms).
[14:44:41.625] <TB1>     INFO: Expecting 655360 events.
[14:44:53.279] <TB1>     INFO: 655360 events read in total (11124ms).
[14:44:53.338] <TB1>     INFO: Expecting 655360 events.
[14:45:05.010] <TB1>     INFO: 655360 events read in total (11145ms).
[14:45:05.075] <TB1>     INFO: Expecting 655360 events.
[14:45:16.735] <TB1>     INFO: 655360 events read in total (11135ms).
[14:45:16.802] <TB1>     INFO: Expecting 655360 events.
[14:45:28.489] <TB1>     INFO: 655360 events read in total (11160ms).
[14:45:28.560] <TB1>     INFO: Expecting 655360 events.
[14:45:40.216] <TB1>     INFO: 655360 events read in total (11130ms).
[14:45:40.290] <TB1>     INFO: Test took 187208ms.
[14:45:40.384] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:40.693] <TB1>     INFO: Expecting 655360 events.
[14:45:52.523] <TB1>     INFO: 655360 events read in total (11116ms).
[14:45:52.534] <TB1>     INFO: Expecting 655360 events.
[14:46:04.212] <TB1>     INFO: 655360 events read in total (11115ms).
[14:46:04.227] <TB1>     INFO: Expecting 655360 events.
[14:46:15.853] <TB1>     INFO: 655360 events read in total (11059ms).
[14:46:15.873] <TB1>     INFO: Expecting 655360 events.
[14:46:27.550] <TB1>     INFO: 655360 events read in total (11118ms).
[14:46:27.573] <TB1>     INFO: Expecting 655360 events.
[14:46:39.246] <TB1>     INFO: 655360 events read in total (11120ms).
[14:46:39.274] <TB1>     INFO: Expecting 655360 events.
[14:46:50.914] <TB1>     INFO: 655360 events read in total (11088ms).
[14:46:50.947] <TB1>     INFO: Expecting 655360 events.
[14:47:02.329] <TB1>     INFO: 655360 events read in total (10836ms).
[14:47:02.365] <TB1>     INFO: Expecting 655360 events.
[14:47:13.672] <TB1>     INFO: 655360 events read in total (10769ms).
[14:47:13.713] <TB1>     INFO: Expecting 655360 events.
[14:47:25.114] <TB1>     INFO: 655360 events read in total (10857ms).
[14:47:25.161] <TB1>     INFO: Expecting 655360 events.
[14:47:36.707] <TB1>     INFO: 655360 events read in total (11019ms).
[14:47:36.757] <TB1>     INFO: Expecting 655360 events.
[14:47:48.429] <TB1>     INFO: 655360 events read in total (11142ms).
[14:47:48.482] <TB1>     INFO: Expecting 655360 events.
[14:47:59.796] <TB1>     INFO: 655360 events read in total (10785ms).
[14:47:59.853] <TB1>     INFO: Expecting 655360 events.
[14:48:11.282] <TB1>     INFO: 655360 events read in total (10902ms).
[14:48:11.344] <TB1>     INFO: Expecting 655360 events.
[14:48:22.723] <TB1>     INFO: 655360 events read in total (10852ms).
[14:48:22.788] <TB1>     INFO: Expecting 655360 events.
[14:48:34.140] <TB1>     INFO: 655360 events read in total (10825ms).
[14:48:34.224] <TB1>     INFO: Expecting 655360 events.
[14:48:45.967] <TB1>     INFO: 655360 events read in total (11216ms).
[14:48:46.041] <TB1>     INFO: Test took 185657ms.
[14:48:46.212] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.213] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:48:46.213] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.213] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:48:46.213] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.214] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:48:46.214] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.214] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:48:46.214] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.215] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:48:46.215] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.215] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:48:46.215] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.215] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:48:46.215] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.216] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:48:46.216] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.216] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:48:46.216] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.217] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:48:46.217] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.217] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:48:46.217] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.217] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:48:46.217] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.218] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:48:46.218] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.218] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:48:46.218] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.219] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:48:46.219] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:48:46.219] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:48:46.219] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.226] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.233] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.240] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.247] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.254] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.261] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.268] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.275] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:48:46.282] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.289] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.296] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.303] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.310] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.316] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.323] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:48:46.330] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:48:46.337] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.344] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:48:46.351] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:48:46.378] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C0.dat
[14:48:46.378] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C1.dat
[14:48:46.379] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C2.dat
[14:48:46.379] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C3.dat
[14:48:46.379] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C4.dat
[14:48:46.379] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C5.dat
[14:48:46.379] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C6.dat
[14:48:46.379] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C7.dat
[14:48:46.379] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C8.dat
[14:48:46.379] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C9.dat
[14:48:46.380] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C10.dat
[14:48:46.380] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C11.dat
[14:48:46.380] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C12.dat
[14:48:46.380] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C13.dat
[14:48:46.380] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C14.dat
[14:48:46.380] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//dacParameters35_C15.dat
[14:48:46.729] <TB1>     INFO: Expecting 41600 events.
[14:48:50.551] <TB1>     INFO: 41600 events read in total (3107ms).
[14:48:50.551] <TB1>     INFO: Test took 4168ms.
[14:48:51.206] <TB1>     INFO: Expecting 41600 events.
[14:48:55.034] <TB1>     INFO: 41600 events read in total (3113ms).
[14:48:55.035] <TB1>     INFO: Test took 4173ms.
[14:48:55.694] <TB1>     INFO: Expecting 41600 events.
[14:48:59.516] <TB1>     INFO: 41600 events read in total (3107ms).
[14:48:59.517] <TB1>     INFO: Test took 4175ms.
[14:48:59.823] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:59.954] <TB1>     INFO: Expecting 2560 events.
[14:49:00.912] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:00.913] <TB1>     INFO: Test took 1090ms.
[14:49:00.914] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:01.421] <TB1>     INFO: Expecting 2560 events.
[14:49:02.377] <TB1>     INFO: 2560 events read in total (241ms).
[14:49:02.378] <TB1>     INFO: Test took 1464ms.
[14:49:02.381] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:02.887] <TB1>     INFO: Expecting 2560 events.
[14:49:03.845] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:03.846] <TB1>     INFO: Test took 1465ms.
[14:49:03.848] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:04.355] <TB1>     INFO: Expecting 2560 events.
[14:49:05.315] <TB1>     INFO: 2560 events read in total (245ms).
[14:49:05.316] <TB1>     INFO: Test took 1468ms.
[14:49:05.317] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:05.825] <TB1>     INFO: Expecting 2560 events.
[14:49:06.783] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:06.783] <TB1>     INFO: Test took 1466ms.
[14:49:06.785] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:07.292] <TB1>     INFO: Expecting 2560 events.
[14:49:08.251] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:08.251] <TB1>     INFO: Test took 1466ms.
[14:49:08.254] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:08.759] <TB1>     INFO: Expecting 2560 events.
[14:49:09.717] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:09.717] <TB1>     INFO: Test took 1463ms.
[14:49:09.719] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:10.225] <TB1>     INFO: Expecting 2560 events.
[14:49:11.183] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:11.183] <TB1>     INFO: Test took 1464ms.
[14:49:11.186] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:11.691] <TB1>     INFO: Expecting 2560 events.
[14:49:12.650] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:12.650] <TB1>     INFO: Test took 1464ms.
[14:49:12.652] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:13.159] <TB1>     INFO: Expecting 2560 events.
[14:49:14.117] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:14.117] <TB1>     INFO: Test took 1465ms.
[14:49:14.119] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:14.625] <TB1>     INFO: Expecting 2560 events.
[14:49:15.584] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:15.585] <TB1>     INFO: Test took 1466ms.
[14:49:15.588] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:16.093] <TB1>     INFO: Expecting 2560 events.
[14:49:17.053] <TB1>     INFO: 2560 events read in total (245ms).
[14:49:17.053] <TB1>     INFO: Test took 1465ms.
[14:49:17.056] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:17.562] <TB1>     INFO: Expecting 2560 events.
[14:49:18.520] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:18.520] <TB1>     INFO: Test took 1464ms.
[14:49:18.522] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:19.029] <TB1>     INFO: Expecting 2560 events.
[14:49:19.987] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:19.988] <TB1>     INFO: Test took 1466ms.
[14:49:19.990] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:20.496] <TB1>     INFO: Expecting 2560 events.
[14:49:21.455] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:21.455] <TB1>     INFO: Test took 1465ms.
[14:49:21.457] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:21.963] <TB1>     INFO: Expecting 2560 events.
[14:49:22.920] <TB1>     INFO: 2560 events read in total (242ms).
[14:49:22.920] <TB1>     INFO: Test took 1463ms.
[14:49:22.922] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:23.428] <TB1>     INFO: Expecting 2560 events.
[14:49:24.385] <TB1>     INFO: 2560 events read in total (242ms).
[14:49:24.386] <TB1>     INFO: Test took 1464ms.
[14:49:24.388] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:24.894] <TB1>     INFO: Expecting 2560 events.
[14:49:25.850] <TB1>     INFO: 2560 events read in total (242ms).
[14:49:25.851] <TB1>     INFO: Test took 1463ms.
[14:49:25.853] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:26.359] <TB1>     INFO: Expecting 2560 events.
[14:49:27.315] <TB1>     INFO: 2560 events read in total (241ms).
[14:49:27.316] <TB1>     INFO: Test took 1464ms.
[14:49:27.318] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:27.824] <TB1>     INFO: Expecting 2560 events.
[14:49:28.781] <TB1>     INFO: 2560 events read in total (242ms).
[14:49:28.781] <TB1>     INFO: Test took 1463ms.
[14:49:28.784] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:29.289] <TB1>     INFO: Expecting 2560 events.
[14:49:30.247] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:30.247] <TB1>     INFO: Test took 1463ms.
[14:49:30.249] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:30.756] <TB1>     INFO: Expecting 2560 events.
[14:49:31.713] <TB1>     INFO: 2560 events read in total (242ms).
[14:49:31.714] <TB1>     INFO: Test took 1465ms.
[14:49:31.716] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:32.222] <TB1>     INFO: Expecting 2560 events.
[14:49:33.178] <TB1>     INFO: 2560 events read in total (241ms).
[14:49:33.179] <TB1>     INFO: Test took 1463ms.
[14:49:33.181] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:33.687] <TB1>     INFO: Expecting 2560 events.
[14:49:34.646] <TB1>     INFO: 2560 events read in total (244ms).
[14:49:34.646] <TB1>     INFO: Test took 1466ms.
[14:49:34.648] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:35.156] <TB1>     INFO: Expecting 2560 events.
[14:49:36.112] <TB1>     INFO: 2560 events read in total (242ms).
[14:49:36.113] <TB1>     INFO: Test took 1465ms.
[14:49:36.116] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:36.622] <TB1>     INFO: Expecting 2560 events.
[14:49:37.579] <TB1>     INFO: 2560 events read in total (242ms).
[14:49:37.580] <TB1>     INFO: Test took 1464ms.
[14:49:37.583] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:38.088] <TB1>     INFO: Expecting 2560 events.
[14:49:39.046] <TB1>     INFO: 2560 events read in total (242ms).
[14:49:39.047] <TB1>     INFO: Test took 1464ms.
[14:49:39.050] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:39.555] <TB1>     INFO: Expecting 2560 events.
[14:49:40.513] <TB1>     INFO: 2560 events read in total (242ms).
[14:49:40.513] <TB1>     INFO: Test took 1464ms.
[14:49:40.517] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:41.022] <TB1>     INFO: Expecting 2560 events.
[14:49:41.978] <TB1>     INFO: 2560 events read in total (242ms).
[14:49:41.979] <TB1>     INFO: Test took 1463ms.
[14:49:41.982] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:42.487] <TB1>     INFO: Expecting 2560 events.
[14:49:43.446] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:43.446] <TB1>     INFO: Test took 1464ms.
[14:49:43.449] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:43.955] <TB1>     INFO: Expecting 2560 events.
[14:49:44.912] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:44.912] <TB1>     INFO: Test took 1463ms.
[14:49:44.915] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:45.421] <TB1>     INFO: Expecting 2560 events.
[14:49:46.378] <TB1>     INFO: 2560 events read in total (243ms).
[14:49:46.379] <TB1>     INFO: Test took 1464ms.
[14:49:47.391] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[14:49:47.391] <TB1>     INFO: PH scale (per ROC):    76  80  70  74  79  80  69  80  76  78  80  68  77  84  80  81
[14:49:47.391] <TB1>     INFO: PH offset (per ROC):  178 170 189 186 179 189 176 180 191 187 175 179 174 176 187 178
[14:49:47.571] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:49:47.575] <TB1>     INFO: ######################################################################
[14:49:47.575] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:49:47.575] <TB1>     INFO: ######################################################################
[14:49:47.575] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:49:47.589] <TB1>     INFO: scanning low vcal = 10
[14:49:47.956] <TB1>     INFO: Expecting 41600 events.
[14:49:51.678] <TB1>     INFO: 41600 events read in total (3007ms).
[14:49:51.679] <TB1>     INFO: Test took 4090ms.
[14:49:51.681] <TB1>     INFO: scanning low vcal = 20
[14:49:52.186] <TB1>     INFO: Expecting 41600 events.
[14:49:55.913] <TB1>     INFO: 41600 events read in total (3011ms).
[14:49:55.914] <TB1>     INFO: Test took 4233ms.
[14:49:55.917] <TB1>     INFO: scanning low vcal = 30
[14:49:56.425] <TB1>     INFO: Expecting 41600 events.
[14:50:00.135] <TB1>     INFO: 41600 events read in total (2995ms).
[14:50:00.136] <TB1>     INFO: Test took 4218ms.
[14:50:00.138] <TB1>     INFO: scanning low vcal = 40
[14:50:00.641] <TB1>     INFO: Expecting 41600 events.
[14:50:04.876] <TB1>     INFO: 41600 events read in total (3520ms).
[14:50:04.877] <TB1>     INFO: Test took 4739ms.
[14:50:04.880] <TB1>     INFO: scanning low vcal = 50
[14:50:05.302] <TB1>     INFO: Expecting 41600 events.
[14:50:09.557] <TB1>     INFO: 41600 events read in total (3540ms).
[14:50:09.558] <TB1>     INFO: Test took 4678ms.
[14:50:09.561] <TB1>     INFO: scanning low vcal = 60
[14:50:09.982] <TB1>     INFO: Expecting 41600 events.
[14:50:14.253] <TB1>     INFO: 41600 events read in total (3556ms).
[14:50:14.254] <TB1>     INFO: Test took 4693ms.
[14:50:14.256] <TB1>     INFO: scanning low vcal = 70
[14:50:14.679] <TB1>     INFO: Expecting 41600 events.
[14:50:18.953] <TB1>     INFO: 41600 events read in total (3559ms).
[14:50:18.953] <TB1>     INFO: Test took 4696ms.
[14:50:18.956] <TB1>     INFO: scanning low vcal = 80
[14:50:19.379] <TB1>     INFO: Expecting 41600 events.
[14:50:23.662] <TB1>     INFO: 41600 events read in total (3568ms).
[14:50:23.663] <TB1>     INFO: Test took 4707ms.
[14:50:23.666] <TB1>     INFO: scanning low vcal = 90
[14:50:24.089] <TB1>     INFO: Expecting 41600 events.
[14:50:28.346] <TB1>     INFO: 41600 events read in total (3542ms).
[14:50:28.347] <TB1>     INFO: Test took 4681ms.
[14:50:28.351] <TB1>     INFO: scanning low vcal = 100
[14:50:28.773] <TB1>     INFO: Expecting 41600 events.
[14:50:33.162] <TB1>     INFO: 41600 events read in total (3674ms).
[14:50:33.163] <TB1>     INFO: Test took 4812ms.
[14:50:33.166] <TB1>     INFO: scanning low vcal = 110
[14:50:33.587] <TB1>     INFO: Expecting 41600 events.
[14:50:37.844] <TB1>     INFO: 41600 events read in total (3542ms).
[14:50:37.845] <TB1>     INFO: Test took 4679ms.
[14:50:37.848] <TB1>     INFO: scanning low vcal = 120
[14:50:38.269] <TB1>     INFO: Expecting 41600 events.
[14:50:42.493] <TB1>     INFO: 41600 events read in total (3510ms).
[14:50:42.493] <TB1>     INFO: Test took 4645ms.
[14:50:42.496] <TB1>     INFO: scanning low vcal = 130
[14:50:42.921] <TB1>     INFO: Expecting 41600 events.
[14:50:47.139] <TB1>     INFO: 41600 events read in total (3503ms).
[14:50:47.139] <TB1>     INFO: Test took 4643ms.
[14:50:47.143] <TB1>     INFO: scanning low vcal = 140
[14:50:47.566] <TB1>     INFO: Expecting 41600 events.
[14:50:51.777] <TB1>     INFO: 41600 events read in total (3496ms).
[14:50:51.778] <TB1>     INFO: Test took 4635ms.
[14:50:51.782] <TB1>     INFO: scanning low vcal = 150
[14:50:52.207] <TB1>     INFO: Expecting 41600 events.
[14:50:56.425] <TB1>     INFO: 41600 events read in total (3503ms).
[14:50:56.426] <TB1>     INFO: Test took 4644ms.
[14:50:56.429] <TB1>     INFO: scanning low vcal = 160
[14:50:56.853] <TB1>     INFO: Expecting 41600 events.
[14:51:01.071] <TB1>     INFO: 41600 events read in total (3503ms).
[14:51:01.072] <TB1>     INFO: Test took 4643ms.
[14:51:01.076] <TB1>     INFO: scanning low vcal = 170
[14:51:01.499] <TB1>     INFO: Expecting 41600 events.
[14:51:05.775] <TB1>     INFO: 41600 events read in total (3561ms).
[14:51:05.775] <TB1>     INFO: Test took 4699ms.
[14:51:05.780] <TB1>     INFO: scanning low vcal = 180
[14:51:06.202] <TB1>     INFO: Expecting 41600 events.
[14:51:10.464] <TB1>     INFO: 41600 events read in total (3547ms).
[14:51:10.465] <TB1>     INFO: Test took 4685ms.
[14:51:10.467] <TB1>     INFO: scanning low vcal = 190
[14:51:10.891] <TB1>     INFO: Expecting 41600 events.
[14:51:15.160] <TB1>     INFO: 41600 events read in total (3554ms).
[14:51:15.161] <TB1>     INFO: Test took 4693ms.
[14:51:15.164] <TB1>     INFO: scanning low vcal = 200
[14:51:15.588] <TB1>     INFO: Expecting 41600 events.
[14:51:19.852] <TB1>     INFO: 41600 events read in total (3549ms).
[14:51:19.852] <TB1>     INFO: Test took 4688ms.
[14:51:19.855] <TB1>     INFO: scanning low vcal = 210
[14:51:20.279] <TB1>     INFO: Expecting 41600 events.
[14:51:24.546] <TB1>     INFO: 41600 events read in total (3552ms).
[14:51:24.546] <TB1>     INFO: Test took 4691ms.
[14:51:24.549] <TB1>     INFO: scanning low vcal = 220
[14:51:24.969] <TB1>     INFO: Expecting 41600 events.
[14:51:29.224] <TB1>     INFO: 41600 events read in total (3539ms).
[14:51:29.225] <TB1>     INFO: Test took 4676ms.
[14:51:29.228] <TB1>     INFO: scanning low vcal = 230
[14:51:29.649] <TB1>     INFO: Expecting 41600 events.
[14:51:33.904] <TB1>     INFO: 41600 events read in total (3540ms).
[14:51:33.905] <TB1>     INFO: Test took 4677ms.
[14:51:33.908] <TB1>     INFO: scanning low vcal = 240
[14:51:34.332] <TB1>     INFO: Expecting 41600 events.
[14:51:38.592] <TB1>     INFO: 41600 events read in total (3545ms).
[14:51:38.593] <TB1>     INFO: Test took 4685ms.
[14:51:38.596] <TB1>     INFO: scanning low vcal = 250
[14:51:39.016] <TB1>     INFO: Expecting 41600 events.
[14:51:43.279] <TB1>     INFO: 41600 events read in total (3548ms).
[14:51:43.279] <TB1>     INFO: Test took 4683ms.
[14:51:43.283] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:51:43.706] <TB1>     INFO: Expecting 41600 events.
[14:51:47.990] <TB1>     INFO: 41600 events read in total (3568ms).
[14:51:47.990] <TB1>     INFO: Test took 4706ms.
[14:51:47.994] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:51:48.416] <TB1>     INFO: Expecting 41600 events.
[14:51:52.692] <TB1>     INFO: 41600 events read in total (3561ms).
[14:51:52.693] <TB1>     INFO: Test took 4699ms.
[14:51:52.696] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:51:53.117] <TB1>     INFO: Expecting 41600 events.
[14:51:57.381] <TB1>     INFO: 41600 events read in total (3549ms).
[14:51:57.381] <TB1>     INFO: Test took 4685ms.
[14:51:57.385] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:51:57.808] <TB1>     INFO: Expecting 41600 events.
[14:52:02.069] <TB1>     INFO: 41600 events read in total (3546ms).
[14:52:02.070] <TB1>     INFO: Test took 4685ms.
[14:52:02.073] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:52:02.493] <TB1>     INFO: Expecting 41600 events.
[14:52:06.722] <TB1>     INFO: 41600 events read in total (3514ms).
[14:52:06.723] <TB1>     INFO: Test took 4650ms.
[14:52:07.266] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:52:07.269] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:52:07.269] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:52:07.270] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:52:07.270] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:52:07.270] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:52:07.270] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:52:07.270] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:52:07.271] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:52:07.271] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:52:07.271] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:52:07.271] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:52:07.271] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:52:07.271] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:52:07.272] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:52:07.272] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:52:07.272] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:52:46.088] <TB1>     INFO: PixTestGainPedestal::fit() done
[14:52:46.088] <TB1>     INFO: non-linearity mean:  0.961 0.962 0.963 0.961 0.956 0.957 0.963 0.963 0.952 0.965 0.959 0.969 0.960 0.964 0.966 0.966
[14:52:46.088] <TB1>     INFO: non-linearity RMS:   0.006 0.005 0.005 0.007 0.006 0.006 0.006 0.006 0.007 0.006 0.006 0.005 0.007 0.005 0.005 0.004
[14:52:46.088] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:52:46.110] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:52:46.133] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:52:46.155] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:52:46.177] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:52:46.199] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:52:46.221] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:52:46.243] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:52:46.266] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:52:46.288] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:52:46.310] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:52:46.332] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:52:46.354] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:52:46.376] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:52:46.398] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:52:46.420] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NC_FPIXTest-17C-Nebraska-160421-1324_2016-04-21_13h24m_1461263053//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:52:46.442] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:52:46.442] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:52:46.450] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:52:46.450] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:52:46.453] <TB1>     INFO: ######################################################################
[14:52:46.453] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:52:46.453] <TB1>     INFO: ######################################################################
[14:52:46.455] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:52:46.466] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:52:46.466] <TB1>     INFO:     run 1 of 1
[14:52:46.466] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:46.807] <TB1>     INFO: Expecting 3120000 events.
[14:53:34.388] <TB1>     INFO: 1245245 events read in total (46866ms).
[14:54:21.362] <TB1>     INFO: 2487930 events read in total (93841ms).
[14:54:45.336] <TB1>     INFO: 3120000 events read in total (117814ms).
[14:54:45.381] <TB1>     INFO: Test took 118916ms.
[14:54:45.461] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:45.571] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:47.022] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:48.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:50.024] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:51.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:52.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:54.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:55.760] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:57.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:58.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:00.083] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:01.522] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:03.031] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:04.511] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:05.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:07.417] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:08.856] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 468373504
[14:55:08.887] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:55:08.887] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5252, RMS = 1.24911
[14:55:08.887] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:55:08.887] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:55:08.887] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3668, RMS = 1.40092
[14:55:08.887] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:55:08.888] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:55:08.888] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.7912, RMS = 2.1265
[14:55:08.888] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[14:55:08.888] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:55:08.888] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.7629, RMS = 2.51007
[14:55:08.888] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:55:08.890] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:55:08.890] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0274, RMS = 1.85578
[14:55:08.890] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:55:08.890] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:55:08.890] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3511, RMS = 1.70546
[14:55:08.890] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:55:08.891] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:55:08.891] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4114, RMS = 1.20694
[14:55:08.891] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:55:08.891] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:55:08.891] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6154, RMS = 2.11994
[14:55:08.891] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:55:08.892] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:55:08.892] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8788, RMS = 2.12263
[14:55:08.892] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:55:08.892] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:55:08.892] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3271, RMS = 2.34562
[14:55:08.892] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:55:08.893] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:55:08.893] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.3067, RMS = 1.71773
[14:55:08.893] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:55:08.893] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:55:08.893] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6609, RMS = 1.68238
[14:55:08.893] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:55:08.894] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:55:08.894] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.5412, RMS = 3.74489
[14:55:08.894] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:55:08.894] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:55:08.894] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.3363, RMS = 3.94743
[14:55:08.894] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:55:08.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:55:08.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.958, RMS = 1.35457
[14:55:08.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:55:08.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:55:08.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4746, RMS = 1.3574
[14:55:08.895] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:55:08.896] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:55:08.896] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.8997, RMS = 1.87463
[14:55:08.896] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:55:08.897] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:55:08.897] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.7224, RMS = 1.72113
[14:55:08.897] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:55:08.897] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:55:08.898] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.3343, RMS = 1.88316
[14:55:08.898] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:55:08.898] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:55:08.898] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.7854, RMS = 2.01299
[14:55:08.898] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:55:08.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:55:08.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6458, RMS = 0.854197
[14:55:08.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:55:08.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:55:08.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5534, RMS = 1.17068
[14:55:08.899] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:55:08.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:55:08.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.44, RMS = 1.74213
[14:55:08.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:55:08.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:55:08.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4536, RMS = 1.48951
[14:55:08.900] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:55:08.901] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:55:08.901] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6182, RMS = 1.61987
[14:55:08.901] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:55:08.901] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:55:08.901] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0222, RMS = 1.53616
[14:55:08.901] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:55:08.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:55:08.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9281, RMS = 0.856673
[14:55:08.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:55:08.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:55:08.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9874, RMS = 0.950844
[14:55:08.902] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:55:08.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:55:08.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.304, RMS = 2.90843
[14:55:08.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:55:08.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:55:08.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3669, RMS = 3.54344
[14:55:08.903] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:55:08.904] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:55:08.904] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.4302, RMS = 1.38473
[14:55:08.904] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:55:08.904] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:55:08.904] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.0957, RMS = 1.65093
[14:55:08.904] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:55:08.907] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[14:55:08.907] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
[14:55:08.907] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:55:08.001] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:55:08.001] <TB1>     INFO: enter test to run
[14:55:08.001] <TB1>     INFO:   test:  no parameter change
[14:55:08.002] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.9mA
[14:55:08.003] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 476.7mA
[14:55:08.003] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[14:55:08.003] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:55:09.485] <TB1>    QUIET: Connection to board 26 closed.
[14:55:09.486] <TB1>     INFO: pXar: this is the end, my friend
[14:55:09.486] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
