; or1k instruction bus master
[master or1k_i]
slaves =
 ddr_ibus
 rom0
 cfi0

; or1k data bus master
[master or1k_d]
slaves =
 ddr_dbus
 uart0
 vga0
 eth0
 spi0
 cfi0

; debug master
[master dbg]
slaves =
 ddr_dbus
 cfi0

; vga master
[master vga0_master]
slaves =
 ddr_vga

; eth master
[master eth0_master]
slaves =
 ddr_eth

[slave uart0]
datawidth=8
offset=0x90000000
size=32

[slave vga0]
offset=0x97000000
size=0x1000

[slave rom0]
offset=0xf0000100
size=64

[slave eth0]
offset=0x92000000
size=0x10000

[slave cfi0]
offset=0x93000000
size=0x1000000

[slave spi0]
datawidth=8
offset=0xb0000000
size=8

; DDR-SDRAM
; Have several ports with buffering features,
; so we split each port into a seperate slave

[slave ddr_dbus]
offset=0
size=0x2000000 ; 32MB

[slave ddr_ibus]
offset=0
size=0x2000000 ; 32MB

[slave ddr_vga]
offset=0
size=0x2000000 ; 32MB

[slave ddr_eth]
offset=0
size=0x2000000 ; 32MB
