
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1352default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.42default:defaultZ1-479
”
Loading clock regions from %s
13*device2]
I/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
•
Loading clock buffers from %s
11*device2^
J/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
•
&Loading clock placement rules from %s
318*place2U
A/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
“
)Loading package pin functions from %s...
17*device2Q
=/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
‘
Loading package from %s
16*device2`
L/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
ˆ
Loading io standards from %s
15*device2R
>/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
¡
$Parsing XDC File [%s] for cell '%s'
848*designutils2¢
/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc2default:default28
$design_1_i/processing_system7_0/inst2default:defaultZ20-848
ª
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¢
/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc2default:default28
$design_1_i/processing_system7_0/inst2default:defaultZ20-847
º
$Parsing XDC File [%s] for cell '%s'
848*designutils2´
Ÿ/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc2default:default2?
+design_1_i/rst_processing_system7_0_100M/U02default:defaultZ20-848
Ã
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2´
Ÿ/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc2default:default2?
+design_1_i/rst_processing_system7_0_100M/U02default:defaultZ20-847
À
$Parsing XDC File [%s] for cell '%s'
848*designutils2º
¥/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc2default:default2?
+design_1_i/rst_processing_system7_0_100M/U02default:defaultZ20-848
É
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2º
¥/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc2default:default2?
+design_1_i/rst_processing_system7_0_100M/U02default:defaultZ20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2
y/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc2default:default2,
design_1_i/axi_cdma_0/U02default:defaultZ20-848
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
y/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc2default:default2,
design_1_i/axi_cdma_0/U02default:defaultZ20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2
y/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc2default:default2,
design_1_i/axi_gpio_0/U02default:defaultZ20-848
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
y/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc2default:default2,
design_1_i/axi_gpio_0/U02default:defaultZ20-847
†
$Parsing XDC File [%s] for cell '%s'
848*designutils2“
/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc2default:default2,
design_1_i/axi_gpio_0/U02default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2“
/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc2default:default2,
design_1_i/axi_gpio_0/U02default:defaultZ20-847
ž
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ž
z/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_6/design_1_auto_ds_6_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst2default:defaultZ20-848
§
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ž
z/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_6/design_1_auto_ds_6_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst2default:defaultZ20-847
ž
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ž
z/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_7/design_1_auto_ds_7_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst2default:defaultZ20-848
§
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ž
z/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_7/design_1_auto_ds_7_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst2default:defaultZ20-847
ž
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ž
z/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_us_8/design_1_auto_us_8_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst2default:defaultZ20-848
§
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ž
z/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/ip/design_1_auto_us_8/design_1_auto_us_8_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst2default:defaultZ20-847
³
Parsing XDC File [%s]
179*designutils2}
i/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.runs/impl_1/.Xil/Vivado-2970-michael/dcp/design_1_wrapper.xdc2default:defaultZ20-179
¼
Finished Parsing XDC File [%s]
178*designutils2}
i/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.runs/impl_1/.Xil/Vivado-2970-michael/dcp/design_1_wrapper.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
•
!Unisim Transformation Summary:
%s111*project2Ø
Ã  A total of 27 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 26 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
2default:defaultZ1-111
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:152default:default2
00:00:162default:default2
1428.4222default:default2
690.7622default:defaultZ17-268


End Record