<profile>

<section name = "Vivado HLS Report for 'depthwise_conv2d_fix_2'" level="0">
<item name = "Date">Thu Jan  2 19:12:54 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.310, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">15689, 62729, 15689, 62729, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">15687, 62727, 11, 5, 1, 3136 ~ 12544, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 10, -, -, -</column>
<column name="Expression">-, 0, 0, 1107, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 311, -</column>
<column name="Register">-, -, 640, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 4, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mac_muladd_6ns_9ns_5ns_14_1_1_U40">network_mac_muladd_6ns_9ns_5ns_14_1_1, i0 + i1 * i2</column>
<column name="network_mul_mul_16s_16s_30_1_1_U32">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U33">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U34">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U35">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U36">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U37">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U38">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U39">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U41">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln40_1_fu_557_p2">*, 0, 0, 33, 5, 7</column>
<column name="mul_ln40_fu_475_p2">*, 0, 0, 33, 5, 7</column>
<column name="mul_ln48_1_fu_762_p2">*, 0, 0, 26, 5, 6</column>
<column name="mul_ln48_fu_1006_p2">*, 0, 0, 26, 5, 6</column>
<column name="mul_ln4_fu_425_p2">*, 0, 0, 17, 5, 5</column>
<column name="tmp10_0_0_mid2_fu_657_p2">*, 0, 0, 51, 7, 9</column>
<column name="tmp10_1_0_mid2_fu_671_p2">*, 0, 0, 51, 7, 9</column>
<column name="tmp10_2_0_mid2_fu_705_p2">*, 0, 0, 51, 7, 9</column>
<column name="add_ln23_fu_794_p2">+, 0, 0, 19, 1, 14</column>
<column name="add_ln24_3_fu_644_p2">+, 0, 0, 15, 2, 8</column>
<column name="add_ln24_4_fu_676_p2">+, 0, 0, 15, 2, 8</column>
<column name="add_ln24_5_fu_686_p2">+, 0, 0, 15, 3, 8</column>
<column name="add_ln24_6_fu_742_p2">+, 0, 0, 15, 3, 8</column>
<column name="add_ln24_7_fu_752_p2">+, 0, 0, 15, 3, 8</column>
<column name="add_ln24_8_fu_808_p2">+, 0, 0, 15, 3, 8</column>
<column name="add_ln24_9_fu_818_p2">+, 0, 0, 15, 4, 8</column>
<column name="add_ln24_fu_634_p2">+, 0, 0, 15, 1, 8</column>
<column name="add_ln27_4_fu_538_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln27_fu_469_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln32_1_fu_628_p2">+, 0, 0, 14, 1, 10</column>
<column name="add_ln40_10_fu_945_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_2_fu_732_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_3_fu_766_p2">+, 0, 0, 15, 2, 5</column>
<column name="add_ln40_4_fu_775_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_5_fu_785_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_6_fu_865_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_7_fu_874_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_8_fu_927_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_9_fu_936_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln40_fu_713_p2">+, 0, 0, 19, 14, 14</column>
<column name="add_ln48_1_fu_986_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln48_2_fu_991_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln48_3_fu_995_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_4_fu_1000_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_5_fu_1073_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln48_6_fu_1097_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_7_fu_1101_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_8_fu_1106_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_9_fu_1111_p2">+, 0, 0, 16, 16, 16</column>
<column name="out_d_fu_495_p2">+, 0, 0, 15, 1, 5</column>
<column name="out_h_fu_590_p2">+, 0, 0, 15, 1, 5</column>
<column name="out_w_fu_723_p2">+, 0, 0, 15, 1, 5</column>
<column name="tmp10_1_0_mid2_v_v_fu_662_p2">+, 0, 0, 15, 1, 9</column>
<column name="tmp10_2_0_mid2_v_v_fu_696_p2">+, 0, 0, 15, 2, 9</column>
<column name="tmp11_fu_1010_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp11_mid1_fu_1035_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp_0_0_fu_484_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp_0_0_mid1_fu_614_p2">+, 0, 0, 15, 9, 9</column>
<column name="ap_condition_135">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_150">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln23_fu_490_p2">icmp, 0, 0, 13, 14, 14</column>
<column name="icmp_ln32_fu_501_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="icmp_ln33_1_fu_578_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="icmp_ln33_fu_439_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="empty_55_fu_596_p2">or, 0, 0, 2, 1, 1</column>
<column name="out_w_0_mid2_fu_602_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln24_1_fu_544_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln24_2_fu_828_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln24_3_fu_562_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln24_4_fu_1023_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln24_5_fu_570_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln24_6_fu_1029_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln24_7_fu_583_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln24_fu_506_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln32_13_fu_883_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln32_fu_834_p3">select, 0, 0, 5, 1, 5</column>
<column name="tmp10_0_0_mid2_v_v_fu_620_p3">select, 0, 0, 9, 1, 9</column>
<column name="tmp12_mid2_v_v_fu_1040_p3">select, 0, 0, 9, 1, 9</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">15, 3, 1, 3</column>
<column name="ap_phi_mux_indvar_flatten48_phi_fu_308_p4">9, 2, 14, 28</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_332_p4">9, 2, 10, 20</column>
<column name="ap_phi_mux_out_d_0_phi_fu_320_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_out_h_0_phi_fu_343_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_out_w_0_phi_fu_354_p4">9, 2, 5, 10</column>
<column name="indvar_flatten48_reg_304">9, 2, 14, 28</column>
<column name="indvar_flatten_reg_328">9, 2, 10, 20</column>
<column name="input_r_address0">33, 6, 14, 84</column>
<column name="input_r_address1">27, 5, 14, 70</column>
<column name="kernel_0_address0">33, 6, 8, 48</column>
<column name="kernel_0_address1">27, 5, 8, 40</column>
<column name="out_d_0_reg_316">9, 2, 5, 10</column>
<column name="out_h_0_reg_339">9, 2, 5, 10</column>
<column name="out_w_0_reg_350">9, 2, 5, 10</column>
<column name="reg_361">9, 2, 16, 32</column>
<column name="reg_374">9, 2, 16, 32</column>
<column name="reg_379">9, 2, 16, 32</column>
<column name="reg_384">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln23_reg_1428">14, 0, 14, 0</column>
<column name="add_ln32_1_reg_1317">10, 0, 10, 0</column>
<column name="add_ln40_10_reg_1504">14, 0, 14, 0</column>
<column name="add_ln48_4_reg_1524">16, 0, 16, 0</column>
<column name="add_ln48_5_reg_1544">16, 0, 16, 0</column>
<column name="add_ln48_9_reg_1559">16, 0, 16, 0</column>
<column name="add_ln48_reg_1554">14, 0, 14, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="empty_reg_1213">5, 0, 5, 0</column>
<column name="icmp_ln23_reg_1243">1, 0, 1, 0</column>
<column name="icmp_ln23_reg_1243_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln32_reg_1252">1, 0, 1, 0</column>
<column name="icmp_ln32_reg_1252_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln33_reg_1228">1, 0, 1, 0</column>
<column name="indvar_flatten48_reg_304">14, 0, 14, 0</column>
<column name="indvar_flatten_reg_328">10, 0, 10, 0</column>
<column name="kernel_0_load_4_reg_1391">16, 0, 16, 0</column>
<column name="mul_ln48_1_reg_1406">9, 0, 9, 0</column>
<column name="mul_ln4_reg_1218">10, 0, 10, 0</column>
<column name="out_d_0_reg_316">5, 0, 5, 0</column>
<column name="out_d_reg_1247">5, 0, 5, 0</column>
<column name="out_h_0_reg_339">5, 0, 5, 0</column>
<column name="out_h_reg_1293">5, 0, 5, 0</column>
<column name="out_w_0_mid2_reg_1298">5, 0, 5, 0</column>
<column name="out_w_0_reg_350">5, 0, 5, 0</column>
<column name="out_w_reg_1375">5, 0, 5, 0</column>
<column name="reg_361">16, 0, 16, 0</column>
<column name="reg_366">16, 0, 16, 0</column>
<column name="reg_370">16, 0, 16, 0</column>
<column name="reg_374">16, 0, 16, 0</column>
<column name="reg_379">16, 0, 16, 0</column>
<column name="reg_384">16, 0, 16, 0</column>
<column name="select_ln24_1_reg_1270">8, 0, 8, 0</column>
<column name="select_ln24_2_reg_1443">5, 0, 5, 0</column>
<column name="select_ln24_7_reg_1287">1, 0, 1, 0</column>
<column name="select_ln24_7_reg_1287_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="select_ln24_reg_1260">5, 0, 5, 0</column>
<column name="select_ln32_13_reg_1474">10, 0, 10, 0</column>
<column name="select_ln32_reg_1449">5, 0, 5, 0</column>
<column name="tmp10_0_0_mid2_reg_1332">14, 0, 14, 0</column>
<column name="tmp10_0_0_mid2_v_v_reg_1310">9, 0, 9, 0</column>
<column name="tmp10_1_0_mid2_reg_1339">14, 0, 14, 0</column>
<column name="tmp10_2_0_mid2_reg_1356">14, 0, 14, 0</column>
<column name="tmp12_mid2_v_v_reg_1529">9, 0, 9, 0</column>
<column name="tmp_1_reg_1223">10, 0, 14, 4</column>
<column name="trunc_ln48_1_reg_1484">16, 0, 16, 0</column>
<column name="trunc_ln48_2_reg_1489">16, 0, 16, 0</column>
<column name="trunc_ln48_3_reg_1509">16, 0, 16, 0</column>
<column name="trunc_ln48_4_reg_1514">16, 0, 16, 0</column>
<column name="trunc_ln48_5_reg_1534">16, 0, 16, 0</column>
<column name="trunc_ln48_6_reg_1539">16, 0, 16, 0</column>
<column name="trunc_ln48_7_reg_1549">16, 0, 16, 0</column>
<column name="trunc_ln48_s_reg_1459">16, 0, 16, 0</column>
<column name="trunc_ln_reg_1454">16, 0, 16, 0</column>
<column name="zext_ln40_1_cast14_reg_1195">7, 0, 14, 7</column>
<column name="zext_ln40_1_reg_1363">5, 0, 14, 9</column>
<column name="zext_ln40_1_reg_1363_pp0_iter1_reg">5, 0, 14, 9</column>
<column name="zext_ln40_2_cast_mid_reg_1305">5, 0, 9, 4</column>
<column name="zext_ln40_2_cast_mid_reg_1305_pp0_iter1_reg">5, 0, 9, 4</column>
<column name="zext_ln40_2_cast_reg_1238">5, 0, 9, 4</column>
<column name="zext_ln40_2_cast_reg_1238_pp0_iter1_reg">5, 0, 9, 4</column>
<column name="zext_ln40_3_reg_1380">5, 0, 14, 9</column>
<column name="zext_ln40_5_reg_1412">5, 0, 14, 9</column>
<column name="zext_ln40_reg_1189">7, 0, 9, 2</column>
<column name="zext_ln48_1_cast_reg_1208">6, 0, 14, 8</column>
<column name="zext_ln48_1_reg_1233">5, 0, 9, 4</column>
<column name="zext_ln48_1_reg_1233_pp0_iter1_reg">5, 0, 9, 4</column>
<column name="zext_ln48_2_reg_1265">5, 0, 9, 4</column>
<column name="zext_ln48_reg_1202">6, 0, 9, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.2, return value</column>
<column name="input_height">in, 7, ap_none, input_height, scalar</column>
<column name="input_width">in, 6, ap_none, input_width, scalar</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 16, ap_memory, input_r, array</column>
<column name="output_height">in, 6, ap_none, output_height, scalar</column>
<column name="output_width">in, 6, ap_none, output_width, scalar</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="bias_address0">out, 4, ap_memory, bias, array</column>
<column name="bias_ce0">out, 1, ap_memory, bias, array</column>
<column name="bias_q0">in, 16, ap_memory, bias, array</column>
<column name="kernel_0_address0">out, 8, ap_memory, kernel_0, array</column>
<column name="kernel_0_ce0">out, 1, ap_memory, kernel_0, array</column>
<column name="kernel_0_q0">in, 16, ap_memory, kernel_0, array</column>
<column name="kernel_0_address1">out, 8, ap_memory, kernel_0, array</column>
<column name="kernel_0_ce1">out, 1, ap_memory, kernel_0, array</column>
<column name="kernel_0_q1">in, 16, ap_memory, kernel_0, array</column>
</table>
</item>
</section>
</profile>
