Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 15 21:39:55 2021
| Host         : EvengerBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.221        0.000                      0                  523        0.190        0.000                      0                  523        4.500        0.000                       0                   243  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.221        0.000                      0                  523        0.190        0.000                      0                  523        4.500        0.000                       0                   243  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 reset_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.828ns (19.188%)  route 3.487ns (80.812%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.881     5.484    CLK_IBUF_BUFG
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y181         FDRE (Prop_fdre_C_Q)         0.456     5.940 f  reset_cntr_reg[12]/Q
                         net (fo=2, routed)           0.966     6.906    reset_cntr_reg[12]
    SLICE_X6Y179         LUT6 (Prop_lut6_I0_O)        0.124     7.030 r  uartState[2]_i_12/O
                         net (fo=1, routed)           0.793     7.823    uartState[2]_i_12_n_0
    SLICE_X4Y180         LUT4 (Prop_lut4_I3_O)        0.124     7.947 f  uartState[2]_i_3/O
                         net (fo=4, routed)           0.717     8.665    uartState[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.010     9.799    reset_cntr0
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.753    15.175    CLK_IBUF_BUFG
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[12]/C
                         clock pessimism              0.308    15.484    
                         clock uncertainty           -0.035    15.448    
    SLICE_X5Y181         FDRE (Setup_fdre_C_R)       -0.429    15.019    reset_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 reset_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.828ns (19.188%)  route 3.487ns (80.812%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.881     5.484    CLK_IBUF_BUFG
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y181         FDRE (Prop_fdre_C_Q)         0.456     5.940 f  reset_cntr_reg[12]/Q
                         net (fo=2, routed)           0.966     6.906    reset_cntr_reg[12]
    SLICE_X6Y179         LUT6 (Prop_lut6_I0_O)        0.124     7.030 r  uartState[2]_i_12/O
                         net (fo=1, routed)           0.793     7.823    uartState[2]_i_12_n_0
    SLICE_X4Y180         LUT4 (Prop_lut4_I3_O)        0.124     7.947 f  uartState[2]_i_3/O
                         net (fo=4, routed)           0.717     8.665    uartState[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.010     9.799    reset_cntr0
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.753    15.175    CLK_IBUF_BUFG
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[13]/C
                         clock pessimism              0.308    15.484    
                         clock uncertainty           -0.035    15.448    
    SLICE_X5Y181         FDRE (Setup_fdre_C_R)       -0.429    15.019    reset_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 reset_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.828ns (19.188%)  route 3.487ns (80.812%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.881     5.484    CLK_IBUF_BUFG
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y181         FDRE (Prop_fdre_C_Q)         0.456     5.940 f  reset_cntr_reg[12]/Q
                         net (fo=2, routed)           0.966     6.906    reset_cntr_reg[12]
    SLICE_X6Y179         LUT6 (Prop_lut6_I0_O)        0.124     7.030 r  uartState[2]_i_12/O
                         net (fo=1, routed)           0.793     7.823    uartState[2]_i_12_n_0
    SLICE_X4Y180         LUT4 (Prop_lut4_I3_O)        0.124     7.947 f  uartState[2]_i_3/O
                         net (fo=4, routed)           0.717     8.665    uartState[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.010     9.799    reset_cntr0
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.753    15.175    CLK_IBUF_BUFG
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[14]/C
                         clock pessimism              0.308    15.484    
                         clock uncertainty           -0.035    15.448    
    SLICE_X5Y181         FDRE (Setup_fdre_C_R)       -0.429    15.019    reset_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 reset_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.828ns (19.188%)  route 3.487ns (80.812%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.881     5.484    CLK_IBUF_BUFG
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y181         FDRE (Prop_fdre_C_Q)         0.456     5.940 f  reset_cntr_reg[12]/Q
                         net (fo=2, routed)           0.966     6.906    reset_cntr_reg[12]
    SLICE_X6Y179         LUT6 (Prop_lut6_I0_O)        0.124     7.030 r  uartState[2]_i_12/O
                         net (fo=1, routed)           0.793     7.823    uartState[2]_i_12_n_0
    SLICE_X4Y180         LUT4 (Prop_lut4_I3_O)        0.124     7.947 f  uartState[2]_i_3/O
                         net (fo=4, routed)           0.717     8.665    uartState[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          1.010     9.799    reset_cntr0
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.753    15.175    CLK_IBUF_BUFG
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[15]/C
                         clock pessimism              0.308    15.484    
                         clock uncertainty           -0.035    15.448    
    SLICE_X5Y181         FDRE (Setup_fdre_C_R)       -0.429    15.019    reset_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 reset_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.828ns (20.080%)  route 3.296ns (79.920%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.881     5.484    CLK_IBUF_BUFG
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y181         FDRE (Prop_fdre_C_Q)         0.456     5.940 f  reset_cntr_reg[12]/Q
                         net (fo=2, routed)           0.966     6.906    reset_cntr_reg[12]
    SLICE_X6Y179         LUT6 (Prop_lut6_I0_O)        0.124     7.030 r  uartState[2]_i_12/O
                         net (fo=1, routed)           0.793     7.823    uartState[2]_i_12_n_0
    SLICE_X4Y180         LUT4 (Prop_lut4_I3_O)        0.124     7.947 f  uartState[2]_i_3/O
                         net (fo=4, routed)           0.717     8.665    uartState[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.819     9.607    reset_cntr0
    SLICE_X5Y180         FDRE                                         r  reset_cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.752    15.174    CLK_IBUF_BUFG
    SLICE_X5Y180         FDRE                                         r  reset_cntr_reg[10]/C
                         clock pessimism              0.284    15.459    
                         clock uncertainty           -0.035    15.423    
    SLICE_X5Y180         FDRE (Setup_fdre_C_R)       -0.429    14.994    reset_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 reset_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.828ns (20.080%)  route 3.296ns (79.920%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.881     5.484    CLK_IBUF_BUFG
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y181         FDRE (Prop_fdre_C_Q)         0.456     5.940 f  reset_cntr_reg[12]/Q
                         net (fo=2, routed)           0.966     6.906    reset_cntr_reg[12]
    SLICE_X6Y179         LUT6 (Prop_lut6_I0_O)        0.124     7.030 r  uartState[2]_i_12/O
                         net (fo=1, routed)           0.793     7.823    uartState[2]_i_12_n_0
    SLICE_X4Y180         LUT4 (Prop_lut4_I3_O)        0.124     7.947 f  uartState[2]_i_3/O
                         net (fo=4, routed)           0.717     8.665    uartState[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.819     9.607    reset_cntr0
    SLICE_X5Y180         FDRE                                         r  reset_cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.752    15.174    CLK_IBUF_BUFG
    SLICE_X5Y180         FDRE                                         r  reset_cntr_reg[11]/C
                         clock pessimism              0.284    15.459    
                         clock uncertainty           -0.035    15.423    
    SLICE_X5Y180         FDRE (Setup_fdre_C_R)       -0.429    14.994    reset_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 reset_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.828ns (20.080%)  route 3.296ns (79.920%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.881     5.484    CLK_IBUF_BUFG
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y181         FDRE (Prop_fdre_C_Q)         0.456     5.940 f  reset_cntr_reg[12]/Q
                         net (fo=2, routed)           0.966     6.906    reset_cntr_reg[12]
    SLICE_X6Y179         LUT6 (Prop_lut6_I0_O)        0.124     7.030 r  uartState[2]_i_12/O
                         net (fo=1, routed)           0.793     7.823    uartState[2]_i_12_n_0
    SLICE_X4Y180         LUT4 (Prop_lut4_I3_O)        0.124     7.947 f  uartState[2]_i_3/O
                         net (fo=4, routed)           0.717     8.665    uartState[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.819     9.607    reset_cntr0
    SLICE_X5Y180         FDRE                                         r  reset_cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.752    15.174    CLK_IBUF_BUFG
    SLICE_X5Y180         FDRE                                         r  reset_cntr_reg[8]/C
                         clock pessimism              0.284    15.459    
                         clock uncertainty           -0.035    15.423    
    SLICE_X5Y180         FDRE (Setup_fdre_C_R)       -0.429    14.994    reset_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 reset_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.828ns (20.080%)  route 3.296ns (79.920%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 15.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.881     5.484    CLK_IBUF_BUFG
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y181         FDRE (Prop_fdre_C_Q)         0.456     5.940 f  reset_cntr_reg[12]/Q
                         net (fo=2, routed)           0.966     6.906    reset_cntr_reg[12]
    SLICE_X6Y179         LUT6 (Prop_lut6_I0_O)        0.124     7.030 r  uartState[2]_i_12/O
                         net (fo=1, routed)           0.793     7.823    uartState[2]_i_12_n_0
    SLICE_X4Y180         LUT4 (Prop_lut4_I3_O)        0.124     7.947 f  uartState[2]_i_3/O
                         net (fo=4, routed)           0.717     8.665    uartState[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.819     9.607    reset_cntr0
    SLICE_X5Y180         FDRE                                         r  reset_cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.752    15.174    CLK_IBUF_BUFG
    SLICE_X5Y180         FDRE                                         r  reset_cntr_reg[9]/C
                         clock pessimism              0.284    15.459    
                         clock uncertainty           -0.035    15.423    
    SLICE_X5Y180         FDRE (Setup_fdre_C_R)       -0.429    14.994    reset_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 reset_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.828ns (20.517%)  route 3.208ns (79.483%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.881     5.484    CLK_IBUF_BUFG
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y181         FDRE (Prop_fdre_C_Q)         0.456     5.940 f  reset_cntr_reg[12]/Q
                         net (fo=2, routed)           0.966     6.906    reset_cntr_reg[12]
    SLICE_X6Y179         LUT6 (Prop_lut6_I0_O)        0.124     7.030 r  uartState[2]_i_12/O
                         net (fo=1, routed)           0.793     7.823    uartState[2]_i_12_n_0
    SLICE_X4Y180         LUT4 (Prop_lut4_I3_O)        0.124     7.947 f  uartState[2]_i_3/O
                         net (fo=4, routed)           0.717     8.665    uartState[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.731     9.519    reset_cntr0
    SLICE_X5Y182         FDRE                                         r  reset_cntr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.755    15.177    CLK_IBUF_BUFG
    SLICE_X5Y182         FDRE                                         r  reset_cntr_reg[16]/C
                         clock pessimism              0.284    15.462    
                         clock uncertainty           -0.035    15.426    
    SLICE_X5Y182         FDRE (Setup_fdre_C_R)       -0.429    14.997    reset_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 reset_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cntr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.828ns (20.517%)  route 3.208ns (79.483%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.881     5.484    CLK_IBUF_BUFG
    SLICE_X5Y181         FDRE                                         r  reset_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y181         FDRE (Prop_fdre_C_Q)         0.456     5.940 f  reset_cntr_reg[12]/Q
                         net (fo=2, routed)           0.966     6.906    reset_cntr_reg[12]
    SLICE_X6Y179         LUT6 (Prop_lut6_I0_O)        0.124     7.030 r  uartState[2]_i_12/O
                         net (fo=1, routed)           0.793     7.823    uartState[2]_i_12_n_0
    SLICE_X4Y180         LUT4 (Prop_lut4_I3_O)        0.124     7.947 f  uartState[2]_i_3/O
                         net (fo=4, routed)           0.717     8.665    uartState[2]_i_3_n_0
    SLICE_X6Y176         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  reset_cntr[0]_i_1/O
                         net (fo=18, routed)          0.731     9.519    reset_cntr0
    SLICE_X5Y182         FDRE                                         r  reset_cntr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         1.755    15.177    CLK_IBUF_BUFG
    SLICE_X5Y182         FDRE                                         r  reset_cntr_reg[17]/C
                         clock pessimism              0.284    15.462    
                         clock uncertainty           -0.035    15.426    
    SLICE_X5Y182         FDRE (Setup_fdre_C_R)       -0.429    14.997    reset_cntr_reg[17]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.458%)  route 0.128ns (47.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.667     1.587    Inst_btn_debounce/CLK_I
    SLICE_X0Y174         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  Inst_btn_debounce/sig_out_reg_reg[2]/Q
                         net (fo=4, routed)           0.128     1.856    btnDeBnc[2]
    SLICE_X3Y174         FDRE                                         r  btnReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.941     2.106    CLK_IBUF_BUFG
    SLICE_X3Y174         FDRE                                         r  btnReg_reg[2]/C
                         clock pessimism             -0.506     1.600    
    SLICE_X3Y174         FDRE (Hold_fdre_C_D)         0.066     1.666    btnReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.690%)  route 0.149ns (51.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.668     1.588    Inst_btn_debounce/CLK_I
    SLICE_X3Y176         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=4, routed)           0.149     1.877    btnDeBnc[1]
    SLICE_X6Y176         FDRE                                         r  btnReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.941     2.106    CLK_IBUF_BUFG
    SLICE_X6Y176         FDRE                                         r  btnReg_reg[1]/C
                         clock pessimism             -0.483     1.623    
    SLICE_X6Y176         FDRE (Hold_fdre_C_D)         0.059     1.682    btnReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uartData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.638     1.558    CLK_IBUF_BUFG
    SLICE_X8Y174         FDRE                                         r  uartData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  uartData_reg[6]/Q
                         net (fo=1, routed)           0.110     1.832    Inst_UART_TX_CTRL/DATA[6]
    SLICE_X8Y173         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.911     2.076    Inst_UART_TX_CTRL/CLK
    SLICE_X8Y173         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[7]/C
                         clock pessimism             -0.504     1.572    
    SLICE_X8Y173         FDRE (Hold_fdre_C_D)         0.052     1.624    Inst_UART_TX_CTRL/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 strIndex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.321%)  route 0.156ns (42.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.639     1.559    CLK_IBUF_BUFG
    SLICE_X10Y173        FDRE                                         r  strIndex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y173        FDRE (Prop_fdre_C_Q)         0.164     1.723 r  strIndex_reg[3]/Q
                         net (fo=19, routed)          0.156     1.878    strIndex_reg[3]
    SLICE_X9Y173         LUT6 (Prop_lut6_I2_O)        0.045     1.923 r  uartData[0]_i_1/O
                         net (fo=1, routed)           0.000     1.923    sendStr[0][0]
    SLICE_X9Y173         FDRE                                         r  uartData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.911     2.076    CLK_IBUF_BUFG
    SLICE_X9Y173         FDRE                                         r  uartData_reg[0]/C
                         clock pessimism             -0.483     1.593    
    SLICE_X9Y173         FDRE (Hold_fdre_C_D)         0.091     1.684    uartData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 RGB_Core1/windowcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/windowcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.598     1.517    RGB_Core1/GCLK
    SLICE_X83Y111        FDRE                                         r  RGB_Core1/windowcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  RGB_Core1/windowcount_reg[6]/Q
                         net (fo=9, routed)           0.168     1.827    RGB_Core1/windowcount_reg[6]
    SLICE_X83Y111        LUT3 (Prop_lut3_I2_O)        0.042     1.869 r  RGB_Core1/windowcount[7]_i_2/O
                         net (fo=1, routed)           0.000     1.869    RGB_Core1/plusOp__0[7]
    SLICE_X83Y111        FDRE                                         r  RGB_Core1/windowcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.870     2.035    RGB_Core1/GCLK
    SLICE_X83Y111        FDRE                                         r  RGB_Core1/windowcount_reg[7]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X83Y111        FDRE (Hold_fdre_C_D)         0.107     1.624    RGB_Core1/windowcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 strIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.271ns (73.754%)  route 0.096ns (26.246%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.639     1.559    CLK_IBUF_BUFG
    SLICE_X10Y173        FDRE                                         r  strIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y173        FDRE (Prop_fdre_C_Q)         0.164     1.723 r  strIndex_reg[2]/Q
                         net (fo=22, routed)          0.096     1.819    strIndex_reg[2]
    SLICE_X11Y173        LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  uartData[3]_i_2/O
                         net (fo=1, routed)           0.000     1.864    uartData[3]_i_2_n_0
    SLICE_X11Y173        MUXF7 (Prop_muxf7_I0_O)      0.062     1.926 r  uartData_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.926    sendStr[0][3]
    SLICE_X11Y173        FDRE                                         r  uartData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.911     2.076    CLK_IBUF_BUFG
    SLICE_X11Y173        FDRE                                         r  uartData_reg[3]/C
                         clock pessimism             -0.504     1.572    
    SLICE_X11Y173        FDRE (Hold_fdre_C_D)         0.105     1.677    uartData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 RGB_Core1/windowcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core1/rgbLedReg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.297ns (70.211%)  route 0.126ns (29.789%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.598     1.517    RGB_Core1/GCLK
    SLICE_X85Y111        FDRE                                         r  RGB_Core1/windowcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  RGB_Core1/windowcount_reg[5]/Q
                         net (fo=8, routed)           0.126     1.784    RGB_Core1/windowcount_reg[5]
    SLICE_X84Y111        LUT6 (Prop_lut6_I1_O)        0.045     1.829 r  RGB_Core1/rgbLedReg1[1]_i_7/O
                         net (fo=1, routed)           0.000     1.829    RGB_Core1/rgbLedReg1[1]_i_7_n_0
    SLICE_X84Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.940 r  RGB_Core1/rgbLedReg1_reg[1]_i_1/CO[3]
                         net (fo=4, routed)           0.000     1.940    RGB_Core1/rgbLedReg1_reg[1]_i_1_n_0
    SLICE_X84Y111        FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.870     2.035    RGB_Core1/GCLK
    SLICE_X84Y111        FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
                         clock pessimism             -0.504     1.530    
    SLICE_X84Y111        FDRE (Hold_fdre_C_D)         0.159     1.689    RGB_Core1/rgbLedReg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_out_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.671     1.591    Inst_btn_debounce/CLK_I
    SLICE_X0Y179         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y179         FDRE (Prop_fdre_C_Q)         0.141     1.732 f  Inst_btn_debounce/sig_cntrs_ary_reg[0][13]/Q
                         net (fo=2, routed)           0.062     1.794    Inst_btn_debounce/sig_cntrs_ary_reg[0][13]
    SLICE_X1Y179         LUT4 (Prop_lut4_I3_O)        0.045     1.839 r  Inst_btn_debounce/sig_out_reg[0]_i_4/O
                         net (fo=2, routed)           0.063     1.901    Inst_btn_debounce/sig_out_reg[0]_i_4_n_0
    SLICE_X1Y179         LUT5 (Prop_lut5_I2_O)        0.045     1.946 r  Inst_btn_debounce/sig_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.946    Inst_btn_debounce/sig_out_reg[0]_i_1_n_0
    SLICE_X1Y179         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.946     2.111    Inst_btn_debounce/CLK_I
    SLICE_X1Y179         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
                         clock pessimism             -0.507     1.604    
    SLICE_X1Y179         FDRE (Hold_fdre_C_D)         0.091     1.695    Inst_btn_debounce/sig_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_out_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.667     1.587    Inst_btn_debounce/CLK_I
    SLICE_X4Y176         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y176         FDRE (Prop_fdre_C_Q)         0.141     1.728 f  Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/Q
                         net (fo=2, routed)           0.062     1.790    Inst_btn_debounce/sig_cntrs_ary_reg[3][1]
    SLICE_X5Y176         LUT4 (Prop_lut4_I3_O)        0.045     1.835 r  Inst_btn_debounce/sig_out_reg[3]_i_3/O
                         net (fo=2, routed)           0.063     1.897    Inst_btn_debounce/sig_out_reg[3]_i_3_n_0
    SLICE_X5Y176         LUT5 (Prop_lut5_I1_O)        0.045     1.942 r  Inst_btn_debounce/sig_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.942    Inst_btn_debounce/sig_out_reg[3]_i_1_n_0
    SLICE_X5Y176         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.941     2.106    Inst_btn_debounce/CLK_I
    SLICE_X5Y176         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
                         clock pessimism             -0.506     1.600    
    SLICE_X5Y176         FDRE (Hold_fdre_C_D)         0.091     1.691    Inst_btn_debounce/sig_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 uartData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.148ns (51.242%)  route 0.141ns (48.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.638     1.558    CLK_IBUF_BUFG
    SLICE_X8Y174         FDRE                                         r  uartData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDRE (Prop_fdre_C_Q)         0.148     1.706 r  uartData_reg[1]/Q
                         net (fo=1, routed)           0.141     1.847    Inst_UART_TX_CTRL/DATA[1]
    SLICE_X8Y175         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=242, routed)         0.910     2.075    Inst_UART_TX_CTRL/CLK
    SLICE_X8Y175         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/C
                         clock pessimism             -0.483     1.592    
    SLICE_X8Y175         FDRE (Hold_fdre_C_D)        -0.001     1.591    Inst_UART_TX_CTRL/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y174   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y176   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y176   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y177   Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y177   Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y177   Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y177   Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y178   Inst_UART_TX_CTRL/bitIndex_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y180   Inst_UART_TX_CTRL/bitIndex_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y174   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y174   Inst_UART_TX_CTRL/bitIndex_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y174   Inst_UART_TX_CTRL/bitIndex_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y175   Inst_UART_TX_CTRL/bitIndex_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y176    Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y173    Inst_btn_debounce/sig_cntrs_ary_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y175    Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y175    Inst_btn_debounce/sig_cntrs_ary_reg[1][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y175    Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y175    Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y176   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y176   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y177   Inst_UART_TX_CTRL/bitIndex_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y177   Inst_UART_TX_CTRL/bitIndex_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y177   Inst_UART_TX_CTRL/bitIndex_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y177   Inst_UART_TX_CTRL/bitIndex_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y176    Inst_UART_TX_CTRL/bitTmr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y176    Inst_UART_TX_CTRL/bitTmr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y176    Inst_UART_TX_CTRL/bitTmr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y177    Inst_UART_TX_CTRL/bitTmr_reg[4]/C



