{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1690973646762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1690973646763 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "udp_loopback EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"udp_loopback\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1690973646782 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690973646819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690973646819 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_rx:pll_rx\|altpll:altpll_component\|pll_rx_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_rx:pll_rx\|altpll:altpll_component\|pll_rx_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_rx:pll_rx\|altpll:altpll_component\|pll_rx_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 -60 -1333 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -60 degrees (-1333 ps) for pll_rx:pll_rx\|altpll:altpll_component\|pll_rx_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_rx_altpll.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/pll_rx_altpll.v" 43 -1 0 } } { "" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1690973646855 ""}  } { { "db/pll_rx_altpll.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/pll_rx_altpll.v" 43 -1 0 } } { "" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1690973646855 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1690973646911 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690973647271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690973647271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690973647271 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1690973647271 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 3237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690973647283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 3239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690973647283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 3241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690973647283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 3243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690973647283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 3245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690973647283 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1690973647283 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1690973647286 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1690973647307 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aam1 " "Entity dcfifo_aam1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1690973647764 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1690973647764 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1690973647764 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1690973647764 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "udp_loopback.sdc " "Synopsys Design Constraints File file not found: 'udp_loopback.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1690973647769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1690973647769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1690973647769 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1690973647785 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1690973647785 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1690973647786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_rx:pll_rx\|altpll:altpll_component\|pll_rx_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll_rx:pll_rx\|altpll:altpll_component\|pll_rx_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690973647901 ""}  } { { "db/pll_rx_altpll.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/pll_rx_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690973647901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690973647901 ""}  } { { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 3225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690973647901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690973647901 ""}  } { { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 3223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690973647901 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[0\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[0\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[0\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[0\]~input IOIBUF_X28_Y24_N22 " "Node \"eth_rxd\[0\]~input\" is constrained to location IOIBUF_X28_Y24_N22 to improve DDIO timing" {  } { { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 3226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[0\] PIN E10 " "Node \"eth_rxd\[0\]\" is constrained to location PIN E10 to improve DDIO timing" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { eth_rxd[0] } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[0\]" } } } } { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[1\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[1\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[1\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[1\]~input IOIBUF_X30_Y24_N8 " "Node \"eth_rxd\[1\]~input\" is constrained to location IOIBUF_X30_Y24_N8 to improve DDIO timing" {  } { { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 3227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[1\] PIN A13 " "Node \"eth_rxd\[1\]\" is constrained to location PIN A13 to improve DDIO timing" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { eth_rxd[1] } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[1\]" } } } } { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[2\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[2\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[2\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[2\]~input IOIBUF_X28_Y24_N1 " "Node \"eth_rxd\[2\]~input\" is constrained to location IOIBUF_X28_Y24_N1 to improve DDIO timing" {  } { { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 3228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[2\] PIN A14 " "Node \"eth_rxd\[2\]\" is constrained to location PIN A14 to improve DDIO timing" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { eth_rxd[2] } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[2\]" } } } } { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[3\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[3\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[3\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[3\]~input IOIBUF_X30_Y24_N22 " "Node \"eth_rxd\[3\]~input\" is constrained to location IOIBUF_X30_Y24_N22 to improve DDIO timing" {  } { { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 3229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[3\] PIN B13 " "Node \"eth_rxd\[3\]\" is constrained to location PIN B13 to improve DDIO timing" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { eth_rxd[3] } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[3\]" } } } } { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\] LAB_X21_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X21_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_8hf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\] LAB_X21_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X21_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/prj/db/ddio_in_8hf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxdv~input IOIBUF_X21_Y24_N1 " "Node \"eth_rxdv~input\" is constrained to location IOIBUF_X21_Y24_N1 to improve DDIO timing" {  } { { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 3230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxdv PIN A15 " "Node \"eth_rxdv\" is constrained to location PIN A15 to improve DDIO timing" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { eth_rxdv } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxdv" } } } } { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1690973647922 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1690973647922 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1690973648148 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1690973648150 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1690973648150 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690973648153 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690973648157 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1690973648160 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1690973648160 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1690973648162 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1690973648221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1690973648223 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1690973648223 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690973648269 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1690973648274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1690973648676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690973648884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1690973648904 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1690973651856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690973651856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1690973652163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.28 " "Router is attempting to preserve 0.28 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1690973652474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1690973652929 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1690973652929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1690973653534 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1690973653534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690973653536 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.85 " "Total time spent on timing analysis during the Fitter is 0.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1690973653653 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690973653667 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690973653841 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690973653842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690973654070 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690973654466 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1690973654684 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL E16 " "Pin rst_n uses I/O standard 3.3-V LVTTL at E16" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690973654692 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxc 3.3-V LVTTL M15 " "Pin eth_rxc uses I/O standard 3.3-V LVTTL at M15" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { eth_rxc } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxc" } } } } { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690973654692 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690973654692 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxd\[0\] 3.3-V LVTTL E10 " "Pin eth_rxd\[0\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { eth_rxd[0] } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[0\]" } } } } { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690973654692 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxd\[1\] 3.3-V LVTTL A13 " "Pin eth_rxd\[1\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { eth_rxd[1] } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[1\]" } } } } { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690973654692 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxd\[2\] 3.3-V LVTTL A14 " "Pin eth_rxd\[2\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { eth_rxd[2] } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[2\]" } } } } { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690973654692 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxd\[3\] 3.3-V LVTTL B13 " "Pin eth_rxd\[3\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { eth_rxd[3] } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[3\]" } } } } { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690973654692 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxdv 3.3-V LVTTL A15 " "Pin eth_rxdv uses I/O standard 3.3-V LVTTL at A15" {  } { { "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { eth_rxdv } } } { "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxdv" } } } } { "../rtl/udp_loopback.v" "" { Text "H:/FPGA/cyclone source/05_udp_loopback/rtl/udp_loopback.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "H:/FPGA/cyclone source/05_udp_loopback/prj/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690973654692 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1690973654692 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/FPGA/cyclone source/05_udp_loopback/prj/output_files/udp_loopback.fit.smsg " "Generated suppressed messages file H:/FPGA/cyclone source/05_udp_loopback/prj/output_files/udp_loopback.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1690973654799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6544 " "Peak virtual memory: 6544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690973655209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 02 18:54:15 2023 " "Processing ended: Wed Aug 02 18:54:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690973655209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690973655209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690973655209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1690973655209 ""}
