{"vcs1":{"timestamp_begin":1696241122.066868633, "rt":15.66, "ut":13.92, "st":0.60}}
{"vcselab":{"timestamp_begin":1696241137.829819380, "rt":1.74, "ut":0.45, "st":0.19}}
{"link":{"timestamp_begin":1696241139.650448304, "rt":0.56, "ut":0.33, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696241121.214186701}
{"VCS_COMP_START_TIME": 1696241121.214186701}
{"VCS_COMP_END_TIME": 1696241140.386470979}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ps +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390580}}
{"stitch_vcselab": {"peak_mem": 227912}}
