
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.66

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_a[0] (input port clocked by core_clock)
Endpoint: ram[9][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.04    0.00    0.00    0.20 v data_a[0] (in)
                                         data_a[0] (net)
                  0.00    0.00    0.20 v _909_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _909_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _136_ (net)
                  0.06    0.00    0.39 v ram[9][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ram[9][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: addr_a[0] (input port clocked by core_clock)
Endpoint: ram[0][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v addr_a[0] (in)
                                         addr_a[0] (net)
                  0.00    0.00    0.20 v _532_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     9    0.12    0.09    0.14    0.34 v _532_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _206_ (net)
                  0.09    0.00    0.34 v _608_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     4    0.05    0.13    0.28    0.62 v _608_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _274_ (net)
                  0.13    0.00    0.62 v _609_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     8    0.11    0.20    0.36    0.98 v _609_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _275_ (net)
                  0.20    0.00    0.98 v _610_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.24    1.22 ^ _610_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _016_ (net)
                  0.05    0.00    1.22 ^ ram[0][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.22   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ram[0][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.22   data arrival time
-----------------------------------------------------------------------------
                                  8.66   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: addr_a[0] (input port clocked by core_clock)
Endpoint: ram[0][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v addr_a[0] (in)
                                         addr_a[0] (net)
                  0.00    0.00    0.20 v _532_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     9    0.12    0.09    0.14    0.34 v _532_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _206_ (net)
                  0.09    0.00    0.34 v _608_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     4    0.05    0.13    0.28    0.62 v _608_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _274_ (net)
                  0.13    0.00    0.62 v _609_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     8    0.11    0.20    0.36    0.98 v _609_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _275_ (net)
                  0.20    0.00    0.98 v _610_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.24    1.22 ^ _610_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _016_ (net)
                  0.05    0.00    1.22 ^ ram[0][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.22   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ ram[0][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.22   data arrival time
-----------------------------------------------------------------------------
                                  8.66   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.91e-02   1.81e-03   8.46e-08   2.09e-02  51.4%
Combinational          1.64e-02   3.35e-03   1.45e-07   1.98e-02  48.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.55e-02   5.16e-03   2.29e-07   4.07e-02 100.0%
                          87.3%      12.7%       0.0%
