# Entity: ddrio_in

- **File**: ddrio_in.vhdl
## Diagram

![Diagram](ddrio_in.svg "Diagram")
## Description

 EMACS settings: -*-  tab-width: 2; indent-tabs-mode: t -*-
 vim: tabstop=2:shiftwidth=2:noexpandtab
 kate: tab-width 2; replace-tabs off; indent-width 2;
 =============================================================================
 Authors:					Martin Zabel
									Patrick Lehmann

 Entity:					Chip-Specific DDR Input Registers

 Description:
 -------------------------------------
 Instantiates chip-specific :abbr:`DDR (Double Data Rate)` input registers.

 Both data ``DataIn_high/low`` are synchronously outputted to the on-chip logic
 with the rising edge of ``Clock``. ``DataIn_high`` is the value at the ``Pad``
 sampled with the same rising edge. ``DataIn_low`` is the value sampled with
 the falling edge directly before this rising edge. Thus sampling starts with
 the falling edge of the clock as depicted in the following waveform.

 .. wavedrom::

    
![alt text](wavedrom_SeN90.svg "title") 


 After power-up, the output ports ``DataIn_high`` and ``DataIn_low`` both equal
 INIT_VALUE.

 ``Pad`` must be connected to a PAD because FPGAs only have these registers in
 IOBs.

 License:
 =============================================================================
 Copyright 2007-2016 Technische Universitaet Dresden - Germany,
										 Chair of VLSI-Design, Diagnostics and Architecture

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

		http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
 =============================================================================
## Generics

| Generic name | Type       | Value       | Description |
| ------------ | ---------- | ----------- | ----------- |
| BITS         | positive   |             |             |
| INIT_VALUE   | bit_vector | x"FFFFFFFF" |             |
## Ports

| Port name   | Direction | Type                                | Description |
| ----------- | --------- | ----------------------------------- | ----------- |
| Clock       | in        | std_logic                           |             |
| ClockEnable | in        | std_logic                           |             |
| DataIn_high | out       | std_logic_vector(BITS - 1 downto 0) |             |
| DataIn_low  | out       | std_logic_vector(BITS - 1 downto 0) |             |
| Pad         | in        | std_logic_vector(BITS - 1 downto 0) |             |
