<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="top_level_microblaze_0_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_dlmb_v10_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_ilmb_v10_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="top_level_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="top_level_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_lmb_bram_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_xbar_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_mdm_1_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_clk_wiz_1_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_util_vector_logic_0_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_util_vector_logic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_axi_uartlite_0_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_axi_gpio_0_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_usp_rf_data_converter_0_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_usp_rf_data_converter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_rfsoc_data_pipeline_0_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_rfsoc_data_pipeline_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_rfsoc_data_pipeline_1_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_rfsoc_data_pipeline_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="top_level_rfsoc_data_pipeline_0_0_synth_1"/>
	</Run>
	<Run Id="top_level_proc_sys_reset_0_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

