<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf clk.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PATHDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.916</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X48Y85.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathFromToDelay"><twSlack>11.084</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twTotPathDel>3.916</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X62Y91.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y88.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y85.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.710</twLogDel><twRouteDel>2.206</twRouteDel><twTotDel>3.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X48Y85.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathFromToDelay"><twSlack>11.084</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>3.916</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X62Y91.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y88.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y85.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.710</twLogDel><twRouteDel>2.206</twRouteDel><twTotDel>3.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X48Y84.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathFromToDelay"><twSlack>11.084</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>3.916</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X62Y91.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y88.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.424</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y88.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y84.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y84.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.710</twLogDel><twRouteDel>2.206</twRouteDel><twTotDel>3.916</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X59Y91.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMinDelay" ><twTotDel>1.456</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twDelConst>0.000</twDelConst><twDel>0.965</twDel><twSUTime>-0.491</twSUTime><twTotPathDel>1.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X62Y91.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y91.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>1.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>64.9</twPctLog><twPctRoute>35.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X59Y91.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMinDelay" ><twTotDel>1.456</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twDelConst>0.000</twDelConst><twDel>0.965</twDel><twSUTime>-0.491</twSUTime><twTotPathDel>1.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X62Y91.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y91.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>1.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>64.9</twPctLog><twPctRoute>35.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X58Y88.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMinDelay" ><twTotDel>1.458</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twDelConst>0.000</twDelConst><twDel>0.967</twDel><twSUTime>-0.491</twSUTime><twTotPathDel>1.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X62Y91.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y88.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;5&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>1.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>64.8</twPctLog><twPctRoute>35.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="21" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.411</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_iDATA_CMD (SLICE_X62Y91.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathFromToDelay"><twSlack>13.589</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.411</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X62Y91.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y91.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.511</twRouteDel><twTotDel>1.411</twTotDel><twDestClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_instance/U0/U_ICON/U_iDATA_CMD (SLICE_X62Y91.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMinDelay" ><twTotDel>0.995</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_instance/U0/U_ICON/U_iDATA_CMD</twDest><twDelConst>0.000</twDelConst><twDel>0.863</twDel><twSUTime>-0.132</twSUTime><twTotPathDel>0.995</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_instance/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X62Y91.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y91.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y91.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.132</twDelInfo><twComp>icon_instance/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_instance/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.586</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>0.995</twTotDel><twDestClk twEdge ="twRising">icon_instance/U0/iUPDATE_OUT</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="26" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (SLICE_X12Y69.G3), 11 paths
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.469</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>6.693</twDel><twSUTime>0.776</twSUTime><twTotPathDel>7.469</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y86.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y84.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_instance/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.G3</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">2.652</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y69.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.610</twLogDel><twRouteDel>4.859</twRouteDel><twTotDel>7.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.754</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>5.978</twDel><twSUTime>0.776</twSUTime><twTotPathDel>6.754</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y89.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iSYNC</twComp><twBEL>icon_instance/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_instance/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y84.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_instance/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.G3</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">2.652</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y69.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.559</twLogDel><twRouteDel>4.195</twRouteDel><twTotDel>6.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="31"><twUnconstPath anchorID="32" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.653</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>5.877</twDel><twSUTime>0.776</twSUTime><twTotPathDel>6.653</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y86.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y84.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_instance/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.G3</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">2.652</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y69.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.607</twLogDel><twRouteDel>4.046</twRouteDel><twTotDel>6.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (SLICE_X12Y69.G3), 11 paths
</twPathRptBanner><twPathRpt anchorID="33"><twUnconstPath anchorID="34" twDataPathType="twDataPathMinDelay" ><twTotDel>4.763</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>4.276</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>4.763</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y84.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y84.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y84.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y84.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>vio_instance/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.G3</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">2.121</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y69.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>1.917</twLogDel><twRouteDel>2.846</twRouteDel><twTotDel>4.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="35"><twUnconstPath anchorID="36" twDataPathType="twDataPathMinDelay" ><twTotDel>4.809</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>4.322</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>4.809</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y84.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y84.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y84.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y84.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>vio_instance/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.G3</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">2.121</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y69.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>1.959</twLogDel><twRouteDel>2.850</twRouteDel><twTotDel>4.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="37"><twUnconstPath anchorID="38" twDataPathType="twDataPathMinDelay" ><twTotDel>4.835</twTotDel><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>4.348</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>4.835</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y85.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y84.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y84.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y84.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>icon_instance/U0/U_ICON/iCOMMAND_SEL&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>vio_instance/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.G3</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">2.121</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y69.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>1.917</twLogDel><twRouteDel>2.918</twRouteDel><twTotDel>4.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="39" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG (SLICE_X13Y70.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.957</twTotDel><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twDel>1.229</twDel><twSUTime>0.728</twSUTime><twTotPathDel>1.957</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y70.CLK</twSrcSite><twSrcClk twEdge ="twFalling">imem_idata&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y70.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/falling_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y70.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/falling_out</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y70.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/ASYNC_F_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG</twBEL></twPathDel><twLogDel>1.295</twLogDel><twRouteDel>0.662</twRouteDel><twTotDel>1.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>66.2</twPctLog><twPctRoute>33.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X12Y68.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.743</twTotDel><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twDel>0.967</twDel><twSUTime>0.776</twSUTime><twTotPathDel>1.743</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y69.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd2_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>1.343</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>1.743</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>77.1</twPctLog><twPctRoute>22.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X12Y68.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.655</twTotDel><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twDel>0.879</twDel><twSUTime>0.776</twSUTime><twTotPathDel>1.655</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising">imem_idata&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X13Y68.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/rising_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/rising_out</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y68.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd2_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>1.287</twLogDel><twRouteDel>0.368</twRouteDel><twTotDel>1.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>77.8</twPctLog><twPctRoute>22.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D_TO_J_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X12Y68.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMinDelay" ><twTotDel>1.191</twTotDel><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twDel>0.704</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>1.191</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising">imem_idata&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X13Y68.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/rising_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/rising_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y68.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd2_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>1.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>75.2</twPctLog><twPctRoute>24.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X12Y68.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMinDelay" ><twTotDel>1.261</twTotDel><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twDel>0.774</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>1.261</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X12Y69.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y68.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y68.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd2_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>0.941</twLogDel><twRouteDel>0.320</twRouteDel><twTotDel>1.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>74.6</twPctLog><twPctRoute>25.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG (SLICE_X13Y70.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twUnconstPath anchorID="51" twDataPathType="twDataPathMinDelay" ><twTotDel>1.432</twTotDel><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twDel>0.984</twDel><twSUTime>-0.448</twSUTime><twTotPathDel>1.432</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y70.CLK</twSrcSite><twSrcClk twEdge ="twFalling">imem_idata&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X2Y70.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/falling_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y70.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/falling_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y70.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/ASYNC_F_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_ASYNC_F_REG</twBEL></twPathDel><twLogDel>0.902</twLogDel><twRouteDel>0.530</twRouteDel><twTotDel>1.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="52" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>12840</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2299</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.056</twMinPer></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG (SLICE_X53Y6.G4), 11 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.944</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>13.056</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y86.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y84.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_instance/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">8.287</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y6.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.562</twLogDel><twRouteDel>10.494</twRouteDel><twTotDel>13.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.659</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>12.341</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y89.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iSYNC</twComp><twBEL>icon_instance/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_instance/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y84.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_instance/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">8.287</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y6.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.511</twLogDel><twRouteDel>9.830</twRouteDel><twTotDel>12.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.760</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>12.240</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y86.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y84.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_instance/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">8.287</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y6.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[59].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>2.559</twLogDel><twRouteDel>9.681</twRouteDel><twTotDel>12.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG (SLICE_X52Y4.G3), 11 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.133</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twTotPathDel>12.867</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y86.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y84.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_instance/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y4.G3</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">8.050</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y4.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/ASYNC_F_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG</twBEL></twPathDel><twLogDel>2.610</twLogDel><twRouteDel>10.257</twRouteDel><twTotDel>12.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.848</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twTotPathDel>12.152</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y89.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iSYNC</twComp><twBEL>icon_instance/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_instance/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y84.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_instance/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y4.G3</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">8.050</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y4.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/ASYNC_F_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG</twBEL></twPathDel><twLogDel>2.559</twLogDel><twRouteDel>9.593</twRouteDel><twTotDel>12.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.949</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twTotPathDel>12.051</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y86.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y84.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_instance/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y4.G3</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">8.050</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y4.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/ASYNC_F_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_F_REG</twBEL></twPathDel><twLogDel>2.607</twLogDel><twRouteDel>9.444</twRouteDel><twTotDel>12.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG (SLICE_X52Y5.G3), 11 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.133</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twTotPathDel>12.867</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y86.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y86.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y84.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_instance/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y5.G3</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">8.050</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y5.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/fd2_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>2.610</twLogDel><twRouteDel>10.257</twRouteDel><twTotDel>12.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.848</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twTotPathDel>12.152</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y89.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iSYNC</twComp><twBEL>icon_instance/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y88.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_instance/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y88.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y84.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.089</twDelInfo><twComp>icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_instance/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y5.G3</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">8.050</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y5.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/fd2_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>2.559</twLogDel><twRouteDel>9.593</twRouteDel><twTotDel>12.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.949</twSlack><twSrc BELType="FF">icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twTotPathDel>12.051</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y87.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y86.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y86.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y84.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>icon_instance/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y84.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>vio_instance/U0/I_VIO/reset_f_edge/iDOUT&lt;1&gt;</twComp><twBEL>icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y5.G3</twSite><twDelType>net</twDelType><twFanCnt>385</twFanCnt><twDelInfo twEdge="twRising">8.050</twDelInfo><twComp>vio_control&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y5.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/fd2_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/ASYNC_R_MUX</twBEL><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[61].ASYNC_IN_CELL/S_ASYNC_R_REG</twBEL></twPathDel><twLogDel>2.607</twLogDel><twRouteDel>9.444</twRouteDel><twTotDel>12.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_ASYNC_REG (SLICE_X1Y13.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.799</twSlack><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_ASYNC_F_REG</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_ASYNC_REG</twDest><twTotPathDel>0.799</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_ASYNC_F_REG</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_ASYNC_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X1Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_ASYNC_F_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y13.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.310</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/fd3_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y13.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>vio_instance/U0/I_VIO/INPUT_SHIFT&lt;16&gt;</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_ASYNC_REG</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_REG (SLICE_X13Y54.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_F_REG</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_REG</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_F_REG</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X13Y55.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/fd3_out</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_F_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/fd3_out</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>vio_instance/U0/I_VIO/INPUT_SHIFT&lt;30&gt;</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_ASYNC_REG</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_instance/U0/I_VIO/GEN_ASYNC_OUT[87].ASYNC_OUT_CELL/SHIFT_REG (SLICE_X67Y2.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_OUT[86].ASYNC_OUT_CELL/SHIFT_REG</twSrc><twDest BELType="FF">vio_instance/U0/I_VIO/GEN_ASYNC_OUT[87].ASYNC_OUT_CELL/SHIFT_REG</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_OUT[86].ASYNC_OUT_CELL/SHIFT_REG</twSrc><twDest BELType='FF'>vio_instance/U0/I_VIO/GEN_ASYNC_OUT[87].ASYNC_OUT_CELL/SHIFT_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y2.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>vio_instance/U0/I_VIO/OUTPUT_SHIFT&lt;88&gt;</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_OUT[86].ASYNC_OUT_CELL/SHIFT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y2.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>vio_instance/U0/I_VIO/OUTPUT_SHIFT&lt;87&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>vio_instance/U0/I_VIO/OUTPUT_SHIFT&lt;88&gt;</twComp><twBEL>vio_instance/U0/I_VIO/GEN_ASYNC_OUT[87].ASYNC_OUT_CELL/SHIFT_REG</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">vio_control&lt;0&gt;</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="78" type="MINLOWPULSE" name="Trpw" slack="27.224" period="30.000" constraintValue="15.000" deviceLimit="1.388" physResource="icon_instance/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;/SR" logResource="icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET/SR" locationPin="SLICE_X48Y85.SR" clockNet="icon_instance/U0/U_ICON/iSEL"/><twPinLimit anchorID="79" type="MINHIGHPULSE" name="Trpw" slack="27.224" period="30.000" constraintValue="15.000" deviceLimit="1.388" physResource="icon_instance/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;/SR" logResource="icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET/SR" locationPin="SLICE_X48Y85.SR" clockNet="icon_instance/U0/U_ICON/iSEL"/><twPinLimit anchorID="80" type="MINLOWPULSE" name="Trpw" slack="27.224" period="30.000" constraintValue="15.000" deviceLimit="1.388" physResource="icon_instance/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;/SR" logResource="icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET/SR" locationPin="SLICE_X48Y85.SR" clockNet="icon_instance/U0/U_ICON/iSEL"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="81">0</twUnmetConstCnt><twDataSheet anchorID="82" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="83"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>12873</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2824</twConnCnt></twConstCov><twStats anchorID="84"><twMinPer>13.056</twMinPer><twFootnote number="1" /><twMaxFreq>76.593</twMaxFreq><twMaxFromToDel>3.916</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov  4 01:35:21 2019 </twTimestamp></twFoot><twClientInfo anchorID="85"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 381 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
