Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 12 11:07:47 2023
| Host         : DESKTOP-VEN7OOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    65          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (65)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (115)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (65)
-------------------------
 There are 65 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (115)
--------------------------------------------------
 There are 115 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     81.079        0.000                      0                    2        0.465        0.000                      0                    2       41.160        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        81.079        0.000                      0                    2        0.465        0.000                      0                    2       41.160        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       81.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.079ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.580ns (27.174%)  route 1.554ns (72.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  clk_div_cnt_reg[0]/Q
                         net (fo=1, routed)           1.035     6.580    clk_div_cnt[0]
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.704 r  clk_i_1/O
                         net (fo=2, routed)           0.519     7.223    clk_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_reg/C
                         clock pessimism              0.298    88.419    
                         clock uncertainty           -0.035    88.384    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)       -0.081    88.303    clk_reg
  -------------------------------------------------------------------
                         required time                         88.303    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                 81.079    

Slack (MET) :             81.709ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.914%)  route 1.035ns (64.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  clk_div_cnt_reg[0]/Q
                         net (fo=1, routed)           1.035     6.580    clk_div_cnt[0]
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.704 r  clk_i_1/O
                         net (fo=2, routed)           0.000     6.704    clk_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[0]/C
                         clock pessimism              0.298    88.419    
                         clock uncertainty           -0.035    88.384    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.029    88.413    clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         88.413    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                 81.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.455%)  route 0.370ns (66.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  clk_div_cnt_reg[0]/Q
                         net (fo=1, routed)           0.370     1.961    clk_div_cnt[0]
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.006 r  clk_i_1/O
                         net (fo=2, routed)           0.000     2.006    clk_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[0]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.091     1.541    clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.642%)  route 0.539ns (74.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  clk_div_cnt_reg[0]/Q
                         net (fo=1, routed)           0.370     1.961    clk_div_cnt[0]
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.006 r  clk_i_1/O
                         net (fo=2, routed)           0.169     2.175    clk_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_reg/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.066     1.516    clk_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.659    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { src_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  src_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y46   clk_div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y46   clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.387ns  (logic 4.047ns (54.787%)  route 3.340ns (45.213%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE                         0.000     0.000 r  state_reg/C
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  state_reg/Q
                         net (fo=2, routed)           3.340     3.858    rgb_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.529     7.387 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.387    rgb[2]
    F1                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.785ns  (logic 3.989ns (58.786%)  route 2.796ns (41.214%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE                         0.000     0.000 r  delay_input_reg/C
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  delay_input_reg/Q
                         net (fo=4, routed)           2.796     3.252    pio48_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.533     6.785 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000     6.785    pio48
    A4                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 4.034ns (68.639%)  route 1.843ns (31.361%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE                         0.000     0.000 r  uart_writer/dout_reg/C
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           1.843     2.361    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516     5.877 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.877    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.962ns (69.825%)  route 1.712ns (30.175%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE                         0.000     0.000 r  lauch_dff/q_reg/C
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lauch_dff/q_reg/Q
                         net (fo=1, routed)           1.712     2.168    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.506     5.674 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000     5.674    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.631ns  (logic 3.966ns (70.425%)  route 1.665ns (29.575%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE                         0.000     0.000 r  lauch_dff/q_reg_lopt_replica/C
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lauch_dff/q_reg_lopt_replica/Q
                         net (fo=1, routed)           1.665     2.121    lopt
    L1                   OBUF (Prop_obuf_I_O)         3.510     5.631 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     5.631    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.468ns  (logic 1.054ns (23.591%)  route 3.414ns (76.409%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[4]/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_reader/etu_cnt_reg[4]/Q
                         net (fo=3, routed)           0.807     1.263    uart_reader/etu_cnt_reg_n_0_[4]
    SLICE_X6Y36          LUT4 (Prop_lut4_I2_O)        0.146     1.409 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.632     2.041    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.328     2.369 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.156     3.525    uart_reader/etu_full__10
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124     3.649 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.819     4.468    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X5Y37          FDRE                                         r  uart_reader/etu_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.468ns  (logic 1.054ns (23.591%)  route 3.414ns (76.409%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[4]/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_reader/etu_cnt_reg[4]/Q
                         net (fo=3, routed)           0.807     1.263    uart_reader/etu_cnt_reg_n_0_[4]
    SLICE_X6Y36          LUT4 (Prop_lut4_I2_O)        0.146     1.409 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.632     2.041    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.328     2.369 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.156     3.525    uart_reader/etu_full__10
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124     3.649 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.819     4.468    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X5Y37          FDRE                                         r  uart_reader/etu_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.468ns  (logic 1.054ns (23.591%)  route 3.414ns (76.409%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[4]/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_reader/etu_cnt_reg[4]/Q
                         net (fo=3, routed)           0.807     1.263    uart_reader/etu_cnt_reg_n_0_[4]
    SLICE_X6Y36          LUT4 (Prop_lut4_I2_O)        0.146     1.409 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.632     2.041    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.328     2.369 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.156     3.525    uart_reader/etu_full__10
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124     3.649 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.819     4.468    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X5Y37          FDRE                                         r  uart_reader/etu_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.468ns  (logic 1.054ns (23.591%)  route 3.414ns (76.409%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[4]/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_reader/etu_cnt_reg[4]/Q
                         net (fo=3, routed)           0.807     1.263    uart_reader/etu_cnt_reg_n_0_[4]
    SLICE_X6Y36          LUT4 (Prop_lut4_I2_O)        0.146     1.409 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.632     2.041    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.328     2.369 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.156     3.525    uart_reader/etu_full__10
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124     3.649 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.819     4.468    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X5Y37          FDRE                                         r  uart_reader/etu_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.361ns  (logic 1.054ns (24.168%)  route 3.307ns (75.832%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[4]/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_reader/etu_cnt_reg[4]/Q
                         net (fo=3, routed)           0.807     1.263    uart_reader/etu_cnt_reg_n_0_[4]
    SLICE_X6Y36          LUT4 (Prop_lut4_I2_O)        0.146     1.409 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.632     2.041    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.328     2.369 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          1.156     3.525    uart_reader/etu_full__10
    SLICE_X3Y38          LUT6 (Prop_lut6_I2_O)        0.124     3.649 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.712     4.361    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X5Y35          FDRE                                         r  uart_reader/etu_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_writer/data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE                         0.000     0.000 r  uart_writer/data_reg[7]/C
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/data_reg[7]/Q
                         net (fo=1, routed)           0.054     0.195    uart_writer/data_reg_n_0_[7]
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  uart_writer/data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.240    uart_writer/data[6]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  uart_writer/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.633%)  route 0.108ns (43.367%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE                         0.000     0.000 r  uart_writer/data_reg[3]/C
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/data_reg[3]/Q
                         net (fo=2, routed)           0.108     0.249    uart_writer/data_reg_n_0_[3]
    SLICE_X0Y33          FDRE                                         r  uart_writer/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lauch_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.259%)  route 0.140ns (49.741%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE                         0.000     0.000 r  delay_input_reg/C
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  delay_input_reg/Q
                         net (fo=4, routed)           0.140     0.281    lauch_dff/pio48_OBUF
    SLICE_X41Y9          FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/data_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDSE                         0.000     0.000 r  uart_reader/data_out_reg[0]/C
    SLICE_X3Y36          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  uart_reader/data_out_reg[0]/Q
                         net (fo=2, routed)           0.098     0.239    uart_reader/rx_data_out[0]
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.045     0.284 r  uart_reader/en_i_1/O
                         net (fo=1, routed)           0.000     0.284    uart_reader_n_1
    SLICE_X2Y36          FDRE                                         r  en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/data_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDSE                         0.000     0.000 r  uart_reader/data_out_reg[0]/C
    SLICE_X3Y36          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  uart_reader/data_out_reg[0]/Q
                         net (fo=2, routed)           0.102     0.243    uart_reader/rx_data_out[0]
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.045     0.288 r  uart_reader/state_i_1/O
                         net (fo=1, routed)           0.000     0.288    uart_reader_n_0
    SLICE_X2Y36          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lauch_dff/q_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.210%)  route 0.151ns (51.790%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE                         0.000     0.000 r  delay_input_reg/C
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  delay_input_reg/Q
                         net (fo=4, routed)           0.151     0.292    lauch_dff/pio48_OBUF
    SLICE_X41Y13         FDRE                                         r  lauch_dff/q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/dout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.208%)  route 0.118ns (38.792%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE                         0.000     0.000 r  uart_writer/data_reg[0]/C
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/data_reg[0]/Q
                         net (fo=2, routed)           0.118     0.259    uart_writer/data_reg_n_0_[0]
    SLICE_X2Y34          LUT4 (Prop_lut4_I0_O)        0.045     0.304 r  uart_writer/dout_i_2/O
                         net (fo=1, routed)           0.000     0.304    uart_writer/dout_i_2_n_0
    SLICE_X2Y34          FDRE                                         r  uart_writer/dout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE                         0.000     0.000 r  uart_writer/data_reg[4]/C
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/data_reg[4]/Q
                         net (fo=1, routed)           0.137     0.278    uart_writer/data_reg_n_0_[4]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.045     0.323 r  uart_writer/data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.323    uart_writer/data[3]_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  uart_writer/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            uart_reader/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.168%)  route 0.139ns (42.832%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDSE                         0.000     0.000 r  uart_reader/bit_cnt_reg[0]/C
    SLICE_X3Y37          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  uart_reader/bit_cnt_reg[0]/Q
                         net (fo=4, routed)           0.139     0.280    uart_reader/bit_cnt_reg_n_0_[0]
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.325 r  uart_reader/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.325    uart_reader/bit_cnt[1]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  uart_reader/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/etu_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.227ns (66.089%)  route 0.116ns (33.911%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  uart_writer/FSM_sequential_state_reg[1]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_writer/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.116     0.244    uart_writer/state__0[1]
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.099     0.343 r  uart_writer/etu_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.343    uart_writer/etu_cnt[7]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  uart_writer/etu_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.615ns  (logic 4.110ns (53.975%)  route 3.505ns (46.025%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_reg/Q
                         net (fo=1, routed)           0.568     6.113    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.209 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          2.936     9.146    pio40_OBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         3.558    12.704 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000    12.704    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.426ns (59.713%)  route 0.962ns (40.287%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_reg/Q
                         net (fo=1, routed)           0.215     1.806    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.832 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.746     2.579    pio40_OBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         1.259     3.837 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000     3.837    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------





