Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Haresh/Calculator/test_alu8bit_isim_beh.exe -prj C:/Users/Haresh/Calculator/test_alu8bit_beh.prj work.test_alu8bit work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Haresh/Calculator/adder1bit.v" into library work
Analyzing Verilog file "C:/Users/Haresh/Calculator/xor8bit.v" into library work
Analyzing Verilog file "C:/Users/Haresh/Calculator/mul8bit.v" into library work
Analyzing Verilog file "C:/Users/Haresh/Calculator/and8bit.v" into library work
Analyzing Verilog file "C:/Users/Haresh/Calculator/adder8bit.v" into library work
Analyzing Verilog file "C:/Users/Haresh/Calculator/alu8bit.v" into library work
Analyzing Verilog file "C:/Users/Haresh/Calculator/test_alu8bit.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module adder1bit
Compiling module adder8bit
Compiling module and8bit
Compiling module xor8bit
Compiling module mul8bit
Compiling module alu8bit
Compiling module test_alu8bit
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/Haresh/Calculator/test_alu8bit_isim_beh.exe
Fuse Memory Usage: 27652 KB
Fuse CPU Usage: 406 ms
