Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Oct 19 19:09:56 2023
| Host         : DESKTOP-M3QN9GM running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 b_pipe/interm_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_green/tally_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.392ns  (logic 2.692ns (23.631%)  route 8.700ns (76.369%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=1035, unplaced)      0.800    -1.388    b_pipe/clk_pixel
                         FDRE                                         r  b_pipe/interm_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 f  b_pipe/interm_reg[2][6]/Q
                         net (fo=7, unplaced)         0.776    -0.156    b_pipe/interm_reg[2][6]_1[2]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.139 r  b_pipe/tmds_out[0]_i_6/O
                         net (fo=1, unplaced)         1.111     1.250    b_pipe/tmds_out[0]_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     1.374 r  b_pipe/tmds_out[0]_i_4/O
                         net (fo=17, unplaced)        0.505     1.879    cr_pipe/tmds_out[7]_i_6__0
                         LUT6 (Prop_lut6_I4_O)        0.124     2.003 r  cr_pipe/tmds_out[4]_i_4/O
                         net (fo=6, unplaced)         0.934     2.937    cr_pipe/interm_reg[6][0]_3
                         LUT6 (Prop_lut6_I0_O)        0.124     3.061 r  cr_pipe/tally[2]_i_11/O
                         net (fo=4, unplaced)         1.135     4.196    g_pipe/i___0_carry_i_8
                         LUT5 (Prop_lut5_I0_O)        0.124     4.320 f  g_pipe/tally[2]_i_9__0/O
                         net (fo=4, unplaced)         0.926     5.246    g_pipe/interm_reg[2][4]_1
                         LUT5 (Prop_lut5_I0_O)        0.124     5.370 r  g_pipe/tally[2]_i_5__0/O
                         net (fo=21, unplaced)        0.963     6.333    g_pipe/interm_reg[6][0]
                         LUT5 (Prop_lut5_I0_O)        0.150     6.483 r  g_pipe/i___0_carry_i_5__0/O
                         net (fo=1, unplaced)         0.449     6.932    g_pipe/i___0_carry_i_5__0_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.056 r  g_pipe/i___0_carry_i_1__0/O
                         net (fo=1, unplaced)         0.639     7.695    tmds_green/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.467     8.162 r  tmds_green/tally3_inferred__2/i___0_carry/CO[1]
                         net (fo=5, unplaced)         0.340     8.502    g_pipe/tmds_out_reg[1][0]
                         LUT3 (Prop_lut3_I2_O)        0.332     8.834 r  g_pipe/tally[1]_i_2__0/O
                         net (fo=4, unplaced)         0.473     9.307    g_pipe/tally_reg[4]_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  g_pipe/tally[2]_i_2__0/O
                         net (fo=1, unplaced)         0.449     9.880    g_pipe/tally[2]_i_2__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.004 r  g_pipe/tally[2]_i_1__0/O
                         net (fo=1, unplaced)         0.000    10.004    tmds_green/D[1]
                         FDRE                                         r  tmds_green/tally_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=1035, unplaced)      0.655    11.405    tmds_green/clk_pixel
                         FDRE                                         r  tmds_green/tally_reg[2]/C
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         FDRE (Setup_fdre_C_D)        0.029    11.796    tmds_green/tally_reg[2]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  1.792    




