#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 24 19:16:44 2019
# Process ID: 24774
# Current directory: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado
# Command line: vivado
# Log file: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/vivado.log
# Journal file: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project smart_jtag_cable . -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
set_property board_part redpitaya.com:redpitaya:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/axi_to_jtag_engine.vhd /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_engine.vhd /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/top_module.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name processing_system7 -vendor xilinx.com -library ip -version 5.5 -module_name processing_system7_0
generate_target {instantiation_template} [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/ip/processing_system7_0/processing_system7_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'processing_system7_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/ip/processing_system7_0/processing_system7_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'processing_system7_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'processing_system7_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'processing_system7_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'processing_system7_0'...
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 7009.480 ; gain = 3.004 ; free physical = 2130 ; free virtual = 6496
catch { config_ip_cache -export [get_ips -all processing_system7_0] }
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/ip/processing_system7_0/processing_system7_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/ip/processing_system7_0/processing_system7_0.xci]
launch_runs -jobs 4 processing_system7_0_synth_1
[Sun Mar 24 19:49:58 2019] Launched processing_system7_0_synth_1...
Run output will be captured here: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processing_system7_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/ip/processing_system7_0/processing_system7_0.xci] -directory /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_bd_design "processor"
Wrote  : </home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7399.668 ; gain = 0.000 ; free physical = 1847 ; free virtual = 6344
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/ip/processing_system7_0/processing_system7_0.xci] -no_script -reset -force -quiet
remove_files  -fileset processing_system7_0 /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/ip/processing_system7_0/processing_system7_0.xci
INFO: [Project 1-386] Moving file '/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/ip/processing_system7_0/processing_system7_0.xci' from fileset 'processing_system7_0' to fileset 'sources_1'.
open_bd_design {/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1 180 -323} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property location {1 89 -501} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
set_property location {1 119 -457} [get_bd_cells processing_system7_0]
set_property location {1 124 -225} [get_bd_cells proc_sys_reset_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {2.5 889 -316} [get_bd_cells axi_interconnect_0]
set_property location {2.5 1042 -255} [get_bd_cells axi_interconnect_0]
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /proc_sys_reset_0/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /proc_sys_reset_0/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /proc_sys_reset_0/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /proc_sys_reset_0/ext_reset_in'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_LOW}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /proc_sys_reset_0/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /proc_sys_reset_0/ext_reset_in. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_interconnect_0/M00_ARESETN]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
INFO: [BD 5-455] Automation on '/axi_interconnect_0/S00_ACLK' will not be run, since it is obsolete due to previously run automations
endgroup
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_ports reset_rtl]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
save_bd_design
Wrote  : </home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd> 
Wrote  : </home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/ui/bd_d0527372.ui> 
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_intf_nets S00_AXI_1] [get_bd_nets proc_sys_reset_0_interconnect_aresetn] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
create_bd_cell -type module -reference jtag_cable_comm jtag_cable_comm_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {2 605 227} [get_bd_cells jtag_cable_comm_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {New Clocking Wizard (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/jtag_cable_comm_0/s_axi} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins jtag_cable_comm_0/s_axi]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</jtag_cable_comm_0/s_axi/reg0> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_100M/ext_reset_in'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /clk_wiz/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz/reset. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_LOW}}  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /rst_clk_wiz_100M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /rst_clk_wiz_100M/ext_reset_in. Users may need to specify the location constraint manually.
endgroup
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
create_bd_port -dir I tdo
create_bd_port -dir I tdi
delete_bd_objs [get_bd_ports tdi]
create_bd_port -dir O tdi
create_bd_port -dir O tms
create_bd_port -dir O tck
startgroup
connect_bd_net [get_bd_ports tdi] [get_bd_pins jtag_cable_comm_0/jtag_tdi]
connect_bd_net [get_bd_ports tck] [get_bd_pins jtag_cable_comm_0/jtag_tdi]
endgroup
delete_bd_objs [get_bd_nets jtag_cable_comm_0_jtag_tdi]
set_property location {1334 -137} [get_bd_ports tck]
set_property location {1275 174} [get_bd_ports tdi]
set_property location {1274 132} [get_bd_ports tms]
startgroup
connect_bd_net [get_bd_ports tdi] [get_bd_pins jtag_cable_comm_0/jtag_tdi]
endgroup
connect_bd_net [get_bd_ports tms] [get_bd_pins jtag_cable_comm_0/jtag_tms]
set_property location {1273 145} [get_bd_ports tms]
set_property location {1281 109} [get_bd_ports tck]
connect_bd_net [get_bd_ports tck] [get_bd_pins jtag_cable_comm_0/jtag_tck]
connect_bd_net [get_bd_ports tdo] [get_bd_pins jtag_cable_comm_0/jtag_tdo]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /jtag_cable_comm_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
save_bd_design
Wrote  : </home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd> 
Wrote  : </home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/ui/bd_d0527372.ui> 
generate_target all [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
INFO: [BD 41-1662] The design 'processor.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/synth/processor.vhd
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/sim/processor.vhd
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hdl/processor_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_cable_comm_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/ip/processor_auto_pc_0/processor_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
Exporting to file /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hw_handoff/processor.hwh
Generated Block Design Tcl file /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hw_handoff/processor_bd.tcl
Generated Hardware Definition File /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/synth/processor.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 7612.727 ; gain = 67.391 ; free physical = 400 ; free virtual = 4998
catch { config_ip_cache -export [get_ips -all processor_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all processor_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all processor_clk_wiz_0] }
catch { config_ip_cache -export [get_ips -all processor_rst_clk_wiz_100M_0] }
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
launch_runs -jobs 4 {processor_processing_system7_0_0_synth_1 processor_jtag_cable_comm_0_0_synth_1 processor_auto_pc_0_synth_1 processor_clk_wiz_0_synth_1 processor_rst_clk_wiz_100M_0_synth_1}
[Sun Mar 24 20:30:43 2019] Launched processor_processing_system7_0_0_synth_1, processor_jtag_cable_comm_0_0_synth_1, processor_auto_pc_0_synth_1, processor_clk_wiz_0_synth_1, processor_rst_clk_wiz_100M_0_synth_1...
Run output will be captured here:
processor_processing_system7_0_0_synth_1: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_processing_system7_0_0_synth_1/runme.log
processor_jtag_cable_comm_0_0_synth_1: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_jtag_cable_comm_0_0_synth_1/runme.log
processor_auto_pc_0_synth_1: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_auto_pc_0_synth_1/runme.log
processor_clk_wiz_0_synth_1: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_clk_wiz_0_synth_1/runme.log
processor_rst_clk_wiz_100M_0_synth_1: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_rst_clk_wiz_100M_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -directory /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -top
add_files -norecurse /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hdl/processor_wrapper.vhd
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/axi_to_jtag_engine.vhd]
reset_target all [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
export_ip_user_files -of_objects  [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
generate_target all [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
INFO: [BD 41-1662] The design 'processor.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/synth/processor.vhd
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/sim/processor.vhd
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hdl/processor_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_cable_comm_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/ip/processor_auto_pc_0/processor_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
Exporting to file /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hw_handoff/processor.hwh
Generated Block Design Tcl file /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hw_handoff/processor_bd.tcl
Generated Hardware Definition File /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/synth/processor.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 7821.195 ; gain = 0.000 ; free physical = 2028 ; free virtual = 4958
catch { config_ip_cache -export [get_ips -all processor_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_processing_system7_0_0, cache-ID = 39d5e1fb356fb222; cache size = 2.656 MB.
catch { config_ip_cache -export [get_ips -all processor_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_auto_pc_0, cache-ID = a55a396f04eaec77; cache size = 2.656 MB.
catch { config_ip_cache -export [get_ips -all processor_clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_clk_wiz_0, cache-ID = 99329a1832222dcc; cache size = 2.656 MB.
catch { config_ip_cache -export [get_ips -all processor_rst_clk_wiz_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_rst_clk_wiz_100M_0, cache-ID = 3d758c57add05f7b; cache size = 2.656 MB.
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
launch_runs -jobs 4 processor_jtag_cable_comm_0_0_synth_1
[Sun Mar 24 20:33:33 2019] Launched processor_jtag_cable_comm_0_0_synth_1...
Run output will be captured here: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_jtag_cable_comm_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -directory /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_module_reference processor_jtag_cable_comm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd'
INFO: [IP_Flow 19-1972] Upgraded processor_jtag_cable_comm_0_0 from jtag_cable_comm_v1_0 1.0 to jtag_cable_comm_v1_0 1.0
Wrote  : </home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd> 
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /jtag_cable_comm_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
reset_target all [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
export_ip_user_files -of_objects  [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
INFO: [BD 41-1662] The design 'processor.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd> 
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/synth/processor.vhd
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/sim/processor.vhd
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hdl/processor_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_cable_comm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/ip/processor_auto_pc_0/processor_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hw_handoff/processor.hwh
Generated Block Design Tcl file /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hw_handoff/processor_bd.tcl
Generated Hardware Definition File /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/synth/processor.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7875.301 ; gain = 0.000 ; free physical = 1859 ; free virtual = 4898
catch { config_ip_cache -export [get_ips -all processor_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_processing_system7_0_0, cache-ID = 39d5e1fb356fb222; cache size = 2.656 MB.
catch { config_ip_cache -export [get_ips -all processor_clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_clk_wiz_0, cache-ID = 99329a1832222dcc; cache size = 2.656 MB.
catch { config_ip_cache -export [get_ips -all processor_rst_clk_wiz_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_rst_clk_wiz_100M_0, cache-ID = 3d758c57add05f7b; cache size = 2.656 MB.
catch { config_ip_cache -export [get_ips -all processor_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_auto_pc_0, cache-ID = a55a396f04eaec77; cache size = 2.656 MB.
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
launch_runs -jobs 4 processor_jtag_cable_comm_0_0_synth_1
[Sun Mar 24 20:36:37 2019] Launched processor_jtag_cable_comm_0_0_synth_1...
Run output will be captured here: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_jtag_cable_comm_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -directory /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_module_reference processor_jtag_cable_comm_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd'
INFO: [IP_Flow 19-1972] Upgraded processor_jtag_cable_comm_0_0 from jtag_cable_comm_v1_0 1.0 to jtag_cable_comm_v1_0 1.0
Wrote  : </home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd> 
reset_target all [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
export_ip_user_files -of_objects  [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
WARNING: [BD 41-927] Following properties on pin /jtag_cable_comm_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
Wrote  : </home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd> 
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/synth/processor.vhd
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/sim/processor.vhd
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hdl/processor_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_cable_comm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/ip/processor_auto_pc_0/processor_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hw_handoff/processor.hwh
Generated Block Design Tcl file /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hw_handoff/processor_bd.tcl
Generated Hardware Definition File /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/synth/processor.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7985.457 ; gain = 5.074 ; free physical = 1838 ; free virtual = 4900
catch { config_ip_cache -export [get_ips -all processor_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_processing_system7_0_0, cache-ID = 39d5e1fb356fb222; cache size = 2.656 MB.
catch { config_ip_cache -export [get_ips -all processor_clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_clk_wiz_0, cache-ID = 99329a1832222dcc; cache size = 2.656 MB.
catch { config_ip_cache -export [get_ips -all processor_rst_clk_wiz_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_rst_clk_wiz_100M_0, cache-ID = 3d758c57add05f7b; cache size = 2.656 MB.
catch { config_ip_cache -export [get_ips -all processor_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_auto_pc_0, cache-ID = a55a396f04eaec77; cache size = 2.656 MB.
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
launch_runs -jobs 4 processor_jtag_cable_comm_0_0_synth_1
[Sun Mar 24 20:38:59 2019] Launched processor_jtag_cable_comm_0_0_synth_1...
Run output will be captured here: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_jtag_cable_comm_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -directory /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -top
open_bd_design {/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd}
open_bd_design {/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
startgroup
set_property -dict [list CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
endgroup
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /jtag_cable_comm_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
reset_target all [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
export_ip_user_files -of_objects  [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
generate_target all [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
INFO: [BD 41-1662] The design 'processor.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd> 
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/synth/processor.vhd
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/sim/processor.vhd
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hdl/processor_wrapper.vhd
CRITICAL WARNING: [xilinx.com:ip:processing_system7:5.5-1] processor_processing_system7_0_0: Critical Warning:- LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_cable_comm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/ip/processor_auto_pc_0/processor_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hw_handoff/processor.hwh
Generated Block Design Tcl file /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hw_handoff/processor_bd.tcl
Generated Hardware Definition File /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/synth/processor.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 8151.652 ; gain = 12.105 ; free physical = 1663 ; free virtual = 4797
catch { config_ip_cache -export [get_ips -all processor_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all processor_clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_clk_wiz_0, cache-ID = 99329a1832222dcc; cache size = 2.656 MB.
catch { config_ip_cache -export [get_ips -all processor_rst_clk_wiz_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_rst_clk_wiz_100M_0, cache-ID = 3d758c57add05f7b; cache size = 2.656 MB.
catch { config_ip_cache -export [get_ips -all processor_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_auto_pc_0, cache-ID = a55a396f04eaec77; cache size = 2.656 MB.
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
launch_runs -jobs 4 {processor_processing_system7_0_0_synth_1 processor_jtag_cable_comm_0_0_synth_1}
[Sun Mar 24 21:30:36 2019] Launched processor_processing_system7_0_0_synth_1, processor_jtag_cable_comm_0_0_synth_1...
Run output will be captured here:
processor_processing_system7_0_0_synth_1: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_processing_system7_0_0_synth_1/runme.log
processor_jtag_cable_comm_0_0_synth_1: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_jtag_cable_comm_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -directory /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_PRESET_BANK1_VOLTAGE {HSTL 1.8V}] [get_bd_cells processing_system7_0]
endgroup
reset_target all [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
export_ip_user_files -of_objects  [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
generate_target all [get_files  /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
WARNING: [BD 41-927] Following properties on pin /jtag_cable_comm_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
Wrote  : </home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd> 
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/synth/processor.vhd
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/sim/processor.vhd
VHDL Output written to : /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hdl/processor_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_cable_comm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/ip/processor_auto_pc_0/processor_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hw_handoff/processor.hwh
Generated Block Design Tcl file /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/hw_handoff/processor_bd.tcl
Generated Hardware Definition File /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/synth/processor.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 8314.730 ; gain = 0.000 ; free physical = 1731 ; free virtual = 4569
catch { config_ip_cache -export [get_ips -all processor_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all processor_clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_clk_wiz_0, cache-ID = 99329a1832222dcc; cache size = 3.355 MB.
catch { config_ip_cache -export [get_ips -all processor_rst_clk_wiz_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_rst_clk_wiz_100M_0, cache-ID = 3d758c57add05f7b; cache size = 3.355 MB.
catch { config_ip_cache -export [get_ips -all processor_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP processor_auto_pc_0, cache-ID = a55a396f04eaec77; cache size = 3.355 MB.
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd]
launch_runs -jobs 4 {processor_processing_system7_0_0_synth_1 processor_jtag_cable_comm_0_0_synth_1}
[Sun Mar 24 21:32:53 2019] Launched processor_processing_system7_0_0_synth_1, processor_jtag_cable_comm_0_0_synth_1...
Run output will be captured here:
processor_processing_system7_0_0_synth_1: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_processing_system7_0_0_synth_1/runme.log
processor_jtag_cable_comm_0_0_synth_1: /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_jtag_cable_comm_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd] -directory /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /jtag_cable_comm_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_clk_out1 
save_bd_design
Wrote  : </home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/processor.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 01:44:29 2019...
