// Seed: 2253077880
module module_0;
  logic [-1 : -1 'b0 *  1] id_1 = -1;
  assign module_2.id_1 = 0;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd54
) (
    output wand id_0,
    input wire id_1,
    input tri0 id_2,
    input supply1 _id_3,
    input supply0 id_4
);
  logic [id_3 : -1] id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  wand id_0,
    output tri1 id_1,
    input  tri1 id_2,
    output tri  id_3
);
  assign id_1 = id_2 - -1;
  module_0 modCall_1 ();
endmodule
