-- generated by newgenasym Tue Jan 17 14:56:16 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity dc_sot6 is
    port (    
	COUPLED:   INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	\in\:      INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC);
end dc_sot6;
