PPA Report for pulse_width_clock_gate.v (Module: pulse_width_clock_gate)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 12
FF Count: 17
IO Count: 11
Cell Count: 62

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A
End-to-End Path Delay: 4.740 ns

POWER METRICS:
-------------
Total Power Consumption: 0.920 W
