// Seed: 3754009881
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
  always @(*) begin
    id_1 <= id_3;
    id_3 <= 1;
  end
endmodule
