Reading netlist file: "F:\workspace\gowin\lcd_init\impl\gwsynthesis\lcd_init.vg"
Parsing netlist file "F:\workspace\gowin\lcd_init\impl\gwsynthesis\lcd_init.vg" completed
Processing netlist completed
Reading constraint file: "F:\workspace\gowin\lcd_init\src\LCD_PINS_SET.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'SCL_d' was determined to be a clock but was not created.
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "F:\workspace\gowin\lcd_init\impl\pnr\lcd_init.power.html" completed
Generate file "F:\workspace\gowin\lcd_init\impl\pnr\lcd_init.pin.html" completed
Generate file "F:\workspace\gowin\lcd_init\impl\pnr\lcd_init.rpt.html" completed
Generate file "F:\workspace\gowin\lcd_init\impl\pnr\lcd_init.rpt.txt" completed
Generate file "F:\workspace\gowin\lcd_init\impl\pnr\lcd_init.tr.html" completed
Sun Nov 24 22:02:29 2024

