<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml example_top.twx example_top.ncd -o example_top.twr
example_top.pcf -ucf example_top.ucf

</twCmdLine><twDesign>example_top.ncd</twDesign><twDesignPath>example_top.ncd</twDesignPath><twPCF>example_top.pcf</twPCF><twPcfPath>example_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  3  ns HIGH 50 %;" ScopeName="">TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 3 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.572</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 3 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_300_350" slack="0.428" period="3.000" constraintValue="1.500" deviceLimit="1.286" physResource="memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_300_350" slack="0.428" period="3.000" constraintValue="1.500" deviceLimit="1.286" physResource="memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.575" period="1.500" constraintValue="1.500" deviceLimit="0.925" freqLimit="1081.081" physResource="memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="memc3_infrastructure_inst/clk_2x_0"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  3  ns HIGH 50 %;" ScopeName="">TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3 / 0.25         HIGH 50%;</twConstName><twItemCnt>20749</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1740</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.492</twMinPer></twConstHead><twPathRptBanner iPaths="138" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5 (SLICE_X17Y90.CE), 138 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.508</twSlack><twSrc BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twSrc><twDest BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twDest><twTotPathDel>8.397</twTotPathDel><twClkSkew dest = "0.236" src = "0.245">0.009</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.157" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.086</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twSrc><twDest BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y91.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;5&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1253_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1253_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;5&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twBEL></twPathDel><twLogDel>2.082</twLogDel><twRouteDel>6.315</twRouteDel><twTotDel>8.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">c3_mcb_drp_clk</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.784</twSlack><twSrc BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twSrc><twDest BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twDest><twTotPathDel>8.114</twTotPathDel><twClkSkew dest = "0.236" src = "0.252">0.016</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.157" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.086</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twSrc><twDest BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;5&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1253_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1253_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;5&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twBEL></twPathDel><twLogDel>2.026</twLogDel><twRouteDel>6.088</twRouteDel><twTotDel>8.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">c3_mcb_drp_clk</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.791</twSlack><twSrc BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twDest><twTotPathDel>7.108</twTotPathDel><twClkSkew dest = "0.236" src = "0.251">0.015</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.157" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.086</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;5&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1253_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1253_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;5&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5</twBEL></twPathDel><twLogDel>1.767</twLogDel><twRouteDel>5.341</twRouteDel><twTotDel>7.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">c3_mcb_drp_clk</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="124" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (SLICE_X13Y88.CE), 124 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.534</twSlack><twSrc BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twSrc><twDest BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twDest><twTotPathDel>8.366</twTotPathDel><twClkSkew dest = "0.231" src = "0.245">0.014</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.157" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.086</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twSrc><twDest BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y91.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;5&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1552_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1552_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twBEL></twPathDel><twLogDel>2.066</twLogDel><twRouteDel>6.300</twRouteDel><twTotDel>8.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">c3_mcb_drp_clk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.810</twSlack><twSrc BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twSrc><twDest BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twDest><twTotPathDel>8.083</twTotPathDel><twClkSkew dest = "0.231" src = "0.252">0.021</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.157" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.086</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twSrc><twDest BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;5&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1552_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1552_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twBEL></twPathDel><twLogDel>2.010</twLogDel><twRouteDel>6.073</twRouteDel><twTotDel>8.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">c3_mcb_drp_clk</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.817</twSlack><twSrc BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twDest><twTotPathDel>7.077</twTotPathDel><twClkSkew dest = "0.231" src = "0.251">0.020</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.157" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.086</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;5&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1552_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1552_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP&lt;1&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1</twBEL></twPathDel><twLogDel>1.751</twLogDel><twRouteDel>5.326</twRouteDel><twTotDel>7.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">c3_mcb_drp_clk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="138" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4 (SLICE_X17Y90.CE), 138 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.553</twSlack><twSrc BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twSrc><twDest BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twDest><twTotPathDel>8.352</twTotPathDel><twClkSkew dest = "0.236" src = "0.245">0.009</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.157" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.086</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twSrc><twDest BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y88.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y91.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;5&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1253_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1253_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;5&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twBEL></twPathDel><twLogDel>2.037</twLogDel><twRouteDel>6.315</twRouteDel><twTotDel>8.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">c3_mcb_drp_clk</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.829</twSlack><twSrc BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twSrc><twDest BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twDest><twTotPathDel>8.069</twTotPathDel><twClkSkew dest = "0.236" src = "0.252">0.016</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.157" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.086</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twSrc><twDest BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;5&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1253_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1253_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;5&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twBEL></twPathDel><twLogDel>1.981</twLogDel><twRouteDel>6.088</twRouteDel><twTotDel>8.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">c3_mcb_drp_clk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.836</twSlack><twSrc BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twDest><twTotPathDel>7.063</twTotPathDel><twClkSkew dest = "0.236" src = "0.251">0.015</twClkSkew><twDelConst>12.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.157" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.086</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0811_inv_03</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_READ_DATA&lt;3&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;5&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y89.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y89.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;6&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1253_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1253_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;5&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twBEL></twPathDel><twLogDel>1.722</twLogDel><twRouteDel>5.341</twRouteDel><twTotDel>7.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">c3_mcb_drp_clk</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3 / 0.25
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1 (SLICE_X14Y89.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.388</twSlack><twSrc BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1</twDest><twTotPathDel>0.387</twTotPathDel><twClkSkew dest = "0.068" src = "0.069">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y89.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y89.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s&lt;1&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1</twBEL></twPathDel><twLogDel>0.092</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">c3_mcb_drp_clk</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0 (SLICE_X14Y89.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0</twDest><twTotPathDel>0.391</twTotPathDel><twClkSkew dest = "0.068" src = "0.069">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y89.CE</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y89.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s&lt;1&gt;</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">c3_mcb_drp_clk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2 (SLICE_X11Y55.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1</twSrc><twDest BELType="FF">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1</twSrc><twDest BELType='FF'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y55.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y55.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.000">c3_mcb_drp_clk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3 / 0.25
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="10.270" period="12.000" constraintValue="12.000" deviceLimit="1.730" freqLimit="578.035" physResource="memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.000" period="12.000" constraintValue="12.000" deviceLimit="1.000" freqLimit="1000.000" physResource="memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="c3_mcb_drp_clk"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tcp" slack="11.570" period="12.000" constraintValue="12.000" deviceLimit="0.430" freqLimit="2325.581" physResource="memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;3&gt;/CLK" logResource="memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1/CK" locationPin="SLICE_X8Y83.CLK" clockNet="c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  3  ns HIGH 50 %;" ScopeName="">TS_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 / 2 PHASE 0.75 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 / 2 PHASE 0.75 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="41" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.500" constraintValue="1.500" deviceLimit="1.499" freqLimit="667.111" physResource="memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="42" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  3  ns HIGH 50 %;" ScopeName="">TS_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 / 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="43"><twPinLimitBanner>Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="44" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.500" constraintValue="1.500" deviceLimit="1.499" freqLimit="667.111" physResource="memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  3  ns HIGH 50 %;" ScopeName="">TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 0.125 HIGH 50%;</twConstName><twItemCnt>41417</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7607</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.878</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA (SLICE_X10Y67.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.122</twSlack><twSrc BELType="CPU">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="RAM">memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA</twDest><twTotPathDel>9.757</twTotPathDel><twClkSkew dest = "0.595" src = "0.619">0.024</twClkSkew><twDelConst>24.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.097</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='RAM'>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA</twDest><twLogLvls>5</twLogLvls><twSrcSite>MCB_X0Y1.P0WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0WRFULL</twSite><twDelType>Tmcbcko_WRFULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y72.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.060</twDelInfo><twComp>c3_p0_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/last_word_o_xhdl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/rd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/dfifo_has_enough_room_d1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p1/mcb_control/addr_reg&lt;5&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/cmp_addr&lt;11&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA</twBEL></twPathDel><twLogDel>3.909</twLogDel><twRouteDel>5.848</twRouteDel><twTotDel>9.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">c3_clk0</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.622</twSlack><twSrc BELType="FF">memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/u_bcount_2</twSrc><twDest BELType="RAM">memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA</twDest><twTotPathDel>6.276</twTotPathDel><twClkSkew dest = "0.240" src = "0.245">0.005</twClkSkew><twDelConst>24.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.097</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/u_bcount_2</twSrc><twDest BELType='RAM'>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X7Y72.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/u_bcount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/u_bcount_2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/last_word_o_xhdl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/rd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/dfifo_has_enough_room_d1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p1/mcb_control/addr_reg&lt;5&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/cmp_addr&lt;11&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA</twBEL></twPathDel><twLogDel>2.060</twLogDel><twRouteDel>4.216</twRouteDel><twTotDel>6.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">c3_clk0</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.852</twSlack><twSrc BELType="FF">memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2</twSrc><twDest BELType="RAM">memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA</twDest><twTotPathDel>6.041</twTotPathDel><twClkSkew dest = "0.240" src = "0.250">0.010</twClkSkew><twDelConst>24.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.097</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2</twSrc><twDest BELType='RAM'>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X7Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y72.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/rd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/dfifo_has_enough_room_d1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p1/mcb_control/addr_reg&lt;5&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/cmp_addr&lt;11&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA</twBEL></twPathDel><twLogDel>1.731</twLogDel><twRouteDel>4.310</twRouteDel><twTotDel>6.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">c3_clk0</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA_D1 (SLICE_X10Y67.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.122</twSlack><twSrc BELType="CPU">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="RAM">memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA_D1</twDest><twTotPathDel>9.757</twTotPathDel><twClkSkew dest = "0.595" src = "0.619">0.024</twClkSkew><twDelConst>24.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.097</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='RAM'>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA_D1</twDest><twLogLvls>5</twLogLvls><twSrcSite>MCB_X0Y1.P0WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0WRFULL</twSite><twDelType>Tmcbcko_WRFULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y72.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.060</twDelInfo><twComp>c3_p0_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/last_word_o_xhdl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/rd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/dfifo_has_enough_room_d1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p1/mcb_control/addr_reg&lt;5&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/cmp_addr&lt;11&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA_D1</twBEL></twPathDel><twLogDel>3.909</twLogDel><twRouteDel>5.848</twRouteDel><twTotDel>9.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">c3_clk0</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.622</twSlack><twSrc BELType="FF">memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/u_bcount_2</twSrc><twDest BELType="RAM">memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA_D1</twDest><twTotPathDel>6.276</twTotPathDel><twClkSkew dest = "0.240" src = "0.245">0.005</twClkSkew><twDelConst>24.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.097</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/u_bcount_2</twSrc><twDest BELType='RAM'>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA_D1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X7Y72.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/u_bcount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/u_bcount_2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/last_word_o_xhdl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/rd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/dfifo_has_enough_room_d1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p1/mcb_control/addr_reg&lt;5&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/cmp_addr&lt;11&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA_D1</twBEL></twPathDel><twLogDel>2.060</twLogDel><twRouteDel>4.216</twRouteDel><twTotDel>6.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">c3_clk0</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.852</twSlack><twSrc BELType="FF">memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2</twSrc><twDest BELType="RAM">memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA_D1</twDest><twTotPathDel>6.041</twTotPathDel><twClkSkew dest = "0.240" src = "0.250">0.010</twClkSkew><twDelConst>24.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.097</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2</twSrc><twDest BELType='RAM'>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA_D1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X7Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y72.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/rd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/dfifo_has_enough_room_d1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p1/mcb_control/addr_reg&lt;5&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/cmp_addr&lt;11&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMA_D1</twBEL></twPathDel><twLogDel>1.731</twLogDel><twRouteDel>4.310</twRouteDel><twTotDel>6.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">c3_clk0</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMB (SLICE_X10Y67.CE), 15 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.122</twSlack><twSrc BELType="CPU">memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="RAM">memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMB</twDest><twTotPathDel>9.757</twTotPathDel><twClkSkew dest = "0.595" src = "0.619">0.024</twClkSkew><twDelConst>24.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.097</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='RAM'>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMB</twDest><twLogLvls>5</twLogLvls><twSrcSite>MCB_X0Y1.P0WRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0WRFULL</twSite><twDelType>Tmcbcko_WRFULL</twDelType><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y72.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.060</twDelInfo><twComp>c3_p0_wr_full</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/last_word_o_xhdl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/rd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/dfifo_has_enough_room_d1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p1/mcb_control/addr_reg&lt;5&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/cmp_addr&lt;11&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMB</twBEL></twPathDel><twLogDel>3.909</twLogDel><twRouteDel>5.848</twRouteDel><twTotDel>9.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">c3_clk0</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.622</twSlack><twSrc BELType="FF">memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/u_bcount_2</twSrc><twDest BELType="RAM">memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMB</twDest><twTotPathDel>6.276</twTotPathDel><twClkSkew dest = "0.240" src = "0.245">0.005</twClkSkew><twDelConst>24.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.097</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/u_bcount_2</twSrc><twDest BELType='RAM'>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMB</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X7Y72.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/u_bcount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y72.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/u_bcount_2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/xhdl18.write_data_path_inst/wr_data_gen_inst/last_word_o_xhdl11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/rd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/dfifo_has_enough_room_d1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p1/mcb_control/addr_reg&lt;5&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/cmp_addr&lt;11&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMB</twBEL></twPathDel><twLogDel>2.060</twLogDel><twRouteDel>4.216</twRouteDel><twTotDel>6.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">c3_clk0</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.852</twSlack><twSrc BELType="FF">memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2</twSrc><twDest BELType="RAM">memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMB</twDest><twTotPathDel>6.041</twTotPathDel><twClkSkew dest = "0.240" src = "0.250">0.010</twClkSkew><twDelConst>24.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.097</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2</twSrc><twDest BELType='RAM'>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMB</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X7Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X7Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y72.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y72.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/last_word_wr</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/mcb_control/Mmux_rdp_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/rd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/dfifo_has_enough_room_d1</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p1/mcb_control/addr_reg&lt;5&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y67.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_en_full_xhdl1_AND_137_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y67.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p0/cmp_addr&lt;11&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p0/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem2_RAMB</twBEL></twPathDel><twLogDel>1.731</twLogDel><twRouteDel>4.310</twRouteDel><twTotDel>6.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">c3_clk0</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 0.125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem4_RAMA (SLICE_X10Y50.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="FF">memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_ptr_1</twSrc><twDest BELType="RAM">memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem4_RAMA</twDest><twTotPathDel>0.308</twTotPathDel><twClkSkew dest = "0.043" src = "0.040">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_ptr_1</twSrc><twDest BELType='RAM'>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem4_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X11Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_ptr&lt;3&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_ptr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_ptr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p2/cmp_addr&lt;23&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem4_RAMA</twBEL></twPathDel><twLogDel>-0.097</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">c3_clk0</twDestClk><twPctLog>-31.5</twPctLog><twPctRoute>131.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem4_RAMA_D1 (SLICE_X10Y50.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="FF">memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_ptr_1</twSrc><twDest BELType="RAM">memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem4_RAMA_D1</twDest><twTotPathDel>0.308</twTotPathDel><twClkSkew dest = "0.043" src = "0.040">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_ptr_1</twSrc><twDest BELType='RAM'>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem4_RAMA_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X11Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_ptr&lt;3&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_ptr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_ptr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p2/cmp_addr&lt;23&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem4_RAMA_D1</twBEL></twPathDel><twLogDel>-0.097</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">c3_clk0</twDestClk><twPctLog>-31.5</twPctLog><twPctRoute>131.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem4_RAMB (SLICE_X10Y50.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="FF">memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_ptr_1</twSrc><twDest BELType="RAM">memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem4_RAMB</twDest><twTotPathDel>0.308</twTotPathDel><twClkSkew dest = "0.043" src = "0.040">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_ptr_1</twSrc><twDest BELType='RAM'>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem4_RAMB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X11Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_ptr&lt;3&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_ptr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/wr_ptr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>memc3_tb_top_inst/m_traffic_gen_p2/cmp_addr&lt;23&gt;</twComp><twBEL>memc3_tb_top_inst/m_traffic_gen_p2/RD_PATH.read_data_path_inst/read_postedfifo/rd_fifo/Mram_mem4_RAMB</twBEL></twPathDel><twLogDel>-0.097</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">c3_clk0</twDestClk><twPctLog>-31.5</twPctLog><twPctRoute>131.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 0.125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="71" type="MINPERIOD" name="Tbcper_I" slack="22.270" period="24.000" constraintValue="24.000" deviceLimit="1.730" freqLimit="578.035" physResource="memc3_infrastructure_inst/U_BUFG_CLK0/I0" logResource="memc3_infrastructure_inst/U_BUFG_CLK0/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="memc3_infrastructure_inst/clk0_bufg_in"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tmcbcper_POCMDCLK" slack="22.500" period="24.000" constraintValue="24.000" deviceLimit="1.500" freqLimit="666.667" physResource="memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" logResource="memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" locationPin="MCB_X0Y1.P0CMDCLK" clockNet="c3_clk0"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tmcbcper_P1CMDCLK" slack="22.500" period="24.000" constraintValue="24.000" deviceLimit="1.500" freqLimit="666.667" physResource="memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" logResource="memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" locationPin="MCB_X0Y1.P1CMDCLK" clockNet="c3_clk0"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="74"><twConstRollup name="TS_SYS_CLK3" fullName="TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 3 ns HIGH 50%;" type="origin" depth="0" requirement="3.000" prefType="period" actual="2.572" actualRollup="2.998" errors="0" errorRollup="0" items="0" itemsRollup="62166"/><twConstRollup name="TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3 / 0.25         HIGH 50%;" type="child" depth="1" requirement="12.000" prefType="period" actual="8.492" actualRollup="N/A" errors="0" errorRollup="0" items="20749" itemsRollup="0"/><twConstRollup name="TS_memc3_infrastructure_inst_clk_2x_180" fullName="TS_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 / 2 PHASE 0.75 ns         HIGH 50%;" type="child" depth="1" requirement="1.500" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_memc3_infrastructure_inst_clk_2x_0" fullName="TS_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 / 2 HIGH 50%;" type="child" depth="1" requirement="1.500" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 0.125 HIGH 50%;" type="child" depth="1" requirement="24.000" prefType="period" actual="9.878" actualRollup="N/A" errors="0" errorRollup="0" items="41417" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="75">0</twUnmetConstCnt><twDataSheet anchorID="76" twNameLen="15"><twClk2SUList anchorID="77" twDestWidth="10"><twDest>c3_sys_clk</twDest><twClk2SU><twSrc>c3_sys_clk</twSrc><twRiseRise>9.878</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="78"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>62166</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>10748</twConnCnt></twConstCov><twStats anchorID="79"><twMinPer>9.878</twMinPer><twFootnote number="1" /><twMaxFreq>101.235</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Mar 26 17:01:32 2014 </twTimestamp></twFoot><twClientInfo anchorID="80"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 497 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
