# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../audio_recorder.srcs/sources_1/new/audio_recorder.vhd" \
"../../../../audio_recorder.srcs/sim_1/new/audio_recorder_tb.vhd" \

# Do not sort compile order
nosort
