;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -0, -0
	ADD 210, 30
	DAT #-7, <-20
	MOV -1, <-20
	SUB #1, <2
	SUB #1, <2
	SPL 40, <160
	SUB <0, @2
	JMP <-127, 100
	SLT -400, <-27
	SUB 300, 300
	SUB 300, 300
	SUB 611, @10
	DAT #120, #106
	DAT #120, #106
	SUB @197, 107
	SUB @197, 107
	SUB -207, <-120
	SUB @121, 103
	MOV 57, <-25
	SUB @0, @2
	ADD #2, <-0
	CMP @-127, 100
	SLT -0, @1
	ADD #970, <1
	SUB @-127, 109
	DJN -1, @-20
	SUB #1, <2
	ADD #2, <-0
	ADD #270, <0
	SUB -207, <-120
	CMP 152, 92
	SUB -207, <-120
	CMP 152, 92
	SUB @-127, 109
	ADD 210, 60
	ADD 210, 60
	SLT -0, @1
	MOV -1, <-20
	SUB #4, -16
	MOV -1, <-20
	MOV -1, <-20
	SUB #4, -16
	MOV -1, <-20
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
