{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1637876770713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1637876770715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 23:46:09 2021 " "Processing started: Thu Nov 25 23:46:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1637876770715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1637876770715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1637876770716 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1637876772934 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mips.vhd 2 1 " "Using design file mips.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-bdf_type " "Found design unit 1: mips-bdf_type" {  } { { "mips.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876774636 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876774636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876774636 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "mips " "Found the following files while searching for definition of entity \"mips\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "mips.bdf " "File: mips.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Quartus II" 0 -1 1637876774638 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Quartus II" 0 -1 1637876774638 "|mips"}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1637876774655 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-RTL " "Found design unit 1: alu-RTL" {  } { { "alu.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876774708 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876774708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876774708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:b2v_alu " "Elaborating entity \"alu\" for hierarchy \"alu:b2v_alu\"" {  } { { "mips.vhd" "b2v_alu" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876774714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aludec.vhd 2 1 " "Using design file aludec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aludec-RTL " "Found design unit 1: aludec-RTL" {  } { { "aludec.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/aludec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876774764 ""} { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/aludec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876774764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876774764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec aludec:b2v_aludec " "Elaborating entity \"aludec\" for hierarchy \"aludec:b2v_aludec\"" {  } { { "mips.vhd" "b2v_aludec" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876774770 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4_32.vhd 2 1 " "Using design file mux4_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_32-RTL " "Found design unit 1: mux4_32-RTL" {  } { { "mux4_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mux4_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876774876 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_32 " "Found entity 1: mux4_32" {  } { { "mux4_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mux4_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876774876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876774876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_32 mux4_32:b2v_b_mux " "Elaborating entity \"mux4_32\" for hierarchy \"mux4_32:b2v_b_mux\"" {  } { { "mips.vhd" "b2v_b_mux" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876774880 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.vhd 2 1 " "Using design file adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-RTL " "Found design unit 1: adder-RTL" {  } { { "adder.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876774931 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876774931 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876774931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:b2v_br_adder " "Elaborating entity \"adder\" for hierarchy \"adder:b2v_br_adder\"" {  } { { "mips.vhd" "b2v_br_adder" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876774939 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_32.vhd 2 1 " "Using design file mux2_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_32-RTL " "Found design unit 1: mux2_32-RTL" {  } { { "mux2_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mux2_32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876774983 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_32 " "Found entity 1: mux2_32" {  } { { "mux2_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mux2_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876774983 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876774983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_32 mux2_32:b2v_br_mux " "Elaborating entity \"mux2_32\" for hierarchy \"mux2_32:b2v_br_mux\"" {  } { { "mips.vhd" "b2v_br_mux" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876774988 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sl2_32.vhd 2 1 " "Using design file sl2_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl2_32-RTL " "Found design unit 1: sl2_32-RTL" {  } { { "sl2_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/sl2_32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775031 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl2_32 " "Found entity 1: sl2_32" {  } { { "sl2_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/sl2_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775031 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876775031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2_32 sl2_32:b2v_br_shift " "Elaborating entity \"sl2_32\" for hierarchy \"sl2_32:b2v_br_shift\"" {  } { { "mips.vhd" "b2v_br_shift" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876775038 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dmem.vhd 2 1 " "Using design file dmem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-RTL " "Found design unit 1: dmem-RTL" {  } { { "dmem.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/dmem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775080 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/dmem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775080 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876775080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:b2v_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:b2v_dmem\"" {  } { { "mips.vhd" "b2v_dmem" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876775085 ""}
{ "Warning" "WSGN_SEARCH_FILE" "imem.vhd 2 1 " "Using design file imem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-RTL " "Found design unit 1: imem-RTL" {  } { { "imem.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775128 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775128 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876775128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:b2v_imem " "Elaborating entity \"imem\" for hierarchy \"imem:b2v_imem\"" {  } { { "mips.vhd" "b2v_imem" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876775133 ""}
{ "Warning" "WSGN_SEARCH_FILE" "signext.vhd 2 1 " "Using design file signext.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signext-RTL " "Found design unit 1: signext-RTL" {  } { { "signext.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/signext.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775180 ""} { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/signext.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775180 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876775180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext signext:b2v_imm_signext " "Elaborating entity \"signext\" for hierarchy \"signext:b2v_imm_signext\"" {  } { { "mips.vhd" "b2v_imm_signext" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876775185 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_5.vhd 2 1 " "Using design file mux2_5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_5-RTL " "Found design unit 1: mux2_5-RTL" {  } { { "mux2_5.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mux2_5.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775231 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_5 " "Found entity 1: mux2_5" {  } { { "mux2_5.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mux2_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775231 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876775231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_5 mux2_5:b2v_inst " "Elaborating entity \"mux2_5\" for hierarchy \"mux2_5:b2v_inst\"" {  } { { "mips.vhd" "b2v_inst" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876775237 ""}
{ "Warning" "WSGN_SEARCH_FILE" "maindec.vhd 2 1 " "Using design file maindec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maindec-RTL " "Found design unit 1: maindec-RTL" {  } { { "maindec.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/maindec.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775306 ""} { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/maindec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876775306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec maindec:b2v_inst10 " "Elaborating entity \"maindec\" for hierarchy \"maindec:b2v_inst10\"" {  } { { "mips.vhd" "b2v_inst10" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876775317 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_constant4.vhd 2 1 " "Using design file lpm_constant4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant4-RTL " "Found design unit 1: lpm_constant4-RTL" {  } { { "lpm_constant4.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/lpm_constant4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775399 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant4 " "Found entity 1: lpm_constant4" {  } { { "lpm_constant4.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/lpm_constant4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775399 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876775399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant4 lpm_constant4:b2v_inst27 " "Elaborating entity \"lpm_constant4\" for hierarchy \"lpm_constant4:b2v_inst27\"" {  } { { "mips.vhd" "b2v_inst27" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876775412 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sl2_26.vhd 2 1 " "Using design file sl2_26.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl2_26-RTL " "Found design unit 1: sl2_26-RTL" {  } { { "sl2_26.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/sl2_26.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775490 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl2_26 " "Found entity 1: sl2_26" {  } { { "sl2_26.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/sl2_26.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775490 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876775490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2_26 sl2_26:b2v_jump_shft " "Elaborating entity \"sl2_26\" for hierarchy \"sl2_26:b2v_jump_shft\"" {  } { { "mips.vhd" "b2v_jump_shft" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876775503 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flopr.vhd 2 1 " "Using design file flopr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopr-RTL " "Found design unit 1: flopr-RTL" {  } { { "flopr.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/flopr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775574 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/flopr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876775574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:b2v_pc_reg " "Elaborating entity \"flopr\" for hierarchy \"flopr:b2v_pc_reg\"" {  } { { "mips.vhd" "b2v_pc_reg" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876775588 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 2 1 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-RTL " "Found design unit 1: regfile-RTL" {  } { { "regfile.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/regfile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775643 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775643 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876775643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:b2v_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:b2v_regfile\"" {  } { { "mips.vhd" "b2v_regfile" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876775649 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sl16_32.vhd 2 1 " "Using design file sl16_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl16_32-RTL " "Found design unit 1: sl16_32-RTL" {  } { { "sl16_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/sl16_32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775730 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl16_32 " "Found entity 1: sl16_32" {  } { { "sl16_32.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/sl16_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637876775730 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637876775730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl16_32 sl16_32:b2v_upper_imm " "Elaborating entity \"sl16_32\" for hierarchy \"sl16_32:b2v_upper_imm\"" {  } { { "mips.vhd" "b2v_upper_imm" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637876775737 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regfile:b2v_regfile\|rf " "RAM logic \"regfile:b2v_regfile\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.vhd" "rf" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/regfile.vhd" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1637876776918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:b2v_dmem\|ram " "RAM logic \"dmem:b2v_dmem\|ram\" is uninferred due to asynchronous read logic" {  } { { "dmem.vhd" "ram" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/dmem.vhd" 43 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1637876776918 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1637876776918 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1637876792038 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[15\] " "Logic cell \"imem:b2v_imem\|rd\[15\]\"" {  } { { "imem.vhd" "rd\[15\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[14\] " "Logic cell \"imem:b2v_imem\|rd\[14\]\"" {  } { { "imem.vhd" "rd\[14\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[13\] " "Logic cell \"imem:b2v_imem\|rd\[13\]\"" {  } { { "imem.vhd" "rd\[13\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[12\] " "Logic cell \"imem:b2v_imem\|rd\[12\]\"" {  } { { "imem.vhd" "rd\[12\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[11\] " "Logic cell \"imem:b2v_imem\|rd\[11\]\"" {  } { { "imem.vhd" "rd\[11\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[10\] " "Logic cell \"imem:b2v_imem\|rd\[10\]\"" {  } { { "imem.vhd" "rd\[10\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[9\] " "Logic cell \"imem:b2v_imem\|rd\[9\]\"" {  } { { "imem.vhd" "rd\[9\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[8\] " "Logic cell \"imem:b2v_imem\|rd\[8\]\"" {  } { { "imem.vhd" "rd\[8\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[7\] " "Logic cell \"imem:b2v_imem\|rd\[7\]\"" {  } { { "imem.vhd" "rd\[7\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[6\] " "Logic cell \"imem:b2v_imem\|rd\[6\]\"" {  } { { "imem.vhd" "rd\[6\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[5\] " "Logic cell \"imem:b2v_imem\|rd\[5\]\"" {  } { { "imem.vhd" "rd\[5\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[4\] " "Logic cell \"imem:b2v_imem\|rd\[4\]\"" {  } { { "imem.vhd" "rd\[4\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[3\] " "Logic cell \"imem:b2v_imem\|rd\[3\]\"" {  } { { "imem.vhd" "rd\[3\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[2\] " "Logic cell \"imem:b2v_imem\|rd\[2\]\"" {  } { { "imem.vhd" "rd\[2\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[1\] " "Logic cell \"imem:b2v_imem\|rd\[1\]\"" {  } { { "imem.vhd" "rd\[1\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[0\] " "Logic cell \"imem:b2v_imem\|rd\[0\]\"" {  } { { "imem.vhd" "rd\[0\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[27\] " "Logic cell \"imem:b2v_imem\|rd\[27\]\"" {  } { { "imem.vhd" "rd\[27\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[31\] " "Logic cell \"imem:b2v_imem\|rd\[31\]\"" {  } { { "imem.vhd" "rd\[31\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[29\] " "Logic cell \"imem:b2v_imem\|rd\[29\]\"" {  } { { "imem.vhd" "rd\[29\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[28\] " "Logic cell \"imem:b2v_imem\|rd\[28\]\"" {  } { { "imem.vhd" "rd\[28\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[30\] " "Logic cell \"imem:b2v_imem\|rd\[30\]\"" {  } { { "imem.vhd" "rd\[30\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[26\] " "Logic cell \"imem:b2v_imem\|rd\[26\]\"" {  } { { "imem.vhd" "rd\[26\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[25\] " "Logic cell \"imem:b2v_imem\|rd\[25\]\"" {  } { { "imem.vhd" "rd\[25\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[24\] " "Logic cell \"imem:b2v_imem\|rd\[24\]\"" {  } { { "imem.vhd" "rd\[24\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[23\] " "Logic cell \"imem:b2v_imem\|rd\[23\]\"" {  } { { "imem.vhd" "rd\[23\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[22\] " "Logic cell \"imem:b2v_imem\|rd\[22\]\"" {  } { { "imem.vhd" "rd\[22\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[21\] " "Logic cell \"imem:b2v_imem\|rd\[21\]\"" {  } { { "imem.vhd" "rd\[21\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[20\] " "Logic cell \"imem:b2v_imem\|rd\[20\]\"" {  } { { "imem.vhd" "rd\[20\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[19\] " "Logic cell \"imem:b2v_imem\|rd\[19\]\"" {  } { { "imem.vhd" "rd\[19\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[18\] " "Logic cell \"imem:b2v_imem\|rd\[18\]\"" {  } { { "imem.vhd" "rd\[18\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[17\] " "Logic cell \"imem:b2v_imem\|rd\[17\]\"" {  } { { "imem.vhd" "rd\[17\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""} { "Info" "ISCL_SCL_CELL_NAME" "imem:b2v_imem\|rd\[16\] " "Logic cell \"imem:b2v_imem\|rd\[16\]\"" {  } { { "imem.vhd" "rd\[16\]" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/imem.vhd" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876803194 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1637876803194 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1637876804192 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637876804192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6298 " "Implemented 6298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1637876805447 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1637876805447 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6296 " "Implemented 6296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1637876805447 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1637876805447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1637876805686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 23:46:45 2021 " "Processing ended: Thu Nov 25 23:46:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1637876805686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1637876805686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1637876805686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1637876805686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1637876808587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1637876808589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 23:46:47 2021 " "Processing started: Thu Nov 25 23:46:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1637876808589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1637876808589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips -c mips " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1637876808590 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1637876808941 ""}
{ "Info" "0" "" "Project  = mips" {  } {  } 0 0 "Project  = mips" 0 0 "Fitter" 0 0 1637876808943 ""}
{ "Info" "0" "" "Revision = mips" {  } {  } 0 0 "Revision = mips" 0 0 "Fitter" 0 0 1637876808943 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1637876809239 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "mips EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design mips" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1637876809576 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1637876809672 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1637876809672 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1637876810044 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1637876810076 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1637876810744 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1637876810744 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1637876810744 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/" { { 0 { 0 ""} 0 6819 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1637876810770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/" { { 0 { 0 ""} 0 6821 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1637876810770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/" { { 0 { 0 ""} 0 6823 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1637876810770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/" { { 0 { 0 ""} 0 6825 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1637876810770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/" { { 0 { 0 ""} 0 6827 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1637876810770 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1637876810770 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1637876810776 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "mips.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1637876811706 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "mips.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1637876811706 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1637876811706 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips.sdc " "Synopsys Design Constraints File file not found: 'mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1637876813266 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1637876813268 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1637876813435 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1637876813435 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1637876813438 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1637876814623 ""}  } { { "mips.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/" { { 0 { 0 ""} 0 6815 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637876814623 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node reset~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1637876814623 ""}  } { { "mips.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/" { { 0 { 0 ""} 0 6816 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637876814623 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1637876816807 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1637876816847 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1637876816849 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637876816891 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637876816949 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1637876817028 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1637876817045 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1637876817085 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1637876817085 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637876817304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1637876821090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637876826785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1637876826885 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1637876857904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637876857905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1637876860645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "62 X11_Y10 X21_Y20 " "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20" {  } { { "loc" "" { Generic "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/" { { 1 { 0 "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20"} { { 11 { 0 "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20"} 11 10 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1637876872810 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1637876872810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:31 " "Fitter routing operations ending: elapsed time is 00:01:31" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637876953457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1637876953465 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1637876953465 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "23.92 " "Total time spent on timing analysis during the Fitter is 23.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1637876953933 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637876954146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637876956783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637876956992 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637876959490 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637876962654 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V J7 " "Pin clk uses I/O standard 2.5 V at J7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "mips.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1637876964111 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 2.5 V J6 " "Pin reset uses I/O standard 2.5 V at J6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "mips.vhd" "" { Text "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1637876964111 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1637876964111 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.fit.smsg " "Generated suppressed messages file C:/Users/marina/Documents/GitHub/lab04/lab04-marinapapageorgiou/mips.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1637876965519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1637876968520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 23:49:28 2021 " "Processing ended: Thu Nov 25 23:49:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1637876968520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:41 " "Elapsed time: 00:02:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1637876968520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:38 " "Total CPU time (on all processors): 00:02:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1637876968520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1637876968520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1637876970217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1637876970218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 23:49:29 2021 " "Processing started: Thu Nov 25 23:49:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1637876970218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1637876970218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips -c mips " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1637876970219 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1637876973889 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1637876973952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1637876974970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 23:49:34 2021 " "Processing ended: Thu Nov 25 23:49:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1637876974970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1637876974970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1637876974970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1637876974970 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1637876975731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1637876977306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1637876977308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 23:49:36 2021 " "Processing started: Thu Nov 25 23:49:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1637876977308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1637876977308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips -c mips " "Command: quartus_sta mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1637876977309 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1637876977712 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1637876978469 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1637876978583 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1637876978583 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips.sdc " "Synopsys Design Constraints File file not found: 'mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1637876980152 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1637876980153 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1637876980197 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1637876980197 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1637876980340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1637876980341 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1637876980347 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1637876980379 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1637876984549 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1637876984549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.708 " "Worst-case setup slack is -11.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876984556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876984556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.708    -29666.328 clk  " "  -11.708    -29666.328 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876984556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1637876984556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.479 " "Worst-case hold slack is 1.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876984768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876984768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.479         0.000 clk  " "    1.479         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876984768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1637876984768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1637876984776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1637876984784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876984795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876984795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -3105.000 clk  " "   -3.000     -3105.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876984795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1637876984795 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1637876985691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1637876985775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1637876988469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1637876989161 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1637876989768 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1637876989768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.484 " "Worst-case setup slack is -10.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876989776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876989776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.484    -26483.173 clk  " "  -10.484    -26483.173 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876989776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1637876989776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.340 " "Worst-case hold slack is 1.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876990009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876990009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.340         0.000 clk  " "    1.340         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876990009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1637876990009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1637876990018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1637876990026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876990039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876990039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -3105.000 clk  " "   -3.000     -3105.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876990039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1637876990039 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1637876990854 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1637876991628 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1637876991865 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1637876991865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.422 " "Worst-case setup slack is -6.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876991877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876991877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.422    -15947.013 clk  " "   -6.422    -15947.013 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876991877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1637876991877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.781 " "Worst-case hold slack is 0.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876992117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876992117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781         0.000 clk  " "    0.781         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876992117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1637876992117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1637876992127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1637876992140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876992155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876992155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -3241.535 clk  " "   -3.000     -3241.535 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1637876992155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1637876992155 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1637876993949 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1637876993950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1637876994285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 23:49:54 2021 " "Processing ended: Thu Nov 25 23:49:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1637876994285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1637876994285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1637876994285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1637876994285 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1637876995159 ""}
