Analysis & Synthesis report for PLIS
Sat Sep 19 12:14:45 2020
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. Removed Registers Triggering Further Register Optimizations
  9. General Register Statistics
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-------------------------------+------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Sat Sep 19 12:14:45 2020    ;
; Quartus II 64-Bit Version     ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                 ; PLIS                                     ;
; Top-level Entity Name         ; IMITATOR                                 ;
; Family                        ; Stratix II                               ;
; Logic utilization             ; N/A                                      ;
;     Combinational ALUTs       ; 13                                       ;
;     Dedicated logic registers ; 12                                       ;
; Total registers               ; 12                                       ;
; Total pins                    ; 4                                        ;
; Total virtual pins            ; 0                                        ;
; Total block memory bits       ; 0                                        ;
; DSP block 9-bit elements      ; 0                                        ;
; Total PLLs                    ; 0                                        ;
; Total DLLs                    ; 0                                        ;
+-------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                          ; IMITATOR           ; PLIS               ;
; Family name                                                    ; Stratix II         ; Stratix II         ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                 ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------+
; switch.vhd                       ; yes             ; User VHDL File                     ; C:/Users/Admin/Desktop/проект/switch.vhd     ;
; counter.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Admin/Desktop/проект/counter.vhd    ;
; multipleks.vhd                   ; yes             ; User VHDL File                     ; C:/Users/Admin/Desktop/проект/multipleks.vhd ;
; IMITATOR.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Admin/Desktop/проект/IMITATOR.bdf   ;
; block1.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Admin/Desktop/проект/block1.bdf     ;
; block2.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Admin/Desktop/проект/block2.bdf     ;
; block3.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Admin/Desktop/проект/block3.bdf     ;
; block4.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Admin/Desktop/проект/block4.bdf     ;
; data1.vhd                        ; yes             ; User VHDL File                     ; C:/Users/Admin/Desktop/проект/data1.vhd      ;
; data2.vhd                        ; yes             ; User VHDL File                     ; C:/Users/Admin/Desktop/проект/data2.vhd      ;
; data3.vhd                        ; yes             ; User VHDL File                     ; C:/Users/Admin/Desktop/проект/data3.vhd      ;
; data4.vhd                        ; yes             ; User VHDL File                     ; C:/Users/Admin/Desktop/проект/data4.vhd      ;
; marker1.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Admin/Desktop/проект/marker1.vhd    ;
; marker2.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Admin/Desktop/проект/marker2.vhd    ;
; marker3.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Admin/Desktop/проект/marker3.vhd    ;
; marker4.vhd                      ; yes             ; User VHDL File                     ; C:/Users/Admin/Desktop/проект/marker4.vhd    ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+-----------------------------------------------+--------+
; Resource                                      ; Usage  ;
+-----------------------------------------------+--------+
; Estimated ALUTs Used                          ; 13     ;
; Dedicated logic registers                     ; 12     ;
;                                               ;        ;
; Estimated ALUTs Unavailable                   ; 0      ;
;                                               ;        ;
; Total combinational functions                 ; 13     ;
; Combinational ALUT usage by number of inputs  ;        ;
;     -- 7 input functions                      ; 0      ;
;     -- 6 input functions                      ; 0      ;
;     -- 5 input functions                      ; 1      ;
;     -- 4 input functions                      ; 1      ;
;     -- <=3 input functions                    ; 11     ;
;                                               ;        ;
; Combinational ALUTs by mode                   ;        ;
;     -- normal mode                            ; 7      ;
;     -- extended LUT mode                      ; 0      ;
;     -- arithmetic mode                        ; 6      ;
;     -- shared arithmetic mode                 ; 0      ;
;                                               ;        ;
; Estimated ALUT/register pairs used            ; 13     ;
;                                               ;        ;
; Total registers                               ; 12     ;
;     -- Dedicated logic registers              ; 12     ;
;     -- I/O registers                          ; 0      ;
;                                               ;        ;
; Estimated ALMs:  partially or completely used ; 7      ;
;                                               ;        ;
; I/O pins                                      ; 4      ;
; Maximum fan-out node                          ; CLK_IN ;
; Maximum fan-out                               ; 12     ;
; Total fan-out                                 ; 70     ;
; Average fan-out                               ; 2.41   ;
+-----------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                             ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                   ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------+--------------+
; |IMITATOR                  ; 13 (0)            ; 12 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 4    ; 0            ; |IMITATOR                             ; work         ;
;    |block1:inst|           ; 13 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IMITATOR|block1:inst                 ; work         ;
;       |counter:inst2|      ; 7 (7)             ; 7 (7)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IMITATOR|block1:inst|counter:inst2   ; work         ;
;       |marker1:inst1|      ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IMITATOR|block1:inst|marker1:inst1   ; work         ;
;       |multipleks:inst|    ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IMITATOR|block1:inst|multipleks:inst ; work         ;
;    |switch:inst4|          ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IMITATOR|switch:inst4                ; work         ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+----------------------------------------+----------------------------------------------+
; Register name                          ; Reason for Removal                           ;
+----------------------------------------+----------------------------------------------+
; switch:inst4|tmp[0..8]                 ; Stuck at GND due to stuck port data_in       ;
; switch:inst4|DR4                       ; Stuck at GND due to stuck port data_in       ;
; switch:inst4|DR3                       ; Stuck at GND due to stuck port data_in       ;
; switch:inst4|DR2                       ; Stuck at GND due to stuck port data_in       ;
; switch:inst4|DR1                       ; Stuck at VCC due to stuck port data_in       ;
; block4:inst3|counter:inst2|tmp[0..6]   ; Lost fanout                                  ;
; block4:inst3|marker4:inst5|tmp[0..3]   ; Lost fanout                                  ;
; block4:inst3|data4:inst4|tmp[0..3]     ; Lost fanout                                  ;
; block3:inst2|counter:inst2|tmp[0..6]   ; Lost fanout                                  ;
; block3:inst2|marker3:inst3|tmp[0..3]   ; Lost fanout                                  ;
; block3:inst2|data3:inst1|tmp[0..3]     ; Lost fanout                                  ;
; block2:inst1|counter:inst2|tmp[0..6]   ; Lost fanout                                  ;
; block2:inst1|marker2:inst4|tmp[0..3]   ; Lost fanout                                  ;
; block2:inst1|data2:inst1|tmp[0..3]     ; Lost fanout                                  ;
; block1:inst|data1:inst3|tmp[0]         ; Merged with block1:inst|marker1:inst1|tmp[0] ;
; block1:inst|data1:inst3|tmp[1]         ; Merged with block1:inst|marker1:inst1|tmp[1] ;
; block1:inst|data1:inst3|tmp[2]         ; Merged with block1:inst|marker1:inst1|tmp[2] ;
; block1:inst|data1:inst3|tmp[3]         ; Merged with block1:inst|marker1:inst1|tmp[3] ;
; Total Number of Removed Registers = 62 ;                                              ;
+----------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                               ;
+---------------------+---------------------------+-------------------------------------------------------------------------+
; Register name       ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+---------------------+---------------------------+-------------------------------------------------------------------------+
; switch:inst4|tmp[0] ; Stuck at GND              ; switch:inst4|DR4, switch:inst4|DR3, switch:inst4|DR2, switch:inst4|DR1, ;
;                     ; due to stuck port data_in ; block4:inst3|data4:inst4|tmp[2]                                         ;
+---------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 12    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Sep 19 12:14:42 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PLIS -c PLIS
Info: Found 2 design units, including 1 entities, in source file switch.vhd
    Info: Found design unit 1: switch-archi
    Info: Found entity 1: switch
Info: Found 2 design units, including 1 entities, in source file counter.vhd
    Info: Found design unit 1: counter-archi
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file multipleks.vhd
    Info: Found design unit 1: multipleks-archi
    Info: Found entity 1: multipleks
Info: Found 1 design units, including 1 entities, in source file IMITATOR.bdf
    Info: Found entity 1: IMITATOR
Info: Found 1 design units, including 1 entities, in source file block1.bdf
    Info: Found entity 1: block1
Info: Found 1 design units, including 1 entities, in source file block2.bdf
    Info: Found entity 1: block2
Info: Found 1 design units, including 1 entities, in source file block3.bdf
    Info: Found entity 1: block3
Info: Found 1 design units, including 1 entities, in source file block4.bdf
    Info: Found entity 1: block4
Info: Found 2 design units, including 1 entities, in source file data1.vhd
    Info: Found design unit 1: data1-archi
    Info: Found entity 1: data1
Info: Found 2 design units, including 1 entities, in source file data2.vhd
    Info: Found design unit 1: data2-archi
    Info: Found entity 1: data2
Info: Found 2 design units, including 1 entities, in source file data3.vhd
    Info: Found design unit 1: data3-archi
    Info: Found entity 1: data3
Info: Found 2 design units, including 1 entities, in source file data4.vhd
    Info: Found design unit 1: data4-archi
    Info: Found entity 1: data4
Info: Found 2 design units, including 1 entities, in source file marker1.vhd
    Info: Found design unit 1: marker1-archi
    Info: Found entity 1: marker1
Info: Found 2 design units, including 1 entities, in source file marker2.vhd
    Info: Found design unit 1: marker2-archi
    Info: Found entity 1: marker2
Info: Found 2 design units, including 1 entities, in source file marker3.vhd
    Info: Found design unit 1: marker3-archi
    Info: Found entity 1: marker3
Info: Found 2 design units, including 1 entities, in source file marker4.vhd
    Info: Found design unit 1: marker4-archi
    Info: Found entity 1: marker4
Info: Elaborating entity "IMITATOR" for the top level hierarchy
Info: Elaborating entity "switch" for hierarchy "switch:inst4"
Info: Elaborating entity "block1" for hierarchy "block1:inst"
Info: Elaborating entity "multipleks" for hierarchy "block1:inst|multipleks:inst"
Info: Elaborating entity "data1" for hierarchy "block1:inst|data1:inst3"
Warning (10540): VHDL Signal Declaration warning at data1.vhd(16): used explicit default value for signal "example" because signal was never assigned a value
Info: Elaborating entity "marker1" for hierarchy "block1:inst|marker1:inst1"
Warning (10540): VHDL Signal Declaration warning at marker1.vhd(16): used explicit default value for signal "example" because signal was never assigned a value
Info: Elaborating entity "counter" for hierarchy "block1:inst|counter:inst2"
Warning (10492): VHDL Process Statement warning at counter.vhd(23): signal "R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at counter.vhd(30): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "block2" for hierarchy "block2:inst1"
Info: Elaborating entity "data2" for hierarchy "block2:inst1|data2:inst1"
Warning (10540): VHDL Signal Declaration warning at data2.vhd(16): used explicit default value for signal "example" because signal was never assigned a value
Info: Elaborating entity "marker2" for hierarchy "block2:inst1|marker2:inst4"
Warning (10540): VHDL Signal Declaration warning at marker2.vhd(16): used explicit default value for signal "example" because signal was never assigned a value
Info: Elaborating entity "block3" for hierarchy "block3:inst2"
Info: Elaborating entity "data3" for hierarchy "block3:inst2|data3:inst1"
Warning (10540): VHDL Signal Declaration warning at data3.vhd(16): used explicit default value for signal "example" because signal was never assigned a value
Info: Elaborating entity "marker3" for hierarchy "block3:inst2|marker3:inst3"
Warning (10540): VHDL Signal Declaration warning at marker3.vhd(16): used explicit default value for signal "example" because signal was never assigned a value
Info: Elaborating entity "block4" for hierarchy "block4:inst3"
Info: Elaborating entity "data4" for hierarchy "block4:inst3|data4:inst4"
Warning (10540): VHDL Signal Declaration warning at data4.vhd(16): used explicit default value for signal "example" because signal was never assigned a value
Info: Elaborating entity "marker4" for hierarchy "block4:inst3|marker4:inst5"
Warning (10540): VHDL Signal Declaration warning at marker4.vhd(16): used explicit default value for signal "example" because signal was never assigned a value
Info: 45 registers lost all their fanouts during netlist optimizations. The first 45 are displayed below.
    Info: Register "block4:inst3|counter:inst2|tmp[6]" lost all its fanouts during netlist optimizations.
    Info: Register "block4:inst3|counter:inst2|tmp[5]" lost all its fanouts during netlist optimizations.
    Info: Register "block4:inst3|counter:inst2|tmp[4]" lost all its fanouts during netlist optimizations.
    Info: Register "block4:inst3|counter:inst2|tmp[3]" lost all its fanouts during netlist optimizations.
    Info: Register "block4:inst3|counter:inst2|tmp[2]" lost all its fanouts during netlist optimizations.
    Info: Register "block4:inst3|counter:inst2|tmp[1]" lost all its fanouts during netlist optimizations.
    Info: Register "block4:inst3|counter:inst2|tmp[0]" lost all its fanouts during netlist optimizations.
    Info: Register "block4:inst3|marker4:inst5|tmp[0]" lost all its fanouts during netlist optimizations.
    Info: Register "block4:inst3|marker4:inst5|tmp[1]" lost all its fanouts during netlist optimizations.
    Info: Register "block4:inst3|marker4:inst5|tmp[2]" lost all its fanouts during netlist optimizations.
    Info: Register "block4:inst3|marker4:inst5|tmp[3]" lost all its fanouts during netlist optimizations.
    Info: Register "block4:inst3|data4:inst4|tmp[0]" lost all its fanouts during netlist optimizations.
    Info: Register "block4:inst3|data4:inst4|tmp[1]" lost all its fanouts during netlist optimizations.
    Info: Register "block4:inst3|data4:inst4|tmp[2]" lost all its fanouts during netlist optimizations.
    Info: Register "block4:inst3|data4:inst4|tmp[3]" lost all its fanouts during netlist optimizations.
    Info: Register "block3:inst2|counter:inst2|tmp[6]" lost all its fanouts during netlist optimizations.
    Info: Register "block3:inst2|counter:inst2|tmp[5]" lost all its fanouts during netlist optimizations.
    Info: Register "block3:inst2|counter:inst2|tmp[4]" lost all its fanouts during netlist optimizations.
    Info: Register "block3:inst2|counter:inst2|tmp[3]" lost all its fanouts during netlist optimizations.
    Info: Register "block3:inst2|counter:inst2|tmp[2]" lost all its fanouts during netlist optimizations.
    Info: Register "block3:inst2|counter:inst2|tmp[1]" lost all its fanouts during netlist optimizations.
    Info: Register "block3:inst2|counter:inst2|tmp[0]" lost all its fanouts during netlist optimizations.
    Info: Register "block3:inst2|marker3:inst3|tmp[0]" lost all its fanouts during netlist optimizations.
    Info: Register "block3:inst2|marker3:inst3|tmp[1]" lost all its fanouts during netlist optimizations.
    Info: Register "block3:inst2|marker3:inst3|tmp[2]" lost all its fanouts during netlist optimizations.
    Info: Register "block3:inst2|marker3:inst3|tmp[3]" lost all its fanouts during netlist optimizations.
    Info: Register "block3:inst2|data3:inst1|tmp[0]" lost all its fanouts during netlist optimizations.
    Info: Register "block3:inst2|data3:inst1|tmp[1]" lost all its fanouts during netlist optimizations.
    Info: Register "block3:inst2|data3:inst1|tmp[2]" lost all its fanouts during netlist optimizations.
    Info: Register "block3:inst2|data3:inst1|tmp[3]" lost all its fanouts during netlist optimizations.
    Info: Register "block2:inst1|counter:inst2|tmp[6]" lost all its fanouts during netlist optimizations.
    Info: Register "block2:inst1|counter:inst2|tmp[5]" lost all its fanouts during netlist optimizations.
    Info: Register "block2:inst1|counter:inst2|tmp[4]" lost all its fanouts during netlist optimizations.
    Info: Register "block2:inst1|counter:inst2|tmp[3]" lost all its fanouts during netlist optimizations.
    Info: Register "block2:inst1|counter:inst2|tmp[2]" lost all its fanouts during netlist optimizations.
    Info: Register "block2:inst1|counter:inst2|tmp[1]" lost all its fanouts during netlist optimizations.
    Info: Register "block2:inst1|counter:inst2|tmp[0]" lost all its fanouts during netlist optimizations.
    Info: Register "block2:inst1|marker2:inst4|tmp[0]" lost all its fanouts during netlist optimizations.
    Info: Register "block2:inst1|marker2:inst4|tmp[1]" lost all its fanouts during netlist optimizations.
    Info: Register "block2:inst1|marker2:inst4|tmp[2]" lost all its fanouts during netlist optimizations.
    Info: Register "block2:inst1|marker2:inst4|tmp[3]" lost all its fanouts during netlist optimizations.
    Info: Register "block2:inst1|data2:inst1|tmp[0]" lost all its fanouts during netlist optimizations.
    Info: Register "block2:inst1|data2:inst1|tmp[1]" lost all its fanouts during netlist optimizations.
    Info: Register "block2:inst1|data2:inst1|tmp[2]" lost all its fanouts during netlist optimizations.
    Info: Register "block2:inst1|data2:inst1|tmp[3]" lost all its fanouts during netlist optimizations.
Info: Implemented 17 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 1 output pins
    Info: Implemented 13 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4465 megabytes
    Info: Processing ended: Sat Sep 19 12:14:45 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


