/* Generated by Yosys 0.19+36 (git sha1 30a4218f5,aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os) */module YoCTF2(clk,dig,dig_valid,correct);wire _00_;wire _01_;wire _02_;wire _03_;wire _04_;wire _05_;wire _06_;wire _07_;wire _08_;wire _09_;input clk;wire clk;output correct;wire correct;input [3:0] dig;wire [3:0] dig;input dig_valid;wire dig_valid;reg \m_reg[0] ;reg \m_reg[10] ;reg \m_reg[11] ;reg \m_reg[1] ;reg \m_reg[2] ;reg \m_reg[3] ;reg \m_reg[4] ;reg \m_reg[5] ;reg \m_reg[6] ;reg \m_reg[7] ;reg \m_reg[8] ;reg \m_reg[9] ;assign _00_=\m_reg[1] &~(\m_reg[0] );assign _01_=\m_reg[3] |\m_reg[2] ;assign _02_=_00_&~(_01_);assign _03_=\m_reg[5] |\m_reg[4] ;assign _04_=\m_reg[6] |~(\m_reg[7] );assign _05_=_04_|_03_;assign _06_=_02_&~(_05_);assign _07_=\m_reg[9] |~(\m_reg[8] );assign _08_=\m_reg[11] |~(\m_reg[10] );assign _09_=_08_|_07_;assign correct=_06_&~(_09_);always @(posedge clk)    if (dig_valid) \m_reg[0]  <= dig[0];always @(posedge clk)    if (dig_valid) \m_reg[1]  <= dig[1];always @(posedge clk)    if (dig_valid) \m_reg[2]  <= dig[2];always @(posedge clk)    if (dig_valid) \m_reg[3]  <= dig[3];always @(posedge clk)    if (dig_valid) \m_reg[4]  <= \m_reg[0] ;always @(posedge clk)    if (dig_valid) \m_reg[5]  <= \m_reg[1] ;always @(posedge clk)    if (dig_valid) \m_reg[6]  <= \m_reg[2] ;always @(posedge clk)    if (dig_valid) \m_reg[7]  <= \m_reg[3] ;always @(posedge clk)    if (dig_valid) \m_reg[8]  <= \m_reg[4] ;always @(posedge clk)    if (dig_valid) \m_reg[9]  <= \m_reg[5] ;always @(posedge clk)    if (dig_valid) \m_reg[10]  <= \m_reg[6] ;always @(posedge clk)    if (dig_valid) \m_reg[11]  <= \m_reg[7] ;endmodule