{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1491240364718 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491240364727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491240364806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491240364806 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491240365619 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491240365647 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491240365780 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "144 190 " "No exact pin location assignment(s) for 144 pins of 190 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1491240366251 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1491240382176 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "auto-promoted clock driver CLK~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for auto-promoted clock driver CLK~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad CLK PIN_AA14 " "Refclk input I/O pad CLK is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1491240382757 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Quartus II" 0 -1 1491240382757 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "auto-promoted clock driver CLK1~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for auto-promoted clock driver CLK1~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad CLK1 PIN_AA15 " "Refclk input I/O pad CLK1 is placed onto PIN_AA15" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1491240382757 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Quartus II" 0 -1 1491240382757 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1491240382757 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 64 global CLKCTRL_G6 " "CLK~inputCLKENA0 with 64 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1491240382758 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1491240382758 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK1~inputCLKENA0 22 global CLKCTRL_G7 " "CLK1~inputCLKENA0 with 22 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1491240382758 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1491240382758 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1491240382758 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491240383009 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491240383015 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491240383016 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491240383020 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491240383023 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491240383023 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491240383024 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1491240384765 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491240384766 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491240384767 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALU_FILE\|Mux18~0  from: datab  to: combout " "Cell: ALU_FILE\|Mux18~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1491240384773 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALU_FILE\|Mux18~0  from: datac  to: combout " "Cell: ALU_FILE\|Mux18~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1491240384773 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALU_FILE\|Mux18~0  from: datad  to: combout " "Cell: ALU_FILE\|Mux18~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1491240384773 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALU_FILE\|Mux23~0  from: datab  to: combout " "Cell: ALU_FILE\|Mux23~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1491240384773 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALU_FILE\|Mux23~0  from: datac  to: combout " "Cell: ALU_FILE\|Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1491240384773 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MICROCODE_ROM_FILE\|Mux10~0  from: dataa  to: combout " "Cell: MICROCODE_ROM_FILE\|Mux10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1491240384773 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1491240384773 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491240384778 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491240384780 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491240384781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491240384833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1491240384836 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491240384836 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491240385006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491240402528 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1491240403784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491240407763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491240420913 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491240423852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491240423853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491240428025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1491240451175 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491240451175 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1491240504514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:29 " "Fitter routing operations ending: elapsed time is 00:01:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491240530152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1491240530153 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491240530153 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.33 " "Total time spent on timing analysis during the Fitter is 4.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1491240533215 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491240533462 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491240536108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491240536283 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491240538727 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491240546804 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "144 " "Following 144 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[0\] a permanently enabled " "Pin CPU_DATA_OUT\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[0] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 80 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[1\] a permanently enabled " "Pin CPU_DATA_OUT\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[1] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 79 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[2\] a permanently enabled " "Pin CPU_DATA_OUT\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[2] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 78 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[3\] a permanently enabled " "Pin CPU_DATA_OUT\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[3] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 77 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[4\] a permanently enabled " "Pin CPU_DATA_OUT\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[4] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 76 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[5\] a permanently enabled " "Pin CPU_DATA_OUT\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[5] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 75 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[6\] a permanently enabled " "Pin CPU_DATA_OUT\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[6] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 74 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[7\] a permanently enabled " "Pin CPU_DATA_OUT\[7\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[7] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 73 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[8\] a permanently enabled " "Pin CPU_DATA_OUT\[8\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[8] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 72 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[9\] a permanently enabled " "Pin CPU_DATA_OUT\[9\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[9] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 71 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[10\] a permanently enabled " "Pin CPU_DATA_OUT\[10\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[10] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 70 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[11\] a permanently enabled " "Pin CPU_DATA_OUT\[11\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[11] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 69 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[12\] a permanently enabled " "Pin CPU_DATA_OUT\[12\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[12] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 68 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[13\] a permanently enabled " "Pin CPU_DATA_OUT\[13\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[13] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 67 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[14\] a permanently enabled " "Pin CPU_DATA_OUT\[14\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[14] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 66 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[15\] a permanently enabled " "Pin CPU_DATA_OUT\[15\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[15] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 65 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[16\] a permanently enabled " "Pin CPU_DATA_OUT\[16\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[16] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 64 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[17\] a permanently enabled " "Pin CPU_DATA_OUT\[17\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[17] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 63 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[18\] a permanently enabled " "Pin CPU_DATA_OUT\[18\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[18] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 62 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[19\] a permanently enabled " "Pin CPU_DATA_OUT\[19\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[19] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 61 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[20\] a permanently enabled " "Pin CPU_DATA_OUT\[20\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[20] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 60 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[21\] a permanently enabled " "Pin CPU_DATA_OUT\[21\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[21] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 59 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[22\] a permanently enabled " "Pin CPU_DATA_OUT\[22\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[22] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 58 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[23\] a permanently enabled " "Pin CPU_DATA_OUT\[23\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[23] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 57 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[24\] a permanently enabled " "Pin CPU_DATA_OUT\[24\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[24] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 56 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[25\] a permanently enabled " "Pin CPU_DATA_OUT\[25\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[25] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 55 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[26\] a permanently enabled " "Pin CPU_DATA_OUT\[26\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[26] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 54 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[27\] a permanently enabled " "Pin CPU_DATA_OUT\[27\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[27] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 53 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[28\] a permanently enabled " "Pin CPU_DATA_OUT\[28\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[28] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 52 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[29\] a permanently enabled " "Pin CPU_DATA_OUT\[29\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[29] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 51 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[30\] a permanently enabled " "Pin CPU_DATA_OUT\[30\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[30] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 50 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPU_DATA_OUT\[31\] a permanently enabled " "Pin CPU_DATA_OUT\[31\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CPU_DATA_OUT[31] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 49 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ALU_OUT\[0\] a permanently enabled " "Pin ALU_OUT\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ALU_OUT[0] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 135 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ALU_OUT\[1\] a permanently enabled " "Pin ALU_OUT\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ALU_OUT[1] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 134 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ALU_OUT\[2\] a permanently enabled " "Pin ALU_OUT\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ALU_OUT[2] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 133 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ALU_OUT\[3\] a permanently enabled " "Pin ALU_OUT\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ALU_OUT[3] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 132 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ALU_OUT\[4\] a permanently enabled " "Pin ALU_OUT\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ALU_OUT[4] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 131 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ALU_OUT\[5\] a permanently enabled " "Pin ALU_OUT\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ALU_OUT[5] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 130 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ALU_OUT\[6\] a permanently enabled " "Pin ALU_OUT\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ALU_OUT[6] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 129 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ALU_OUT\[7\] a permanently enabled " "Pin ALU_OUT\[7\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ALU_OUT[7] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 128 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "COUNT a permanently enabled " "Pin COUNT has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { COUNT } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 226 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ZERO a permanently enabled " "Pin ZERO has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ZERO } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 221 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SIGN a permanently enabled " "Pin SIGN has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SIGN } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 222 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CARRY a permanently enabled " "Pin CARRY has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CARRY } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 223 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CARRY_OUT_SHIFTER a permanently enabled " "Pin CARRY_OUT_SHIFTER has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CARRY_OUT_SHIFTER } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 225 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OVERFLOW a permanently enabled " "Pin OVERFLOW has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OVERFLOW } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 224 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A_BUS_VALUE\[0\] a permanently enabled " "Pin A_BUS_VALUE\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { A_BUS_VALUE[0] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 119 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A_BUS_VALUE\[1\] a permanently enabled " "Pin A_BUS_VALUE\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { A_BUS_VALUE[1] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 118 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A_BUS_VALUE\[2\] a permanently enabled " "Pin A_BUS_VALUE\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { A_BUS_VALUE[2] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 117 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A_BUS_VALUE\[3\] a permanently enabled " "Pin A_BUS_VALUE\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { A_BUS_VALUE[3] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 116 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A_BUS_VALUE\[4\] a permanently enabled " "Pin A_BUS_VALUE\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { A_BUS_VALUE[4] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 115 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A_BUS_VALUE\[5\] a permanently enabled " "Pin A_BUS_VALUE\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { A_BUS_VALUE[5] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 114 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A_BUS_VALUE\[6\] a permanently enabled " "Pin A_BUS_VALUE\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { A_BUS_VALUE[6] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 113 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "A_BUS_VALUE\[7\] a permanently enabled " "Pin A_BUS_VALUE\[7\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { A_BUS_VALUE[7] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 112 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B_BUS_VALUE\[0\] a permanently enabled " "Pin B_BUS_VALUE\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { B_BUS_VALUE[0] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 127 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B_BUS_VALUE\[1\] a permanently enabled " "Pin B_BUS_VALUE\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { B_BUS_VALUE[1] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 126 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B_BUS_VALUE\[2\] a permanently enabled " "Pin B_BUS_VALUE\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { B_BUS_VALUE[2] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 125 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B_BUS_VALUE\[3\] a permanently enabled " "Pin B_BUS_VALUE\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { B_BUS_VALUE[3] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 124 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B_BUS_VALUE\[4\] a permanently enabled " "Pin B_BUS_VALUE\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { B_BUS_VALUE[4] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 123 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B_BUS_VALUE\[5\] a permanently enabled " "Pin B_BUS_VALUE\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { B_BUS_VALUE[5] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 122 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B_BUS_VALUE\[6\] a permanently enabled " "Pin B_BUS_VALUE\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { B_BUS_VALUE[6] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 121 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "B_BUS_VALUE\[7\] a permanently enabled " "Pin B_BUS_VALUE\[7\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { B_BUS_VALUE[7] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 120 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ASEL_R_VALUE\[0\] a permanently enabled " "Pin ASEL_R_VALUE\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ASEL_R_VALUE[0] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 149 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ASEL_R_VALUE\[1\] a permanently enabled " "Pin ASEL_R_VALUE\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ASEL_R_VALUE[1] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 150 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ASEL_R_VALUE\[2\] a permanently enabled " "Pin ASEL_R_VALUE\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ASEL_R_VALUE[2] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 162 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ASEL_R_VALUE\[3\] a permanently enabled " "Pin ASEL_R_VALUE\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ASEL_R_VALUE[3] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 161 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ASEL_R_VALUE\[4\] a permanently enabled " "Pin ASEL_R_VALUE\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ASEL_R_VALUE[4] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 160 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ASEL_R_VALUE\[5\] a permanently enabled " "Pin ASEL_R_VALUE\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ASEL_R_VALUE[5] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 159 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ASEL_R_VALUE\[6\] a permanently enabled " "Pin ASEL_R_VALUE\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ASEL_R_VALUE[6] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 158 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BSEL_R_VALUE\[0\] a permanently enabled " "Pin BSEL_R_VALUE\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { BSEL_R_VALUE[0] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BSEL_R_VALUE\[1\] a permanently enabled " "Pin BSEL_R_VALUE\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { BSEL_R_VALUE[1] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 143 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BSEL_R_VALUE\[2\] a permanently enabled " "Pin BSEL_R_VALUE\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { BSEL_R_VALUE[2] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 144 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BSEL_R_VALUE\[3\] a permanently enabled " "Pin BSEL_R_VALUE\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { BSEL_R_VALUE[3] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 145 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BSEL_R_VALUE\[4\] a permanently enabled " "Pin BSEL_R_VALUE\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { BSEL_R_VALUE[4] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 146 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BSEL_R_VALUE\[5\] a permanently enabled " "Pin BSEL_R_VALUE\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { BSEL_R_VALUE[5] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 147 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BSEL_R_VALUE\[6\] a permanently enabled " "Pin BSEL_R_VALUE\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { BSEL_R_VALUE[6] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 148 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DSEL_R_VALUE\[0\] a permanently enabled " "Pin DSEL_R_VALUE\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DSEL_R_VALUE[0] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 48 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DSEL_R_VALUE\[1\] a permanently enabled " "Pin DSEL_R_VALUE\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DSEL_R_VALUE[1] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 136 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DSEL_R_VALUE\[2\] a permanently enabled " "Pin DSEL_R_VALUE\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DSEL_R_VALUE[2] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 137 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DSEL_R_VALUE\[3\] a permanently enabled " "Pin DSEL_R_VALUE\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DSEL_R_VALUE[3] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 138 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DSEL_R_VALUE\[4\] a permanently enabled " "Pin DSEL_R_VALUE\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DSEL_R_VALUE[4] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 139 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DSEL_R_VALUE\[5\] a permanently enabled " "Pin DSEL_R_VALUE\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DSEL_R_VALUE[5] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 140 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DSEL_R_VALUE\[6\] a permanently enabled " "Pin DSEL_R_VALUE\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DSEL_R_VALUE[6] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 141 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_ASEL_VALUE\[0\] a permanently enabled " "Pin SEG_ASEL_VALUE\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_ASEL_VALUE[0] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 41 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_ASEL_VALUE\[1\] a permanently enabled " "Pin SEG_ASEL_VALUE\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_ASEL_VALUE[1] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 42 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_ASEL_VALUE\[2\] a permanently enabled " "Pin SEG_ASEL_VALUE\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_ASEL_VALUE[2] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 43 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_ASEL_VALUE\[3\] a permanently enabled " "Pin SEG_ASEL_VALUE\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_ASEL_VALUE[3] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 44 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_ASEL_VALUE\[4\] a permanently enabled " "Pin SEG_ASEL_VALUE\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_ASEL_VALUE[4] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 45 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_ASEL_VALUE\[5\] a permanently enabled " "Pin SEG_ASEL_VALUE\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_ASEL_VALUE[5] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 46 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_ASEL_VALUE\[6\] a permanently enabled " "Pin SEG_ASEL_VALUE\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_ASEL_VALUE[6] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 47 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_BSEL_VALUE\[0\] a permanently enabled " "Pin SEG_BSEL_VALUE\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_BSEL_VALUE[0] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 167 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_BSEL_VALUE\[1\] a permanently enabled " "Pin SEG_BSEL_VALUE\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_BSEL_VALUE[1] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 166 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_BSEL_VALUE\[2\] a permanently enabled " "Pin SEG_BSEL_VALUE\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_BSEL_VALUE[2] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 165 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_BSEL_VALUE\[3\] a permanently enabled " "Pin SEG_BSEL_VALUE\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_BSEL_VALUE[3] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 164 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_BSEL_VALUE\[4\] a permanently enabled " "Pin SEG_BSEL_VALUE\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_BSEL_VALUE[4] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 163 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_BSEL_VALUE\[5\] a permanently enabled " "Pin SEG_BSEL_VALUE\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_BSEL_VALUE[5] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 39 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_BSEL_VALUE\[6\] a permanently enabled " "Pin SEG_BSEL_VALUE\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_BSEL_VALUE[6] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 40 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_DSEL_VALUE\[0\] a permanently enabled " "Pin SEG_DSEL_VALUE\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_DSEL_VALUE[0] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 157 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_DSEL_VALUE\[1\] a permanently enabled " "Pin SEG_DSEL_VALUE\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_DSEL_VALUE[1] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 156 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_DSEL_VALUE\[2\] a permanently enabled " "Pin SEG_DSEL_VALUE\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_DSEL_VALUE[2] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 155 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_DSEL_VALUE\[3\] a permanently enabled " "Pin SEG_DSEL_VALUE\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_DSEL_VALUE[3] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 154 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_DSEL_VALUE\[4\] a permanently enabled " "Pin SEG_DSEL_VALUE\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_DSEL_VALUE[4] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 153 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_DSEL_VALUE\[5\] a permanently enabled " "Pin SEG_DSEL_VALUE\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_DSEL_VALUE[5] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 152 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SEG_DSEL_VALUE\[6\] a permanently enabled " "Pin SEG_DSEL_VALUE\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SEG_DSEL_VALUE[6] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 151 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ASEL\[0\] a permanently enabled " "Pin ASEL\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ASEL[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ASEL\[0\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 83 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ASEL\[1\] a permanently enabled " "Pin ASEL\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ASEL[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ASEL\[1\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 82 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ASEL\[2\] a permanently enabled " "Pin ASEL\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ASEL[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ASEL\[2\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 81 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BSEL\[0\] a permanently enabled " "Pin BSEL\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { BSEL[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BSEL\[0\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 86 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BSEL\[1\] a permanently enabled " "Pin BSEL\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { BSEL[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BSEL\[1\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 85 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BSEL\[2\] a permanently enabled " "Pin BSEL\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { BSEL[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BSEL\[2\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 84 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DSEL\[0\] a permanently enabled " "Pin DSEL\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DSEL[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DSEL\[0\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 89 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DSEL\[1\] a permanently enabled " "Pin DSEL\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DSEL[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DSEL\[1\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 88 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DSEL\[2\] a permanently enabled " "Pin DSEL\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DSEL[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DSEL\[2\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 87 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SSEL\[0\] a permanently enabled " "Pin SSEL\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SSEL[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSEL\[0\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 93 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SSEL\[1\] a permanently enabled " "Pin SSEL\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SSEL[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSEL\[1\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 92 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SSEL\[2\] a permanently enabled " "Pin SSEL\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SSEL[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSEL\[2\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 91 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SSEL\[3\] a permanently enabled " "Pin SSEL\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SSEL[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSEL\[3\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 90 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSEL\[0\] a permanently enabled " "Pin HSEL\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSEL[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSEL\[0\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 96 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSEL\[1\] a permanently enabled " "Pin HSEL\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSEL[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSEL\[1\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 95 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSEL\[2\] a permanently enabled " "Pin HSEL\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { HSEL[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSEL\[2\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 94 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MUX1 a permanently enabled " "Pin MUX1 has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { MUX1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MUX1" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 220 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MUX2\[0\] a permanently enabled " "Pin MUX2\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { MUX2[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MUX2\[0\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 99 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MUX2\[1\] a permanently enabled " "Pin MUX2\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { MUX2[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MUX2\[1\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 98 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MUX2\[2\] a permanently enabled " "Pin MUX2\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { MUX2[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MUX2\[2\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 97 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADRS\[0\] a permanently enabled " "Pin ADRS\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ADRS[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADRS\[0\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 107 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADRS\[1\] a permanently enabled " "Pin ADRS\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ADRS[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADRS\[1\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 106 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADRS\[2\] a permanently enabled " "Pin ADRS\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ADRS[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADRS\[2\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 105 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADRS\[3\] a permanently enabled " "Pin ADRS\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ADRS[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADRS\[3\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 104 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADRS\[4\] a permanently enabled " "Pin ADRS\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ADRS[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADRS\[4\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 103 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADRS\[5\] a permanently enabled " "Pin ADRS\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ADRS[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADRS\[5\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 102 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADRS\[6\] a permanently enabled " "Pin ADRS\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ADRS[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADRS\[6\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 101 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADRS\[7\] a permanently enabled " "Pin ADRS\[7\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ADRS[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADRS\[7\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 100 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MISC\[0\] a permanently enabled " "Pin MISC\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { MISC[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISC\[0\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 111 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MISC\[1\] a permanently enabled " "Pin MISC\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { MISC[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISC\[1\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 110 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MISC\[2\] a permanently enabled " "Pin MISC\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { MISC[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISC\[2\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 109 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MISC\[3\] a permanently enabled " "Pin MISC\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { MISC[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISC\[3\]" } } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 108 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAR\[0\] a permanently enabled " "Pin CAR\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CAR[0] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 168 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAR\[1\] a permanently enabled " "Pin CAR\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CAR[1] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 169 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAR\[2\] a permanently enabled " "Pin CAR\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CAR[2] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 170 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAR\[3\] a permanently enabled " "Pin CAR\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CAR[3] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 171 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAR\[4\] a permanently enabled " "Pin CAR\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CAR[4] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 172 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAR\[5\] a permanently enabled " "Pin CAR\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CAR[5] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 173 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAR\[6\] a permanently enabled " "Pin CAR\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CAR[6] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 174 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAR\[7\] a permanently enabled " "Pin CAR\[7\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CAR[7] } } } { "CPU.vhd" "" { Text "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/CPU.vhd" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/" { { 0 { 0 ""} 0 175 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491240547570 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1491240547570 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/SagAr/Desktop/lab6_cpu_sagar/lab6_cpu_sagar/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1491240547715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1919 " "Peak virtual memory: 1919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491240548707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 13:29:08 2017 " "Processing ended: Mon Apr 03 13:29:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491240548707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:05 " "Elapsed time: 00:03:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491240548707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:15 " "Total CPU time (on all processors): 00:03:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491240548707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491240548707 ""}
