===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.3621 seconds

  ----Wall Time----  ----Name----
    4.3816 ( 12.0%)  FIR Parser
   16.5819 ( 45.6%)  'firrtl.circuit' Pipeline
    1.5070 (  4.1%)    'firrtl.module' Pipeline
    1.3516 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1553 (  0.4%)      LowerCHIRRTLPass
    0.1143 (  0.3%)    InferWidths
    0.7764 (  2.1%)    InferResets
    0.0233 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0234 (  0.1%)    PrefixModules
    0.7677 (  2.1%)    LowerFIRRTLTypes
    6.8506 ( 18.8%)    'firrtl.module' Pipeline
    0.8897 (  2.4%)      ExpandWhens
    0.0253 (  0.1%)      RemoveResets
    5.9356 ( 16.3%)      Canonicalizer
    0.4160 (  1.1%)    Inliner
    1.2579 (  3.5%)    IMConstProp
    0.0380 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.3770 ( 12.0%)    'firrtl.module' Pipeline
    4.3770 ( 12.0%)      Canonicalizer
    0.3656 (  1.0%)    CreateSiFiveMetadata
    0.1257 (  0.3%)    EmitOMIR
    0.0355 (  0.1%)      (A) circt::firrtl::InstanceGraph
    4.0432 ( 11.1%)  LowerFIRRTLToHW
    0.0360 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    7.5995 ( 20.9%)  'hw.module' Pipeline
    0.9484 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.0770 ( 14.0%)    Canonicalizer
    0.7021 (  1.9%)    HWCleanup
    0.0826 (  0.2%)    HWLegalizeModules
    0.7894 (  2.2%)    PrettifyVerilog
    3.7517 ( 10.3%)  ExportVerilog
    0.0026 (  0.0%)  Rest
   36.3621 (100.0%)  Total

{
  totalTime: 36.398,
  maxMemory: 665530368
}
