#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr 26 16:39:37 2022
# Process ID: 257161
# Current directory: /home/favary/Bureau/xilinx_tps/BE_Controleur_Ethernet_2022
# Command line: vivado
# Log file: /home/favary/Bureau/xilinx_tps/BE_Controleur_Ethernet_2022/vivado.log
# Journal file: /home/favary/Bureau/xilinx_tps/BE_Controleur_Ethernet_2022/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/favary/Bureau/xilinx_tps/BE_Controleur_Ethernet_2022/controller_fpga/controller_fpga.xpr
INFO: [Project 1-313] Project file moved from '/home/qdouarre/Documents/4A/BE_ethernet/BE_controleur_ethernet/controller_fpga' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 6289.000 ; gain = 63.812 ; free physical = 109766 ; free virtual = 137710
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/favary/Bureau/xilinx_tps/BE_Controleur_Ethernet_2022/controller_fpga/controller_fpga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_reception_ethernet' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/favary/Bureau/xilinx_tps/BE_Controleur_Ethernet_2022/controller_fpga/controller_fpga.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_reception_ethernet_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/favary/Bureau/xilinx_tps/BE_Controleur_Ethernet_2022/controller_fpga/controller_fpga.srcs/sources_1/new/ethernet_Controller_src.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ethernet_Controller_src
INFO: [VRFC 10-163] Analyzing VHDL file "/home/favary/Bureau/xilinx_tps/BE_Controleur_Ethernet_2022/controller_fpga/controller_fpga.srcs/sim_1/new/test_reception_ethernet.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_reception_ethernet
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/favary/Bureau/xilinx_tps/BE_Controleur_Ethernet_2022/controller_fpga/controller_fpga.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 483950450dec423abf9532362eec37fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_reception_ethernet_behav xil_defaultlib.test_reception_ethernet -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ethernet_Controller_src [ethernet_controller_src_default]
Compiling architecture behavioral of entity xil_defaultlib.test_reception_ethernet
Built simulation snapshot test_reception_ethernet_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/favary/Bureau/xilinx_tps/BE_Controleur_Ethernet_2022/controller_fpga/controller_fpga.sim/sim_1/behav/xsim/xsim.dir/test_reception_ethernet_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 26 16:41:06 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/favary/Bureau/xilinx_tps/BE_Controleur_Ethernet_2022/controller_fpga/controller_fpga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_reception_ethernet_behav -key {Behavioral:sim_1:Functional:test_reception_ethernet} -tclbatch {test_reception_ethernet.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_reception_ethernet.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 6402.656 ; gain = 64.652 ; free physical = 110133 ; free virtual = 138071
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_reception_ethernet_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 6402.656 ; gain = 80.625 ; free physical = 110133 ; free virtual = 138071
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 26 16:45:41 2022...
