// Seed: 807938863
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input logic id_5
);
  assign id_3 = 1;
  logic id_6 = 1'b0 - {1} === (1);
  logic id_7;
  assign id_0 = 1;
endmodule
