
*** Running vivado
    with args -log jtag_axi_system_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source jtag_axi_system_ila_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source jtag_axi_system_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 450.711 ; gain = 240.754
INFO: [Synth 8-638] synthesizing module 'jtag_axi_system_ila_0_0' [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/synth/jtag_axi_system_ila_0_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_3457' [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hdl/bd_3457.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_3457_g_inst_0' [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_1/synth/bd_3457_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_3457_g_inst_0_gigantic_mux' [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_1/bd_3457_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_g_inst_0_gigantic_mux' (1#1) [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_1/bd_3457_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_g_inst_0' (2#1) [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_1/synth/bd_3457_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_3457_ila_lib_0' [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_0/synth/bd_3457_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (10#1) [C:/Xilinx/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [C:/Xilinx/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [C:/Xilinx/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (23#1) [C:/Xilinx/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (25#1) [C:/Xilinx/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (30#1) [C:/Xilinx/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_ila_lib_0' (48#1) [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_0/synth/bd_3457_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_3457_slot_0_ar_0' [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_5/synth/bd_3457_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (49#1) [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_slot_0_ar_0' (50#1) [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_5/synth/bd_3457_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_3457_slot_0_aw_0' [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_2/synth/bd_3457_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_slot_0_aw_0' (51#1) [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_2/synth/bd_3457_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_3457_slot_0_b_0' [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_4/synth/bd_3457_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_slot_0_b_0' (52#1) [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_4/synth/bd_3457_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_3457_slot_0_r_0' [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_6/synth/bd_3457_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized0' [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized0' (52#1) [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_slot_0_r_0' (53#1) [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_6/synth/bd_3457_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_3457_slot_0_w_0' [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_3/synth/bd_3457_slot_0_w_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized1' [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized1' (53#1) [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_3457_slot_0_w_0' (54#1) [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/ip/ip_3/synth/bd_3457_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_3457' (55#1) [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/bd_0/hdl/bd_3457.v:13]
INFO: [Synth 8-256] done synthesizing module 'jtag_axi_system_ila_0_0' (56#1) [f:/GITHUB/vivado/jtag_axi/jtag_axi.srcs/sources_1/bd/jtag_axi/ip/jtag_axi_system_ila_0_0/synth/jtag_axi_system_ila_0_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:02:05 ; elapsed = 00:02:33 . Memory (MB): peak = 791.813 ; gain = 581.855
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:34 . Memory (MB): peak = 791.813 ; gain = 581.855
INFO: [Device 21-403] Loading part xc7z045ffv900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.361 . Memory (MB): peak = 926.410 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:43 ; elapsed = 00:03:18 . Memory (MB): peak = 926.410 ; gain = 716.453
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:43 ; elapsed = 00:03:18 . Memory (MB): peak = 926.410 ; gain = 716.453
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:46 ; elapsed = 00:03:21 . Memory (MB): peak = 926.410 ; gain = 716.453
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:57 ; elapsed = 00:03:36 . Memory (MB): peak = 926.410 ; gain = 716.453
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:21 ; elapsed = 00:04:07 . Memory (MB): peak = 926.410 ; gain = 716.453
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:43 ; elapsed = 00:04:33 . Memory (MB): peak = 926.410 ; gain = 716.453
Finished Timing Optimization : Time (s): cpu = 00:03:44 ; elapsed = 00:04:34 . Memory (MB): peak = 926.410 ; gain = 716.453
Finished Technology Mapping : Time (s): cpu = 00:03:48 ; elapsed = 00:04:39 . Memory (MB): peak = 926.410 ; gain = 716.453
Finished IO Insertion : Time (s): cpu = 00:03:49 ; elapsed = 00:04:40 . Memory (MB): peak = 926.410 ; gain = 716.453
Finished Renaming Generated Instances : Time (s): cpu = 00:03:49 ; elapsed = 00:04:40 . Memory (MB): peak = 926.410 ; gain = 716.453
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:50 ; elapsed = 00:04:41 . Memory (MB): peak = 926.410 ; gain = 716.453
Finished Renaming Generated Ports : Time (s): cpu = 00:03:50 ; elapsed = 00:04:41 . Memory (MB): peak = 926.410 ; gain = 716.453
Finished Handling Custom Attributes : Time (s): cpu = 00:03:51 ; elapsed = 00:04:42 . Memory (MB): peak = 926.410 ; gain = 716.453
Finished Renaming Generated Nets : Time (s): cpu = 00:03:51 ; elapsed = 00:04:42 . Memory (MB): peak = 926.410 ; gain = 716.453

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    86|
|2     |CFGLUT5  |   242|
|3     |LUT1     |    42|
|4     |LUT2     |    70|
|5     |LUT3     |   136|
|6     |LUT4     |   331|
|7     |LUT5     |   142|
|8     |LUT6     |   958|
|9     |MUXF7    |    65|
|10    |RAMB36E1 |     6|
|11    |SRL16E   |   207|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  2948|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:51 ; elapsed = 00:04:42 . Memory (MB): peak = 926.410 ; gain = 716.453
synth_design: Time (s): cpu = 00:03:41 ; elapsed = 00:04:20 . Memory (MB): peak = 926.410 ; gain = 568.066
