{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598469059182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598469059182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 26 20:10:59 2020 " "Processing started: Wed Aug 26 20:10:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598469059182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1598469059182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off USB-to-I2S-Converter -c USB-to-I2S-Converter --generate_symbol=\"F:/Documents/GitHub/FPG USB to I2S Converter/src/I2S_shift_register.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off USB-to-I2S-Converter -c USB-to-I2S-Converter --generate_symbol=\"F:/Documents/GitHub/FPG USB to I2S Converter/src/I2S_shift_register.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1598469059182 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"S_32BIT\";  expecting \";\" i2s_shift_register.v(16) " "Verilog HDL syntax error at i2s_shift_register.v(16) near text: \"S_32BIT\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "i2s_shift_register.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/i2s_shift_register.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1598469060025 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shift_register i2s_shift_register.v(1) " "Ignored design unit \"shift_register\" at i2s_shift_register.v(1) due to previous errors" {  } { { "i2s_shift_register.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/i2s_shift_register.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1598469060026 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 2 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598469060030 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 26 20:11:00 2020 " "Processing ended: Wed Aug 26 20:11:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598469060030 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598469060030 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598469060030 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1598469060030 ""}
