<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\kuroc\Downloads\cpu\impl\gwsynthesis\cpu.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\kuroc\Downloads\cpu\src\cpu.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu May 18 11:35:38 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>589</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>596</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clock_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock</td>
<td>100.000(MHz)</td>
<td>112.413(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.104</td>
<td>core0/reg_iaddr_5_s0/Q</td>
<td>core0/reg_inst_8_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.861</td>
</tr>
<tr>
<td>2</td>
<td>1.658</td>
<td>core0/reg_iaddr_5_s0/Q</td>
<td>core0/reg_inst_0_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.307</td>
</tr>
<tr>
<td>3</td>
<td>1.658</td>
<td>core0/reg_iaddr_5_s0/Q</td>
<td>core0/reg_inst_6_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.307</td>
</tr>
<tr>
<td>4</td>
<td>1.696</td>
<td>core0/reg_iaddr_5_s0/Q</td>
<td>core0/reg_inst_16_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.269</td>
</tr>
<tr>
<td>5</td>
<td>1.783</td>
<td>core0/reg_iaddr_5_s0/Q</td>
<td>core0/reg_inst_22_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.182</td>
</tr>
<tr>
<td>6</td>
<td>2.456</td>
<td>core0/reg_raddr_6_s1/Q</td>
<td>core0/reg_tx_data_0_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.509</td>
</tr>
<tr>
<td>7</td>
<td>2.547</td>
<td>core0/reg_raddr_6_s1/Q</td>
<td>core0/reg_tx_data_6_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.418</td>
</tr>
<tr>
<td>8</td>
<td>3.031</td>
<td>core0/reg_iaddr_6_s0/Q</td>
<td>core0/reg_inst_24_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.934</td>
</tr>
<tr>
<td>9</td>
<td>3.031</td>
<td>core0/reg_iaddr_6_s0/Q</td>
<td>core0/reg_inst_30_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.934</td>
</tr>
<tr>
<td>10</td>
<td>3.215</td>
<td>core0/reg_raddr_2_s1/Q</td>
<td>mem0/mem_mem_RAMREG_40_G[0]_s0/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.750</td>
</tr>
<tr>
<td>11</td>
<td>4.128</td>
<td>core0/reg_raddr_6_s1/Q</td>
<td>core0/reg_tx_data_5_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.837</td>
</tr>
<tr>
<td>12</td>
<td>4.178</td>
<td>core0/reg_raddr_2_s1/Q</td>
<td>mem0/mem_mem_RAMREG_524_G[0]_s0/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.787</td>
</tr>
<tr>
<td>13</td>
<td>4.327</td>
<td>core0/reg_raddr_2_s1/Q</td>
<td>mem0/mem_mem_RAMREG_41_G[0]_s0/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.638</td>
</tr>
<tr>
<td>14</td>
<td>4.390</td>
<td>core0/reg_raddr_11_s1/Q</td>
<td>mem0/mem_mem_RAMREG_584_G[0]_s0/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.575</td>
</tr>
<tr>
<td>15</td>
<td>4.427</td>
<td>core0/reg_raddr_1_s1/Q</td>
<td>mem0/mem_mem_RAMREG_591_G[0]_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.538</td>
</tr>
<tr>
<td>16</td>
<td>4.479</td>
<td>core0/reg_raddr_2_s1/Q</td>
<td>mem0/mem_mem_RAMREG_43_G[0]_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.486</td>
</tr>
<tr>
<td>17</td>
<td>4.500</td>
<td>uart0/clock_count_28_s0/Q</td>
<td>uart0/send_count_0_s2/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.465</td>
</tr>
<tr>
<td>18</td>
<td>4.500</td>
<td>uart0/clock_count_28_s0/Q</td>
<td>uart0/send_count_1_s2/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.465</td>
</tr>
<tr>
<td>19</td>
<td>4.500</td>
<td>uart0/clock_count_28_s0/Q</td>
<td>uart0/send_count_2_s2/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.465</td>
</tr>
<tr>
<td>20</td>
<td>4.500</td>
<td>uart0/clock_count_28_s0/Q</td>
<td>uart0/send_count_3_s2/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.465</td>
</tr>
<tr>
<td>21</td>
<td>4.551</td>
<td>core0/reg_raddr_1_s1/Q</td>
<td>mem0/mem_mem_RAMREG_586_G[0]_s0/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.414</td>
</tr>
<tr>
<td>22</td>
<td>4.583</td>
<td>core0/reg_raddr_11_s1/Q</td>
<td>mem0/mem_mem_RAMREG_548_G[0]_s0/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.382</td>
</tr>
<tr>
<td>23</td>
<td>4.591</td>
<td>core0/reg_raddr_2_s1/Q</td>
<td>mem0/mem_mem_RAMREG_41_G[0]_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.374</td>
</tr>
<tr>
<td>24</td>
<td>4.622</td>
<td>core0/reg_raddr_2_s1/Q</td>
<td>mem0/mem_mem_RAMREG_45_G[0]_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.343</td>
</tr>
<tr>
<td>25</td>
<td>4.634</td>
<td>core0/reg_raddr_11_s1/Q</td>
<td>mem0/mem_mem_RAMREG_36_G[0]_s0/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.331</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>uart0/led_flag_s1/Q</td>
<td>uart0/led_flag_s1/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>uart0/clock_count_2_s0/Q</td>
<td>uart0/clock_count_2_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>uart0/clock_count_6_s0/Q</td>
<td>uart0/clock_count_6_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>uart0/clock_count_8_s0/Q</td>
<td>uart0/clock_count_8_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>uart0/clock_count_12_s0/Q</td>
<td>uart0/clock_count_12_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>uart0/clock_count_14_s0/Q</td>
<td>uart0/clock_count_14_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>uart0/clock_count_18_s0/Q</td>
<td>uart0/clock_count_18_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>uart0/clock_count_20_s0/Q</td>
<td>uart0/clock_count_20_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>uart0/clock_count_24_s0/Q</td>
<td>uart0/clock_count_24_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>uart0/clock_count_26_s0/Q</td>
<td>uart0/clock_count_26_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>uart0/clock_count_30_s0/Q</td>
<td>uart0/clock_count_30_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>uart0/clock_count_0_s0/Q</td>
<td>uart0/clock_count_0_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.428</td>
<td>uart0/send_count_0_s2/Q</td>
<td>uart0/send_count_0_s2/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>14</td>
<td>0.428</td>
<td>uart0/send_count_1_s2/Q</td>
<td>uart0/send_count_1_s2/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>15</td>
<td>0.428</td>
<td>uart0/state_0_s1/Q</td>
<td>uart0/state_0_s1/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>16</td>
<td>0.488</td>
<td>core0/stage_0_s2/Q</td>
<td>core0/stage_0_s2/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.499</td>
</tr>
<tr>
<td>17</td>
<td>0.539</td>
<td>core0/opcode_0_s0/Q</td>
<td>core0/reg_wen_s1/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>18</td>
<td>0.539</td>
<td>core0/rs2_3_s0/Q</td>
<td>core0/reg_wdata_6_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>19</td>
<td>0.539</td>
<td>core0/s_imm_5_s0/Q</td>
<td>core0/alu_out_5_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>20</td>
<td>0.539</td>
<td>core0/s_imm_10_s0/Q</td>
<td>core0/alu_out_10_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>21</td>
<td>0.539</td>
<td>core0/pc_1_s0/Q</td>
<td>core0/reg_iaddr_1_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>22</td>
<td>0.539</td>
<td>uart0/local_in_1_s0/Q</td>
<td>uart0/data_1_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>23</td>
<td>0.539</td>
<td>core0/reg_tx_data_5_s0/Q</td>
<td>uart0/local_in_5_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>24</td>
<td>0.542</td>
<td>core0/pc_3_s0/Q</td>
<td>core0/reg_iaddr_3_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>25</td>
<td>0.542</td>
<td>core0/pc_6_s0/Q</td>
<td>core0/reg_iaddr_6_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>uart0/clock_count_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>uart0/clock_count_28_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>uart0/clock_count_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>uart0/clock_count_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>uart0/clock_count_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>mem0/mem_mem_RAMREG_6_G[0]_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>mem0/mem_mem_RAMREG_109_G[0]_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>core0/rs1_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>core0/rs1_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>mem0/mem_mem_RAMREG_108_G[0]_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_iaddr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/reg_inst_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>core0/reg_iaddr_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R14C39[2][B]</td>
<td style=" font-weight:bold;">core0/reg_iaddr_5_s0/Q</td>
</tr>
<tr>
<td>2.194</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>mem0/mem_RAMOUT_1023_G[0]_s27/I1</td>
</tr>
<tr>
<td>2.749</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_1023_G[0]_s27/F</td>
</tr>
<tr>
<td>3.150</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>mem0/mem_RAMOUT_511_G[9]_s8863/I1</td>
</tr>
<tr>
<td>3.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_511_G[9]_s8863/F</td>
</tr>
<tr>
<td>4.116</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][B]</td>
<td>mem0/mem_RAMOUT_511_G[9]_s8870/I1</td>
</tr>
<tr>
<td>4.569</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R12C35[0][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_511_G[9]_s8870/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.958</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][B]</td>
<td>mem0/mem_RAMOUT_511_G[9]_s8783/I3</td>
</tr>
<tr>
<td>6.082</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_511_G[9]_s8783/F</td>
</tr>
<tr>
<td>6.329</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[3][A]</td>
<td>mem0/mem_RAMOUT_511_G[9]_s8720/I1</td>
</tr>
<tr>
<td>6.846</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_511_G[9]_s8720/F</td>
</tr>
<tr>
<td>8.064</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s586/I1</td>
</tr>
<tr>
<td>8.435</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s586/F</td>
</tr>
<tr>
<td>8.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s573/I1</td>
</tr>
<tr>
<td>8.538</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s573/O</td>
</tr>
<tr>
<td>8.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s567/I0</td>
</tr>
<tr>
<td>8.641</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s567/O</td>
</tr>
<tr>
<td>8.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s564/I0</td>
</tr>
<tr>
<td>8.744</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s564/O</td>
</tr>
<tr>
<td>8.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s4/I1</td>
</tr>
<tr>
<td>8.847</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s4/O</td>
</tr>
<tr>
<td>9.787</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">core0/reg_inst_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>core0/reg_inst_8_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>core0/reg_inst_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.380, 38.146%; route: 5.249, 59.236%; tC2Q: 0.232, 2.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_iaddr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/reg_inst_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>core0/reg_iaddr_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R14C39[2][B]</td>
<td style=" font-weight:bold;">core0/reg_iaddr_5_s0/Q</td>
</tr>
<tr>
<td>2.194</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>mem0/mem_RAMOUT_1023_G[0]_s27/I1</td>
</tr>
<tr>
<td>2.749</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_1023_G[0]_s27/F</td>
</tr>
<tr>
<td>3.437</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>mem0/mem_RAMOUT_1023_G[0]_s22/I1</td>
</tr>
<tr>
<td>3.992</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_1023_G[0]_s22/F</td>
</tr>
<tr>
<td>4.972</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s218/I3</td>
</tr>
<tr>
<td>5.527</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s218/F</td>
</tr>
<tr>
<td>5.774</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s97/I1</td>
</tr>
<tr>
<td>6.329</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s97/F</td>
</tr>
<tr>
<td>6.941</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s37/I1</td>
</tr>
<tr>
<td>7.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s37/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s14/I3</td>
</tr>
<tr>
<td>8.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s14/F</td>
</tr>
<tr>
<td>8.662</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s6/I2</td>
</tr>
<tr>
<td>9.232</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s6/F</td>
</tr>
<tr>
<td>9.232</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td style=" font-weight:bold;">core0/reg_inst_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>core0/reg_inst_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C38[1][A]</td>
<td>core0/reg_inst_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.696, 44.495%; route: 4.379, 52.712%; tC2Q: 0.232, 2.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_iaddr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/reg_inst_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>core0/reg_iaddr_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R14C39[2][B]</td>
<td style=" font-weight:bold;">core0/reg_iaddr_5_s0/Q</td>
</tr>
<tr>
<td>2.194</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>mem0/mem_RAMOUT_1023_G[0]_s27/I1</td>
</tr>
<tr>
<td>2.749</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_1023_G[0]_s27/F</td>
</tr>
<tr>
<td>3.437</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>mem0/mem_RAMOUT_1023_G[0]_s22/I1</td>
</tr>
<tr>
<td>3.992</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_1023_G[0]_s22/F</td>
</tr>
<tr>
<td>4.972</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s218/I3</td>
</tr>
<tr>
<td>5.527</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s218/F</td>
</tr>
<tr>
<td>5.774</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s97/I1</td>
</tr>
<tr>
<td>6.329</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C41[0][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s97/F</td>
</tr>
<tr>
<td>6.941</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s37/I1</td>
</tr>
<tr>
<td>7.394</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s37/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s14/I3</td>
</tr>
<tr>
<td>8.243</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s14/F</td>
</tr>
<tr>
<td>8.662</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>mem0/mem_RAMOUT_6138_G[0]_s5/I2</td>
</tr>
<tr>
<td>9.232</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_6138_G[0]_s5/F</td>
</tr>
<tr>
<td>9.232</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td style=" font-weight:bold;">core0/reg_inst_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>core0/reg_inst_6_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C38[0][B]</td>
<td>core0/reg_inst_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.696, 44.495%; route: 4.379, 52.712%; tC2Q: 0.232, 2.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_iaddr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/reg_inst_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>core0/reg_iaddr_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R14C39[2][B]</td>
<td style=" font-weight:bold;">core0/reg_iaddr_5_s0/Q</td>
</tr>
<tr>
<td>2.194</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>mem0/mem_RAMOUT_1023_G[0]_s27/I1</td>
</tr>
<tr>
<td>2.749</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_1023_G[0]_s27/F</td>
</tr>
<tr>
<td>3.437</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>mem0/mem_RAMOUT_1023_G[0]_s22/I1</td>
</tr>
<tr>
<td>3.992</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_1023_G[0]_s22/F</td>
</tr>
<tr>
<td>5.000</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s244/I1</td>
</tr>
<tr>
<td>5.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s244/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s110/I3</td>
</tr>
<tr>
<td>6.781</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s110/F</td>
</tr>
<tr>
<td>6.953</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s44/I2</td>
</tr>
<tr>
<td>7.502</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s44/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s18/I1</td>
</tr>
<tr>
<td>7.957</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C42[2][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s18/F</td>
</tr>
<tr>
<td>8.645</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s7/I2</td>
</tr>
<tr>
<td>9.194</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s7/F</td>
</tr>
<tr>
<td>9.194</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td style=" font-weight:bold;">core0/reg_inst_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>core0/reg_inst_16_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>core0/reg_inst_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.786, 45.788%; route: 4.251, 51.407%; tC2Q: 0.232, 2.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_iaddr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/reg_inst_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>core0/reg_iaddr_5_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R14C39[2][B]</td>
<td style=" font-weight:bold;">core0/reg_iaddr_5_s0/Q</td>
</tr>
<tr>
<td>2.194</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>mem0/mem_RAMOUT_1023_G[0]_s27/I1</td>
</tr>
<tr>
<td>2.749</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_1023_G[0]_s27/F</td>
</tr>
<tr>
<td>3.437</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C44[3][B]</td>
<td>mem0/mem_RAMOUT_1023_G[0]_s22/I1</td>
</tr>
<tr>
<td>3.992</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R11C44[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_1023_G[0]_s22/F</td>
</tr>
<tr>
<td>5.000</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s244/I1</td>
</tr>
<tr>
<td>5.555</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s244/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s110/I3</td>
</tr>
<tr>
<td>6.781</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s110/F</td>
</tr>
<tr>
<td>6.953</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s44/I2</td>
</tr>
<tr>
<td>7.502</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s44/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[2][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s18/I1</td>
</tr>
<tr>
<td>7.957</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C42[2][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s18/F</td>
</tr>
<tr>
<td>8.645</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>mem0/mem_RAMOUT_6138_G[0]_s6/I2</td>
</tr>
<tr>
<td>9.107</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_6138_G[0]_s6/F</td>
</tr>
<tr>
<td>9.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" font-weight:bold;">core0/reg_inst_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>core0/reg_inst_22_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>core0/reg_inst_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.699, 45.211%; route: 4.251, 51.953%; tC2Q: 0.232, 2.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_raddr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/reg_tx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>core0/reg_raddr_6_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>72</td>
<td>R13C41[0][A]</td>
<td style=" font-weight:bold;">core0/reg_raddr_6_s1/Q</td>
</tr>
<tr>
<td>4.497</td>
<td>3.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>mem0/mem_RAMOUT_511_G[9]_s8932/S0</td>
</tr>
<tr>
<td>4.748</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_511_G[9]_s8932/O</td>
</tr>
<tr>
<td>4.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[0][B]</td>
<td>mem0/mem_RAMOUT_511_G[9]_s8909/I0</td>
</tr>
<tr>
<td>4.851</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C46[0][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_511_G[9]_s8909/O</td>
</tr>
<tr>
<td>4.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td>mem0/mem_RAMOUT_511_G[9]_s8897/I1</td>
</tr>
<tr>
<td>4.954</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_511_G[9]_s8897/O</td>
</tr>
<tr>
<td>4.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[3][B]</td>
<td>mem0/mem_RAMOUT_511_G[9]_s8660/I1</td>
</tr>
<tr>
<td>5.057</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C46[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_511_G[9]_s8660/O</td>
</tr>
<tr>
<td>5.459</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[3][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s61/I1</td>
</tr>
<tr>
<td>6.014</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C45[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s61/F</td>
</tr>
<tr>
<td>6.427</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[3][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s24/I3</td>
</tr>
<tr>
<td>6.798</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C45[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s24/F</td>
</tr>
<tr>
<td>6.803</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s11/I0</td>
</tr>
<tr>
<td>7.256</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C45[1][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s11/F</td>
</tr>
<tr>
<td>7.973</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[0][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s5/I3</td>
</tr>
<tr>
<td>8.435</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C37[0][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s5/F</td>
</tr>
<tr>
<td>8.435</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][B]</td>
<td style=" font-weight:bold;">core0/reg_tx_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[0][B]</td>
<td>core0/reg_tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C37[0][B]</td>
<td>core0/reg_tx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.401, 31.974%; route: 4.876, 64.936%; tC2Q: 0.232, 3.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_raddr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/reg_tx_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>core0/reg_raddr_6_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>72</td>
<td>R13C41[0][A]</td>
<td style=" font-weight:bold;">core0/reg_raddr_6_s1/Q</td>
</tr>
<tr>
<td>4.497</td>
<td>3.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>mem0/mem_RAMOUT_511_G[9]_s8932/S0</td>
</tr>
<tr>
<td>4.748</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_511_G[9]_s8932/O</td>
</tr>
<tr>
<td>4.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[0][B]</td>
<td>mem0/mem_RAMOUT_511_G[9]_s8909/I0</td>
</tr>
<tr>
<td>4.851</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C46[0][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_511_G[9]_s8909/O</td>
</tr>
<tr>
<td>4.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td>mem0/mem_RAMOUT_511_G[9]_s8897/I1</td>
</tr>
<tr>
<td>4.954</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_511_G[9]_s8897/O</td>
</tr>
<tr>
<td>4.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[3][B]</td>
<td>mem0/mem_RAMOUT_511_G[9]_s8660/I1</td>
</tr>
<tr>
<td>5.057</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C46[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_511_G[9]_s8660/O</td>
</tr>
<tr>
<td>5.459</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[3][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s61/I1</td>
</tr>
<tr>
<td>6.014</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C45[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s61/F</td>
</tr>
<tr>
<td>6.427</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[3][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s24/I3</td>
</tr>
<tr>
<td>6.798</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C45[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s24/F</td>
</tr>
<tr>
<td>6.803</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s11/I0</td>
</tr>
<tr>
<td>7.256</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C45[1][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s11/F</td>
</tr>
<tr>
<td>7.973</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>mem0/mem_RAMOUT_6138_G[0]_s4/I3</td>
</tr>
<tr>
<td>8.344</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_6138_G[0]_s4/F</td>
</tr>
<tr>
<td>8.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td style=" font-weight:bold;">core0/reg_tx_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>core0/reg_tx_data_6_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C37[1][A]</td>
<td>core0/reg_tx_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.310, 31.140%; route: 4.876, 65.733%; tC2Q: 0.232, 3.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_iaddr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/reg_inst_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>core0/reg_iaddr_6_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R13C39[2][A]</td>
<td style=" font-weight:bold;">core0/reg_iaddr_6_s0/Q</td>
</tr>
<tr>
<td>2.270</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s247/I2</td>
</tr>
<tr>
<td>2.787</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R13C42[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s247/F</td>
</tr>
<tr>
<td>3.589</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s268/I3</td>
</tr>
<tr>
<td>4.051</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s268/F</td>
</tr>
<tr>
<td>4.224</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[3][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s126/I2</td>
</tr>
<tr>
<td>4.595</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C37[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s126/F</td>
</tr>
<tr>
<td>5.255</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s53/I0</td>
</tr>
<tr>
<td>5.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s53/F</td>
</tr>
<tr>
<td>6.039</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s22/I0</td>
</tr>
<tr>
<td>6.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s22/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s8/I2</td>
</tr>
<tr>
<td>7.860</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s8/F</td>
</tr>
<tr>
<td>7.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" font-weight:bold;">core0/reg_inst_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>core0/reg_inst_24_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>core0/reg_inst_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.700, 38.939%; route: 4.002, 57.715%; tC2Q: 0.232, 3.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_iaddr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/reg_inst_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>core0/reg_iaddr_6_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>69</td>
<td>R13C39[2][A]</td>
<td style=" font-weight:bold;">core0/reg_iaddr_6_s0/Q</td>
</tr>
<tr>
<td>2.270</td>
<td>1.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s247/I2</td>
</tr>
<tr>
<td>2.787</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R13C42[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s247/F</td>
</tr>
<tr>
<td>3.589</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s268/I3</td>
</tr>
<tr>
<td>4.051</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s268/F</td>
</tr>
<tr>
<td>4.224</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[3][A]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s126/I2</td>
</tr>
<tr>
<td>4.595</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C37[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s126/F</td>
</tr>
<tr>
<td>5.255</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s53/I0</td>
</tr>
<tr>
<td>5.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s53/F</td>
</tr>
<tr>
<td>6.039</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s22/I0</td>
</tr>
<tr>
<td>6.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C38[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s22/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td>mem0/mem_RAMOUT_6138_G[0]_s7/I2</td>
</tr>
<tr>
<td>7.860</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_6138_G[0]_s7/F</td>
</tr>
<tr>
<td>7.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td style=" font-weight:bold;">core0/reg_inst_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][B]</td>
<td>core0/reg_inst_30_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[0][B]</td>
<td>core0/reg_inst_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.700, 38.939%; route: 4.002, 57.715%; tC2Q: 0.232, 3.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_raddr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/mem_mem_RAMREG_40_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>core0/reg_raddr_2_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C42[0][A]</td>
<td style=" font-weight:bold;">core0/reg_raddr_2_s1/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>mem0/mem_s92619/I1</td>
</tr>
<tr>
<td>3.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">mem0/mem_s92619/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td>mem0/mem_s92609/I3</td>
</tr>
<tr>
<td>4.785</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92609/F</td>
</tr>
<tr>
<td>5.956</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>mem0/mem_s92325/I3</td>
</tr>
<tr>
<td>6.409</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C35[2][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92325/F</td>
</tr>
<tr>
<td>7.070</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td>mem0/mem_s92710/I0</td>
</tr>
<tr>
<td>7.532</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C34[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_s92710/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td style=" font-weight:bold;">mem0/mem_mem_RAMREG_40_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>mem0/mem_mem_RAMREG_40_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>mem0/mem_mem_RAMREG_40_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.949, 28.874%; route: 4.569, 67.689%; tC2Q: 0.232, 3.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_raddr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/reg_tx_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>core0/reg_raddr_6_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>72</td>
<td>R13C41[0][A]</td>
<td style=" font-weight:bold;">core0/reg_raddr_6_s1/Q</td>
</tr>
<tr>
<td>2.818</td>
<td>1.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[3][B]</td>
<td>mem0/mem_s92659/I3</td>
</tr>
<tr>
<td>3.335</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R20C38[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92659/F</td>
</tr>
<tr>
<td>4.216</td>
<td>0.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s10/I1</td>
</tr>
<tr>
<td>4.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s10/F</td>
</tr>
<tr>
<td>5.451</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>mem0/mem_RAMOUT_5115_G[0]_s8/I3</td>
</tr>
<tr>
<td>6.021</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_5115_G[0]_s8/F</td>
</tr>
<tr>
<td>6.193</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>mem0/mem_RAMOUT_5115_G[0]_s4/I0</td>
</tr>
<tr>
<td>6.763</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_5115_G[0]_s4/F</td>
</tr>
<tr>
<td>6.763</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" font-weight:bold;">core0/reg_tx_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>core0/reg_tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>core0/reg_tx_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 34.743%; route: 3.577, 61.283%; tC2Q: 0.232, 3.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_raddr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/mem_mem_RAMREG_524_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>core0/reg_raddr_2_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C42[0][A]</td>
<td style=" font-weight:bold;">core0/reg_raddr_2_s1/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>mem0/mem_s92619/I1</td>
</tr>
<tr>
<td>3.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">mem0/mem_s92619/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>mem0/mem_s92622/I3</td>
</tr>
<tr>
<td>4.785</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_s92622/F</td>
</tr>
<tr>
<td>6.020</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C47[2][B]</td>
<td>mem0/mem_s92385/I1</td>
</tr>
<tr>
<td>6.569</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C47[2][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92385/F</td>
</tr>
<tr>
<td>6.713</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td style=" font-weight:bold;">mem0/mem_mem_RAMREG_524_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>mem0/mem_mem_RAMREG_524_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C47[2][A]</td>
<td>mem0/mem_mem_RAMREG_524_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.583, 27.355%; route: 3.972, 68.636%; tC2Q: 0.232, 4.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_raddr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/mem_mem_RAMREG_41_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>core0/reg_raddr_2_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C42[0][A]</td>
<td style=" font-weight:bold;">core0/reg_raddr_2_s1/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>mem0/mem_s92619/I1</td>
</tr>
<tr>
<td>3.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">mem0/mem_s92619/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td>mem0/mem_s92609/I3</td>
</tr>
<tr>
<td>4.785</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92609/F</td>
</tr>
<tr>
<td>5.956</td>
<td>1.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>mem0/mem_s92325/I3</td>
</tr>
<tr>
<td>6.418</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C35[2][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92325/F</td>
</tr>
<tr>
<td>6.564</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">mem0/mem_mem_RAMREG_41_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>mem0/mem_mem_RAMREG_41_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>mem0/mem_mem_RAMREG_41_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.496, 26.534%; route: 3.910, 69.351%; tC2Q: 0.232, 4.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_raddr_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/mem_mem_RAMREG_584_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>core0/reg_raddr_11_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C40[2][A]</td>
<td style=" font-weight:bold;">core0/reg_raddr_11_s1/Q</td>
</tr>
<tr>
<td>2.095</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>mem0/mem_s92598/I1</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92598/F</td>
</tr>
<tr>
<td>4.004</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C48[3][B]</td>
<td>mem0/mem_s92601/I3</td>
</tr>
<tr>
<td>4.375</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C48[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92601/F</td>
</tr>
<tr>
<td>5.081</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>mem0/mem_s92656/I0</td>
</tr>
<tr>
<td>5.543</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_s92656/F</td>
</tr>
<tr>
<td>6.501</td>
<td>0.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td style=" font-weight:bold;">mem0/mem_mem_RAMREG_584_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mem0/mem_mem_RAMREG_584_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C39[1][A]</td>
<td>mem0/mem_mem_RAMREG_584_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 23.065%; route: 4.057, 72.774%; tC2Q: 0.232, 4.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_raddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/mem_mem_RAMREG_591_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>core0/reg_raddr_1_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R13C40[0][B]</td>
<td style=" font-weight:bold;">core0/reg_raddr_1_s1/Q</td>
</tr>
<tr>
<td>3.058</td>
<td>1.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>3.575</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s9/F</td>
</tr>
<tr>
<td>4.599</td>
<td>1.023</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>mem0/mem_s92633/I1</td>
</tr>
<tr>
<td>5.116</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_s92633/F</td>
</tr>
<tr>
<td>5.894</td>
<td>0.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][B]</td>
<td>mem0/mem_s92470/I1</td>
</tr>
<tr>
<td>6.464</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C45[2][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92470/F</td>
</tr>
<tr>
<td>6.464</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][B]</td>
<td style=" font-weight:bold;">mem0/mem_mem_RAMREG_591_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][B]</td>
<td>mem0/mem_mem_RAMREG_591_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[2][B]</td>
<td>mem0/mem_mem_RAMREG_591_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 28.962%; route: 3.702, 66.848%; tC2Q: 0.232, 4.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_raddr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/mem_mem_RAMREG_43_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>core0/reg_raddr_2_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C42[0][A]</td>
<td style=" font-weight:bold;">core0/reg_raddr_2_s1/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>mem0/mem_s92619/I1</td>
</tr>
<tr>
<td>3.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">mem0/mem_s92619/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td>mem0/mem_s92609/I3</td>
</tr>
<tr>
<td>4.785</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92609/F</td>
</tr>
<tr>
<td>5.863</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>mem0/mem_s92564/I0</td>
</tr>
<tr>
<td>6.412</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92564/F</td>
</tr>
<tr>
<td>6.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td style=" font-weight:bold;">mem0/mem_mem_RAMREG_43_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>mem0/mem_mem_RAMREG_43_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C42[1][B]</td>
<td>mem0/mem_mem_RAMREG_43_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.583, 28.855%; route: 3.671, 66.916%; tC2Q: 0.232, 4.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/clock_count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/send_count_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>uart0/clock_count_28_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C36[2][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_28_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>uart0/n12_s5/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">uart0/n12_s5/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td>uart0/n12_s3/I1</td>
</tr>
<tr>
<td>2.616</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td style=" background: #97FFFF;">uart0/n12_s3/F</td>
</tr>
<tr>
<td>3.272</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][B]</td>
<td>uart0/n12_s2/I2</td>
</tr>
<tr>
<td>3.725</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C32[3][B]</td>
<td style=" background: #97FFFF;">uart0/n12_s2/F</td>
</tr>
<tr>
<td>4.147</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>uart0/n191_s12/I3</td>
</tr>
<tr>
<td>4.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C33[0][B]</td>
<td style=" background: #97FFFF;">uart0/n191_s12/F</td>
</tr>
<tr>
<td>5.308</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>uart0/n298_s1/I1</td>
</tr>
<tr>
<td>5.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C38[2][B]</td>
<td style=" background: #97FFFF;">uart0/n298_s1/F</td>
</tr>
<tr>
<td>5.692</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[3][A]</td>
<td>uart0/send_count_3_s4/I3</td>
</tr>
<tr>
<td>6.241</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C38[3][A]</td>
<td style=" background: #97FFFF;">uart0/send_count_3_s4/F</td>
</tr>
<tr>
<td>6.391</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td style=" font-weight:bold;">uart0/send_count_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>uart0/send_count_0_s2/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>uart0/send_count_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.951, 53.997%; route: 2.282, 41.758%; tC2Q: 0.232, 4.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/clock_count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/send_count_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>uart0/clock_count_28_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C36[2][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_28_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>uart0/n12_s5/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">uart0/n12_s5/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td>uart0/n12_s3/I1</td>
</tr>
<tr>
<td>2.616</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td style=" background: #97FFFF;">uart0/n12_s3/F</td>
</tr>
<tr>
<td>3.272</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][B]</td>
<td>uart0/n12_s2/I2</td>
</tr>
<tr>
<td>3.725</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C32[3][B]</td>
<td style=" background: #97FFFF;">uart0/n12_s2/F</td>
</tr>
<tr>
<td>4.147</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>uart0/n191_s12/I3</td>
</tr>
<tr>
<td>4.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C33[0][B]</td>
<td style=" background: #97FFFF;">uart0/n191_s12/F</td>
</tr>
<tr>
<td>5.308</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>uart0/n298_s1/I1</td>
</tr>
<tr>
<td>5.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C38[2][B]</td>
<td style=" background: #97FFFF;">uart0/n298_s1/F</td>
</tr>
<tr>
<td>5.692</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[3][A]</td>
<td>uart0/send_count_3_s4/I3</td>
</tr>
<tr>
<td>6.241</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C38[3][A]</td>
<td style=" background: #97FFFF;">uart0/send_count_3_s4/F</td>
</tr>
<tr>
<td>6.391</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td style=" font-weight:bold;">uart0/send_count_1_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>uart0/send_count_1_s2/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>uart0/send_count_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.951, 53.997%; route: 2.282, 41.758%; tC2Q: 0.232, 4.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/clock_count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/send_count_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>uart0/clock_count_28_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C36[2][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_28_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>uart0/n12_s5/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">uart0/n12_s5/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td>uart0/n12_s3/I1</td>
</tr>
<tr>
<td>2.616</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td style=" background: #97FFFF;">uart0/n12_s3/F</td>
</tr>
<tr>
<td>3.272</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][B]</td>
<td>uart0/n12_s2/I2</td>
</tr>
<tr>
<td>3.725</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C32[3][B]</td>
<td style=" background: #97FFFF;">uart0/n12_s2/F</td>
</tr>
<tr>
<td>4.147</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>uart0/n191_s12/I3</td>
</tr>
<tr>
<td>4.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C33[0][B]</td>
<td style=" background: #97FFFF;">uart0/n191_s12/F</td>
</tr>
<tr>
<td>5.308</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>uart0/n298_s1/I1</td>
</tr>
<tr>
<td>5.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C38[2][B]</td>
<td style=" background: #97FFFF;">uart0/n298_s1/F</td>
</tr>
<tr>
<td>5.692</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[3][A]</td>
<td>uart0/send_count_3_s4/I3</td>
</tr>
<tr>
<td>6.241</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C38[3][A]</td>
<td style=" background: #97FFFF;">uart0/send_count_3_s4/F</td>
</tr>
<tr>
<td>6.391</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td style=" font-weight:bold;">uart0/send_count_2_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>uart0/send_count_2_s2/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>uart0/send_count_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.951, 53.997%; route: 2.282, 41.758%; tC2Q: 0.232, 4.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/clock_count_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/send_count_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>uart0/clock_count_28_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C36[2][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_28_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>uart0/n12_s5/I1</td>
</tr>
<tr>
<td>1.889</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">uart0/n12_s5/F</td>
</tr>
<tr>
<td>2.061</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td>uart0/n12_s3/I1</td>
</tr>
<tr>
<td>2.616</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td style=" background: #97FFFF;">uart0/n12_s3/F</td>
</tr>
<tr>
<td>3.272</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][B]</td>
<td>uart0/n12_s2/I2</td>
</tr>
<tr>
<td>3.725</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C32[3][B]</td>
<td style=" background: #97FFFF;">uart0/n12_s2/F</td>
</tr>
<tr>
<td>4.147</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>uart0/n191_s12/I3</td>
</tr>
<tr>
<td>4.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C33[0][B]</td>
<td style=" background: #97FFFF;">uart0/n191_s12/F</td>
</tr>
<tr>
<td>5.308</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>uart0/n298_s1/I1</td>
</tr>
<tr>
<td>5.679</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C38[2][B]</td>
<td style=" background: #97FFFF;">uart0/n298_s1/F</td>
</tr>
<tr>
<td>5.692</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[3][A]</td>
<td>uart0/send_count_3_s4/I3</td>
</tr>
<tr>
<td>6.241</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C38[3][A]</td>
<td style=" background: #97FFFF;">uart0/send_count_3_s4/F</td>
</tr>
<tr>
<td>6.391</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td style=" font-weight:bold;">uart0/send_count_3_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td>uart0/send_count_3_s2/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C38[1][B]</td>
<td>uart0/send_count_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.951, 53.997%; route: 2.282, 41.758%; tC2Q: 0.232, 4.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_raddr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/mem_mem_RAMREG_586_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][B]</td>
<td>core0/reg_raddr_1_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R13C40[0][B]</td>
<td style=" font-weight:bold;">core0/reg_raddr_1_s1/Q</td>
</tr>
<tr>
<td>3.058</td>
<td>1.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>mem0/mem_RAMOUT_0_G[0]_s9/I0</td>
</tr>
<tr>
<td>3.575</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_RAMOUT_0_G[0]_s9/F</td>
</tr>
<tr>
<td>4.599</td>
<td>1.023</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>mem0/mem_s92633/I1</td>
</tr>
<tr>
<td>5.148</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">mem0/mem_s92633/F</td>
</tr>
<tr>
<td>5.154</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>mem0/mem_s92421/I3</td>
</tr>
<tr>
<td>5.616</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td style=" background: #97FFFF;">mem0/mem_s92421/F</td>
</tr>
<tr>
<td>6.340</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td style=" font-weight:bold;">mem0/mem_mem_RAMREG_586_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>mem0/mem_mem_RAMREG_586_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>mem0/mem_mem_RAMREG_586_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.528, 28.223%; route: 3.654, 67.492%; tC2Q: 0.232, 4.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_raddr_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/mem_mem_RAMREG_548_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>core0/reg_raddr_11_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C40[2][A]</td>
<td style=" font-weight:bold;">core0/reg_raddr_11_s1/Q</td>
</tr>
<tr>
<td>2.095</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>mem0/mem_s92598/I1</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92598/F</td>
</tr>
<tr>
<td>4.011</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>mem0/mem_s92684/I3</td>
</tr>
<tr>
<td>4.566</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C48[1][A]</td>
<td style=" background: #97FFFF;">mem0/mem_s92684/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>mem0/mem_s92396/I0</td>
</tr>
<tr>
<td>5.584</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92396/F</td>
</tr>
<tr>
<td>6.308</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][A]</td>
<td style=" font-weight:bold;">mem0/mem_mem_RAMREG_548_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][A]</td>
<td>mem0/mem_mem_RAMREG_548_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C47[1][A]</td>
<td>mem0/mem_mem_RAMREG_548_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.578, 29.320%; route: 3.572, 66.369%; tC2Q: 0.232, 4.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_raddr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/mem_mem_RAMREG_41_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>core0/reg_raddr_2_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C42[0][A]</td>
<td style=" font-weight:bold;">core0/reg_raddr_2_s1/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>mem0/mem_s92619/I1</td>
</tr>
<tr>
<td>3.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">mem0/mem_s92619/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td>mem0/mem_s92609/I3</td>
</tr>
<tr>
<td>4.785</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92609/F</td>
</tr>
<tr>
<td>5.730</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>mem0/mem_s92566/I1</td>
</tr>
<tr>
<td>6.300</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">mem0/mem_s92566/F</td>
</tr>
<tr>
<td>6.300</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">mem0/mem_mem_RAMREG_41_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>mem0/mem_mem_RAMREG_41_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>mem0/mem_mem_RAMREG_41_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 29.848%; route: 3.538, 65.835%; tC2Q: 0.232, 4.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_raddr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/mem_mem_RAMREG_45_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[0][A]</td>
<td>core0/reg_raddr_2_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C42[0][A]</td>
<td style=" font-weight:bold;">core0/reg_raddr_2_s1/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>1.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>mem0/mem_s92619/I1</td>
</tr>
<tr>
<td>3.004</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">mem0/mem_s92619/F</td>
</tr>
<tr>
<td>4.268</td>
<td>1.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td>mem0/mem_s92609/I3</td>
</tr>
<tr>
<td>4.785</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92609/F</td>
</tr>
<tr>
<td>5.806</td>
<td>1.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>mem0/mem_s92562/I1</td>
</tr>
<tr>
<td>6.268</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92562/F</td>
</tr>
<tr>
<td>6.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td style=" font-weight:bold;">mem0/mem_mem_RAMREG_45_G[0]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>mem0/mem_mem_RAMREG_45_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>mem0/mem_mem_RAMREG_45_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.496, 28.001%; route: 3.615, 67.656%; tC2Q: 0.232, 4.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_raddr_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/mem_mem_RAMREG_36_G[0]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td>core0/reg_raddr_11_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C40[2][A]</td>
<td style=" font-weight:bold;">core0/reg_raddr_11_s1/Q</td>
</tr>
<tr>
<td>2.095</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[3][B]</td>
<td>mem0/mem_s92598/I1</td>
</tr>
<tr>
<td>2.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R11C35[3][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92598/F</td>
</tr>
<tr>
<td>4.011</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C48[1][A]</td>
<td>mem0/mem_s92684/I3</td>
</tr>
<tr>
<td>4.566</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R9C48[1][A]</td>
<td style=" background: #97FFFF;">mem0/mem_s92684/F</td>
</tr>
<tr>
<td>5.036</td>
<td>0.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C47[1][B]</td>
<td>mem0/mem_s92320/I0</td>
</tr>
<tr>
<td>5.498</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C47[1][B]</td>
<td style=" background: #97FFFF;">mem0/mem_s92320/F</td>
</tr>
<tr>
<td>6.257</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][A]</td>
<td style=" font-weight:bold;">mem0/mem_mem_RAMREG_36_G[0]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[1][A]</td>
<td>mem0/mem_mem_RAMREG_36_G[0]_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C47[1][A]</td>
<td>mem0/mem_mem_RAMREG_36_G[0]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.470, 27.573%; route: 3.629, 68.075%; tC2Q: 0.232, 4.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/led_flag_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/led_flag_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>uart0/led_flag_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C37[1][A]</td>
<td style=" font-weight:bold;">uart0/led_flag_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>uart0/n79_s2/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td style=" background: #97FFFF;">uart0/n79_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td style=" font-weight:bold;">uart0/led_flag_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>uart0/led_flag_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>uart0/led_flag_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/clock_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/clock_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>uart0/clock_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][A]</td>
<td>uart0/n44_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">uart0/n44_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>uart0/clock_count_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>uart0/clock_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/clock_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/clock_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>uart0/clock_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[0][A]</td>
<td>uart0/n40_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">uart0/n40_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>uart0/clock_count_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>uart0/clock_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/clock_count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/clock_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>uart0/clock_count_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[1][A]</td>
<td>uart0/n38_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">uart0/n38_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>uart0/clock_count_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>uart0/clock_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/clock_count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/clock_count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>uart0/clock_count_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C34[0][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_12_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[0][A]</td>
<td>uart0/n34_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">uart0/n34_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>uart0/clock_count_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>uart0/clock_count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/clock_count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/clock_count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>uart0/clock_count_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_14_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[1][A]</td>
<td>uart0/n32_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" background: #97FFFF;">uart0/n32_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>uart0/clock_count_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>uart0/clock_count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/clock_count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/clock_count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>uart0/clock_count_18_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_18_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C35[0][A]</td>
<td>uart0/n28_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" background: #97FFFF;">uart0/n28_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>uart0/clock_count_18_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>uart0/clock_count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/clock_count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/clock_count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>uart0/clock_count_20_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C35[1][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_20_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C35[1][A]</td>
<td>uart0/n26_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td style=" background: #97FFFF;">uart0/n26_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>uart0/clock_count_20_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>uart0/clock_count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/clock_count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/clock_count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>uart0/clock_count_24_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_24_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C36[0][A]</td>
<td>uart0/n22_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" background: #97FFFF;">uart0/n22_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>uart0/clock_count_24_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>uart0/clock_count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/clock_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/clock_count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>uart0/clock_count_26_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C36[1][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_26_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C36[1][A]</td>
<td>uart0/n20_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td style=" background: #97FFFF;">uart0/n20_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>uart0/clock_count_26_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>uart0/clock_count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/clock_count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/clock_count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>uart0/clock_count_30_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C37[0][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_30_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C37[0][A]</td>
<td>uart0/n16_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">uart0/n16_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>uart0/clock_count_30_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>uart0/clock_count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/clock_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/clock_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>uart0/clock_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_0_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>uart0/n46_s2/I0</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">uart0/n46_s2/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">uart0/clock_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>uart0/clock_count_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>uart0/clock_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/send_count_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/send_count_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>uart0/send_count_0_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C38[0][A]</td>
<td style=" font-weight:bold;">uart0/send_count_0_s2/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>uart0/n210_s8/I1</td>
</tr>
<tr>
<td>1.299</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td style=" background: #97FFFF;">uart0/n210_s8/F</td>
</tr>
<tr>
<td>1.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td style=" font-weight:bold;">uart0/send_count_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>uart0/send_count_0_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>uart0/send_count_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/send_count_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/send_count_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>uart0/send_count_1_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C38[1][A]</td>
<td style=" font-weight:bold;">uart0/send_count_1_s2/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>uart0/n208_s8/I1</td>
</tr>
<tr>
<td>1.299</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td style=" background: #97FFFF;">uart0/n208_s8/F</td>
</tr>
<tr>
<td>1.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td style=" font-weight:bold;">uart0/send_count_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>uart0/send_count_1_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>uart0/send_count_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>uart0/state_0_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R8C39[0][A]</td>
<td style=" font-weight:bold;">uart0/state_0_s1/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>uart0/n194_s10/I2</td>
</tr>
<tr>
<td>1.299</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">uart0/n194_s10/F</td>
</tr>
<tr>
<td>1.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" font-weight:bold;">uart0/state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>uart0/state_0_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C39[0][A]</td>
<td>uart0/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/stage_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/stage_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[2][A]</td>
<td>core0/stage_0_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R13C40[2][A]</td>
<td style=" font-weight:bold;">core0/stage_0_s2/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[2][A]</td>
<td>core0/n396_s2/I1</td>
</tr>
<tr>
<td>1.359</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C40[2][A]</td>
<td style=" background: #97FFFF;">core0/n396_s2/F</td>
</tr>
<tr>
<td>1.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[2][A]</td>
<td style=" font-weight:bold;">core0/stage_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[2][A]</td>
<td>core0/stage_0_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C40[2][A]</td>
<td>core0/stage_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.077%; route: 0.007, 1.469%; tC2Q: 0.202, 40.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/opcode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/reg_wen_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td>core0/opcode_0_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C40[1][B]</td>
<td style=" font-weight:bold;">core0/opcode_0_s0/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td>core0/n670_s5/I1</td>
</tr>
<tr>
<td>1.410</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" background: #97FFFF;">core0/n670_s5/F</td>
</tr>
<tr>
<td>1.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td style=" font-weight:bold;">core0/reg_wen_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][A]</td>
<td>core0/reg_wen_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C40[0][A]</td>
<td>core0/reg_wen_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/rs2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/reg_wdata_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td>core0/rs2_3_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][B]</td>
<td style=" font-weight:bold;">core0/rs2_3_s0/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>core0/rs2_data_0_s17/I1</td>
</tr>
<tr>
<td>1.410</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" background: #97FFFF;">core0/rs2_data_0_s17/F</td>
</tr>
<tr>
<td>1.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td style=" font-weight:bold;">core0/reg_wdata_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>core0/reg_wdata_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[0][A]</td>
<td>core0/reg_wdata_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/s_imm_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/alu_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>core0/s_imm_5_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td style=" font-weight:bold;">core0/s_imm_5_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td style=" font-weight:bold;">core0/alu_out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>core0/alu_out_5_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>core0/alu_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/s_imm_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/alu_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>core0/s_imm_10_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td style=" font-weight:bold;">core0/s_imm_10_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td style=" font-weight:bold;">core0/alu_out_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>core0/alu_out_10_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>core0/alu_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/pc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/reg_iaddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td>core0/pc_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td style=" font-weight:bold;">core0/pc_1_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td style=" font-weight:bold;">core0/reg_iaddr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>core0/reg_iaddr_1_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>core0/reg_iaddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart0/local_in_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>uart0/local_in_1_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" font-weight:bold;">uart0/local_in_1_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td style=" font-weight:bold;">uart0/data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td>uart0/data_1_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C41[2][A]</td>
<td>uart0/data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/reg_tx_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart0/local_in_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>core0/reg_tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" font-weight:bold;">core0/reg_tx_data_5_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" font-weight:bold;">uart0/local_in_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>uart0/local_in_5_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>uart0/local_in_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/pc_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/reg_iaddr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>core0/pc_3_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">core0/pc_3_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" font-weight:bold;">core0/reg_iaddr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>core0/reg_iaddr_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>core0/reg_iaddr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>core0/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core0/reg_iaddr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td>core0/pc_6_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C39[1][B]</td>
<td style=" font-weight:bold;">core0/pc_6_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td style=" font-weight:bold;">core0/reg_iaddr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>300</td>
<td>IOT27[A]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>core0/reg_iaddr_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>core0/reg_iaddr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart0/clock_count_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>uart0/clock_count_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>uart0/clock_count_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart0/clock_count_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>uart0/clock_count_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>uart0/clock_count_28_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart0/clock_count_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>uart0/clock_count_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>uart0/clock_count_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart0/clock_count_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>uart0/clock_count_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>uart0/clock_count_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart0/clock_count_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>uart0/clock_count_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>uart0/clock_count_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem0/mem_mem_RAMREG_6_G[0]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>mem0/mem_mem_RAMREG_6_G[0]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>mem0/mem_mem_RAMREG_6_G[0]_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem0/mem_mem_RAMREG_109_G[0]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>mem0/mem_mem_RAMREG_109_G[0]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>mem0/mem_mem_RAMREG_109_G[0]_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>core0/rs1_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>core0/rs1_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>core0/rs1_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>core0/rs1_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>core0/rs1_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>core0/rs1_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem0/mem_mem_RAMREG_108_G[0]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>mem0/mem_mem_RAMREG_108_G[0]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>mem0/mem_mem_RAMREG_108_G[0]_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>300</td>
<td>clock_d</td>
<td>1.104</td>
<td>0.261</td>
</tr>
<tr>
<td>152</td>
<td>wdata[6]</td>
<td>6.660</td>
<td>2.524</td>
</tr>
<tr>
<td>127</td>
<td>iaddr[9]</td>
<td>2.171</td>
<td>1.262</td>
</tr>
<tr>
<td>102</td>
<td>raddr[9]</td>
<td>3.365</td>
<td>2.440</td>
</tr>
<tr>
<td>94</td>
<td>raddr[1]</td>
<td>3.602</td>
<td>3.482</td>
</tr>
<tr>
<td>72</td>
<td>raddr[6]</td>
<td>2.456</td>
<td>3.339</td>
</tr>
<tr>
<td>69</td>
<td>iaddr[6]</td>
<td>1.784</td>
<td>1.190</td>
</tr>
<tr>
<td>60</td>
<td>raddr[0]</td>
<td>5.425</td>
<td>1.000</td>
</tr>
<tr>
<td>58</td>
<td>iaddr[5]</td>
<td>1.104</td>
<td>1.257</td>
</tr>
<tr>
<td>56</td>
<td>iaddr[4]</td>
<td>1.331</td>
<td>1.003</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C40</td>
<td>93.06%</td>
</tr>
<tr>
<td>R14C39</td>
<td>91.67%</td>
</tr>
<tr>
<td>R13C39</td>
<td>90.28%</td>
</tr>
<tr>
<td>R13C41</td>
<td>88.89%</td>
</tr>
<tr>
<td>R14C42</td>
<td>86.11%</td>
</tr>
<tr>
<td>R12C40</td>
<td>84.72%</td>
</tr>
<tr>
<td>R12C41</td>
<td>84.72%</td>
</tr>
<tr>
<td>R14C40</td>
<td>80.56%</td>
</tr>
<tr>
<td>R7C33</td>
<td>80.56%</td>
</tr>
<tr>
<td>R13C38</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
