
pot-stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068ec  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08006a90  08006a90  00016a90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b60  08006b60  000200ac  2**0
                  CONTENTS
  4 .ARM          00000008  08006b60  08006b60  00016b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b68  08006b68  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b68  08006b68  00016b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b6c  08006b6c  00016b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  08006b70  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e4  200000b0  08006c1c  000200b0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000294  08006c1c  00020294  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d348  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c4a  00000000  00000000  0002d424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae0  00000000  00000000  0002f070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a40  00000000  00000000  0002fb50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ae8  00000000  00000000  00030590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e2ad  00000000  00000000  00048078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009499f  00000000  00000000  00056325  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000eacc4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035f8  00000000  00000000  000ead14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000b0 	.word	0x200000b0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006a74 	.word	0x08006a74

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000b4 	.word	0x200000b4
 80001dc:	08006a74 	.word	0x08006a74

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <BMP180_Callibration>:
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, RESET);
	}
}

void BMP180_Callibration (void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af04      	add	r7, sp, #16
	callib_first = 0xAA;
 8000f92:	4b48      	ldr	r3, [pc, #288]	; (80010b4 <BMP180_Callibration+0x128>)
 8000f94:	22aa      	movs	r2, #170	; 0xaa
 8000f96:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Mem_Read(bmp180_i2c, BMP180_ADDRESS, callib_first, 1, callib_array,22, HAL_MAX_DELAY); //Writing Callibration datas in stm32 memory
 8000f98:	4b46      	ldr	r3, [pc, #280]	; (80010b4 <BMP180_Callibration+0x128>)
 8000f9a:	881a      	ldrh	r2, [r3, #0]
 8000f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa0:	9302      	str	r3, [sp, #8]
 8000fa2:	2316      	movs	r3, #22
 8000fa4:	9301      	str	r3, [sp, #4]
 8000fa6:	4b44      	ldr	r3, [pc, #272]	; (80010b8 <BMP180_Callibration+0x12c>)
 8000fa8:	9300      	str	r3, [sp, #0]
 8000faa:	2301      	movs	r3, #1
 8000fac:	21ee      	movs	r1, #238	; 0xee
 8000fae:	4843      	ldr	r0, [pc, #268]	; (80010bc <BMP180_Callibration+0x130>)
 8000fb0:	f002 fbc8 	bl	8003744 <HAL_I2C_Mem_Read>

	AC1 = ((callib_array[0] << 8) | callib_array[1]);
 8000fb4:	4b40      	ldr	r3, [pc, #256]	; (80010b8 <BMP180_Callibration+0x12c>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	021b      	lsls	r3, r3, #8
 8000fba:	b21a      	sxth	r2, r3
 8000fbc:	4b3e      	ldr	r3, [pc, #248]	; (80010b8 <BMP180_Callibration+0x12c>)
 8000fbe:	785b      	ldrb	r3, [r3, #1]
 8000fc0:	b21b      	sxth	r3, r3
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	b21a      	sxth	r2, r3
 8000fc6:	4b3e      	ldr	r3, [pc, #248]	; (80010c0 <BMP180_Callibration+0x134>)
 8000fc8:	801a      	strh	r2, [r3, #0]
	AC2 = ((callib_array[2] << 8) | callib_array[3]);
 8000fca:	4b3b      	ldr	r3, [pc, #236]	; (80010b8 <BMP180_Callibration+0x12c>)
 8000fcc:	789b      	ldrb	r3, [r3, #2]
 8000fce:	021b      	lsls	r3, r3, #8
 8000fd0:	b21a      	sxth	r2, r3
 8000fd2:	4b39      	ldr	r3, [pc, #228]	; (80010b8 <BMP180_Callibration+0x12c>)
 8000fd4:	78db      	ldrb	r3, [r3, #3]
 8000fd6:	b21b      	sxth	r3, r3
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	b21a      	sxth	r2, r3
 8000fdc:	4b39      	ldr	r3, [pc, #228]	; (80010c4 <BMP180_Callibration+0x138>)
 8000fde:	801a      	strh	r2, [r3, #0]
	AC3 = ((callib_array[4] << 8) | callib_array[5]);
 8000fe0:	4b35      	ldr	r3, [pc, #212]	; (80010b8 <BMP180_Callibration+0x12c>)
 8000fe2:	791b      	ldrb	r3, [r3, #4]
 8000fe4:	021b      	lsls	r3, r3, #8
 8000fe6:	b21a      	sxth	r2, r3
 8000fe8:	4b33      	ldr	r3, [pc, #204]	; (80010b8 <BMP180_Callibration+0x12c>)
 8000fea:	795b      	ldrb	r3, [r3, #5]
 8000fec:	b21b      	sxth	r3, r3
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	b21a      	sxth	r2, r3
 8000ff2:	4b35      	ldr	r3, [pc, #212]	; (80010c8 <BMP180_Callibration+0x13c>)
 8000ff4:	801a      	strh	r2, [r3, #0]
	AC4 = ((callib_array[6] << 8) | callib_array[7]);
 8000ff6:	4b30      	ldr	r3, [pc, #192]	; (80010b8 <BMP180_Callibration+0x12c>)
 8000ff8:	799b      	ldrb	r3, [r3, #6]
 8000ffa:	021b      	lsls	r3, r3, #8
 8000ffc:	b21a      	sxth	r2, r3
 8000ffe:	4b2e      	ldr	r3, [pc, #184]	; (80010b8 <BMP180_Callibration+0x12c>)
 8001000:	79db      	ldrb	r3, [r3, #7]
 8001002:	b21b      	sxth	r3, r3
 8001004:	4313      	orrs	r3, r2
 8001006:	b21b      	sxth	r3, r3
 8001008:	b29a      	uxth	r2, r3
 800100a:	4b30      	ldr	r3, [pc, #192]	; (80010cc <BMP180_Callibration+0x140>)
 800100c:	801a      	strh	r2, [r3, #0]
	AC5 = ((callib_array[8] << 8) | callib_array[9]);
 800100e:	4b2a      	ldr	r3, [pc, #168]	; (80010b8 <BMP180_Callibration+0x12c>)
 8001010:	7a1b      	ldrb	r3, [r3, #8]
 8001012:	021b      	lsls	r3, r3, #8
 8001014:	b21a      	sxth	r2, r3
 8001016:	4b28      	ldr	r3, [pc, #160]	; (80010b8 <BMP180_Callibration+0x12c>)
 8001018:	7a5b      	ldrb	r3, [r3, #9]
 800101a:	b21b      	sxth	r3, r3
 800101c:	4313      	orrs	r3, r2
 800101e:	b21b      	sxth	r3, r3
 8001020:	b29a      	uxth	r2, r3
 8001022:	4b2b      	ldr	r3, [pc, #172]	; (80010d0 <BMP180_Callibration+0x144>)
 8001024:	801a      	strh	r2, [r3, #0]
	AC6 = ((callib_array[10] << 8) | callib_array[11]);
 8001026:	4b24      	ldr	r3, [pc, #144]	; (80010b8 <BMP180_Callibration+0x12c>)
 8001028:	7a9b      	ldrb	r3, [r3, #10]
 800102a:	021b      	lsls	r3, r3, #8
 800102c:	b21a      	sxth	r2, r3
 800102e:	4b22      	ldr	r3, [pc, #136]	; (80010b8 <BMP180_Callibration+0x12c>)
 8001030:	7adb      	ldrb	r3, [r3, #11]
 8001032:	b21b      	sxth	r3, r3
 8001034:	4313      	orrs	r3, r2
 8001036:	b21b      	sxth	r3, r3
 8001038:	b29a      	uxth	r2, r3
 800103a:	4b26      	ldr	r3, [pc, #152]	; (80010d4 <BMP180_Callibration+0x148>)
 800103c:	801a      	strh	r2, [r3, #0]
	B1 = ((callib_array[12] << 8) | callib_array[13]);
 800103e:	4b1e      	ldr	r3, [pc, #120]	; (80010b8 <BMP180_Callibration+0x12c>)
 8001040:	7b1b      	ldrb	r3, [r3, #12]
 8001042:	021b      	lsls	r3, r3, #8
 8001044:	b21a      	sxth	r2, r3
 8001046:	4b1c      	ldr	r3, [pc, #112]	; (80010b8 <BMP180_Callibration+0x12c>)
 8001048:	7b5b      	ldrb	r3, [r3, #13]
 800104a:	b21b      	sxth	r3, r3
 800104c:	4313      	orrs	r3, r2
 800104e:	b21a      	sxth	r2, r3
 8001050:	4b21      	ldr	r3, [pc, #132]	; (80010d8 <BMP180_Callibration+0x14c>)
 8001052:	801a      	strh	r2, [r3, #0]
	B2 = ((callib_array[14] << 8) | callib_array[15]);
 8001054:	4b18      	ldr	r3, [pc, #96]	; (80010b8 <BMP180_Callibration+0x12c>)
 8001056:	7b9b      	ldrb	r3, [r3, #14]
 8001058:	021b      	lsls	r3, r3, #8
 800105a:	b21a      	sxth	r2, r3
 800105c:	4b16      	ldr	r3, [pc, #88]	; (80010b8 <BMP180_Callibration+0x12c>)
 800105e:	7bdb      	ldrb	r3, [r3, #15]
 8001060:	b21b      	sxth	r3, r3
 8001062:	4313      	orrs	r3, r2
 8001064:	b21a      	sxth	r2, r3
 8001066:	4b1d      	ldr	r3, [pc, #116]	; (80010dc <BMP180_Callibration+0x150>)
 8001068:	801a      	strh	r2, [r3, #0]
	MB = ((callib_array[16] << 8) | callib_array[17]);
 800106a:	4b13      	ldr	r3, [pc, #76]	; (80010b8 <BMP180_Callibration+0x12c>)
 800106c:	7c1b      	ldrb	r3, [r3, #16]
 800106e:	021b      	lsls	r3, r3, #8
 8001070:	b21a      	sxth	r2, r3
 8001072:	4b11      	ldr	r3, [pc, #68]	; (80010b8 <BMP180_Callibration+0x12c>)
 8001074:	7c5b      	ldrb	r3, [r3, #17]
 8001076:	b21b      	sxth	r3, r3
 8001078:	4313      	orrs	r3, r2
 800107a:	b21a      	sxth	r2, r3
 800107c:	4b18      	ldr	r3, [pc, #96]	; (80010e0 <BMP180_Callibration+0x154>)
 800107e:	801a      	strh	r2, [r3, #0]
	MC = ((callib_array[18] << 8) | callib_array[19]);
 8001080:	4b0d      	ldr	r3, [pc, #52]	; (80010b8 <BMP180_Callibration+0x12c>)
 8001082:	7c9b      	ldrb	r3, [r3, #18]
 8001084:	021b      	lsls	r3, r3, #8
 8001086:	b21a      	sxth	r2, r3
 8001088:	4b0b      	ldr	r3, [pc, #44]	; (80010b8 <BMP180_Callibration+0x12c>)
 800108a:	7cdb      	ldrb	r3, [r3, #19]
 800108c:	b21b      	sxth	r3, r3
 800108e:	4313      	orrs	r3, r2
 8001090:	b21a      	sxth	r2, r3
 8001092:	4b14      	ldr	r3, [pc, #80]	; (80010e4 <BMP180_Callibration+0x158>)
 8001094:	801a      	strh	r2, [r3, #0]
	MD = ((callib_array[20] << 8) | callib_array[21]);
 8001096:	4b08      	ldr	r3, [pc, #32]	; (80010b8 <BMP180_Callibration+0x12c>)
 8001098:	7d1b      	ldrb	r3, [r3, #20]
 800109a:	021b      	lsls	r3, r3, #8
 800109c:	b21a      	sxth	r2, r3
 800109e:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <BMP180_Callibration+0x12c>)
 80010a0:	7d5b      	ldrb	r3, [r3, #21]
 80010a2:	b21b      	sxth	r3, r3
 80010a4:	4313      	orrs	r3, r2
 80010a6:	b21a      	sxth	r2, r3
 80010a8:	4b0f      	ldr	r3, [pc, #60]	; (80010e8 <BMP180_Callibration+0x15c>)
 80010aa:	801a      	strh	r2, [r3, #0]
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	2000012e 	.word	0x2000012e
 80010b8:	20000118 	.word	0x20000118
 80010bc:	200001b8 	.word	0x200001b8
 80010c0:	200000cc 	.word	0x200000cc
 80010c4:	200000ce 	.word	0x200000ce
 80010c8:	200000d0 	.word	0x200000d0
 80010cc:	200000d2 	.word	0x200000d2
 80010d0:	200000d4 	.word	0x200000d4
 80010d4:	200000d6 	.word	0x200000d6
 80010d8:	200000d8 	.word	0x200000d8
 80010dc:	200000da 	.word	0x200000da
 80010e0:	200000dc 	.word	0x200000dc
 80010e4:	200000de 	.word	0x200000de
 80010e8:	200000e0 	.word	0x200000e0

080010ec <BMP180_Start>:

void BMP180_Start (void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
	BMP180_Callibration(); //It's calling calibration function.
 80010f0:	f7ff ff4c 	bl	8000f8c <BMP180_Callibration>
}
 80010f4:	bf00      	nop
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <Uncompensated_Temp>:


uint16_t Uncompensated_Temp (void) //Getting Uncompensated Temperature with information from data sheet.
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af04      	add	r7, sp, #16
	temp_register = 0x2E;
 80010fe:	4b16      	ldr	r3, [pc, #88]	; (8001158 <Uncompensated_Temp+0x60>)
 8001100:	222e      	movs	r2, #46	; 0x2e
 8001102:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(bmp180_i2c, BMP180_ADDRESS, 0xF4, 1, &temp_register, 1, 1000);
 8001104:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001108:	9302      	str	r3, [sp, #8]
 800110a:	2301      	movs	r3, #1
 800110c:	9301      	str	r3, [sp, #4]
 800110e:	4b12      	ldr	r3, [pc, #72]	; (8001158 <Uncompensated_Temp+0x60>)
 8001110:	9300      	str	r3, [sp, #0]
 8001112:	2301      	movs	r3, #1
 8001114:	22f4      	movs	r2, #244	; 0xf4
 8001116:	21ee      	movs	r1, #238	; 0xee
 8001118:	4810      	ldr	r0, [pc, #64]	; (800115c <Uncompensated_Temp+0x64>)
 800111a:	f002 fa19 	bl	8003550 <HAL_I2C_Mem_Write>
	HAL_Delay (5);  // wait 4.5 ms (data sheet recomended)
 800111e:	2005      	movs	r0, #5
 8001120:	f001 fa52 	bl	80025c8 <HAL_Delay>
	HAL_I2C_Mem_Read(bmp180_i2c, BMP180_ADDRESS, 0xF6, 1, temp_arr, 2, 1000);
 8001124:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001128:	9302      	str	r3, [sp, #8]
 800112a:	2302      	movs	r3, #2
 800112c:	9301      	str	r3, [sp, #4]
 800112e:	4b0c      	ldr	r3, [pc, #48]	; (8001160 <Uncompensated_Temp+0x68>)
 8001130:	9300      	str	r3, [sp, #0]
 8001132:	2301      	movs	r3, #1
 8001134:	22f6      	movs	r2, #246	; 0xf6
 8001136:	21ee      	movs	r1, #238	; 0xee
 8001138:	4808      	ldr	r0, [pc, #32]	; (800115c <Uncompensated_Temp+0x64>)
 800113a:	f002 fb03 	bl	8003744 <HAL_I2C_Mem_Read>
	return ((temp_arr[0]<<8) + temp_arr[1]);
 800113e:	4b08      	ldr	r3, [pc, #32]	; (8001160 <Uncompensated_Temp+0x68>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	b29b      	uxth	r3, r3
 8001144:	021b      	lsls	r3, r3, #8
 8001146:	b29a      	uxth	r2, r3
 8001148:	4b05      	ldr	r3, [pc, #20]	; (8001160 <Uncompensated_Temp+0x68>)
 800114a:	785b      	ldrb	r3, [r3, #1]
 800114c:	b29b      	uxth	r3, r3
 800114e:	4413      	add	r3, r2
 8001150:	b29b      	uxth	r3, r3
}
 8001152:	4618      	mov	r0, r3
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000130 	.word	0x20000130
 800115c:	200001b8 	.word	0x200001b8
 8001160:	20000134 	.word	0x20000134

08001164 <Uncompensated_Press>:

uint32_t Uncompensated_Press (int oss) //Getting Uncompensated Pressure with information from data sheet.
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b086      	sub	sp, #24
 8001168:	af04      	add	r7, sp, #16
 800116a:	6078      	str	r0, [r7, #4]
	press_register = 0x34+(oss<<6);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	b2db      	uxtb	r3, r3
 8001170:	019b      	lsls	r3, r3, #6
 8001172:	b2db      	uxtb	r3, r3
 8001174:	3334      	adds	r3, #52	; 0x34
 8001176:	b2da      	uxtb	r2, r3
 8001178:	4b26      	ldr	r3, [pc, #152]	; (8001214 <Uncompensated_Press+0xb0>)
 800117a:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(bmp180_i2c, BMP180_ADDRESS, 0xF4, 1, &press_register, 1, 1000);
 800117c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001180:	9302      	str	r3, [sp, #8]
 8001182:	2301      	movs	r3, #1
 8001184:	9301      	str	r3, [sp, #4]
 8001186:	4b23      	ldr	r3, [pc, #140]	; (8001214 <Uncompensated_Press+0xb0>)
 8001188:	9300      	str	r3, [sp, #0]
 800118a:	2301      	movs	r3, #1
 800118c:	22f4      	movs	r2, #244	; 0xf4
 800118e:	21ee      	movs	r1, #238	; 0xee
 8001190:	4821      	ldr	r0, [pc, #132]	; (8001218 <Uncompensated_Press+0xb4>)
 8001192:	f002 f9dd 	bl	8003550 <HAL_I2C_Mem_Write>
	 * Oversampling has three mode. First mode is ultra low power and conversion time 4.5 ms max
	 * Second mode is standart and conversion time 7.5 ms. Third mode is high resolution and conversion time is 13.5 ms.
	 * Forth mode is the ultra high resolution and conversion time 25.5 ms.
	 * If you want to work with highest resolution, you have to choose 4th but if you want to be more faster, you have to choose 1st.
	 */
	switch (oss)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2b03      	cmp	r3, #3
 800119a:	d81b      	bhi.n	80011d4 <Uncompensated_Press+0x70>
 800119c:	a201      	add	r2, pc, #4	; (adr r2, 80011a4 <Uncompensated_Press+0x40>)
 800119e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011a2:	bf00      	nop
 80011a4:	080011b5 	.word	0x080011b5
 80011a8:	080011bd 	.word	0x080011bd
 80011ac:	080011c5 	.word	0x080011c5
 80011b0:	080011cd 	.word	0x080011cd
	{
		case (0):
			HAL_Delay (5);
 80011b4:	2005      	movs	r0, #5
 80011b6:	f001 fa07 	bl	80025c8 <HAL_Delay>
			break;
 80011ba:	e00b      	b.n	80011d4 <Uncompensated_Press+0x70>
		case (1):
			HAL_Delay (8);
 80011bc:	2008      	movs	r0, #8
 80011be:	f001 fa03 	bl	80025c8 <HAL_Delay>
			break;
 80011c2:	e007      	b.n	80011d4 <Uncompensated_Press+0x70>
		case (2):
			HAL_Delay (14);
 80011c4:	200e      	movs	r0, #14
 80011c6:	f001 f9ff 	bl	80025c8 <HAL_Delay>
			break;
 80011ca:	e003      	b.n	80011d4 <Uncompensated_Press+0x70>
		case (3):
			HAL_Delay (26);
 80011cc:	201a      	movs	r0, #26
 80011ce:	f001 f9fb 	bl	80025c8 <HAL_Delay>
			break;
 80011d2:	bf00      	nop
	}
	HAL_I2C_Mem_Read(bmp180_i2c, BMP180_ADDRESS, 0xF6, 1, press_arr, 3, 1000);
 80011d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011d8:	9302      	str	r3, [sp, #8]
 80011da:	2303      	movs	r3, #3
 80011dc:	9301      	str	r3, [sp, #4]
 80011de:	4b0f      	ldr	r3, [pc, #60]	; (800121c <Uncompensated_Press+0xb8>)
 80011e0:	9300      	str	r3, [sp, #0]
 80011e2:	2301      	movs	r3, #1
 80011e4:	22f6      	movs	r2, #246	; 0xf6
 80011e6:	21ee      	movs	r1, #238	; 0xee
 80011e8:	480b      	ldr	r0, [pc, #44]	; (8001218 <Uncompensated_Press+0xb4>)
 80011ea:	f002 faab 	bl	8003744 <HAL_I2C_Mem_Read>
	return (((press_arr[0]<<16)+(press_arr[1]<<8)+press_arr[2]) >> (8-oss));
 80011ee:	4b0b      	ldr	r3, [pc, #44]	; (800121c <Uncompensated_Press+0xb8>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	041a      	lsls	r2, r3, #16
 80011f4:	4b09      	ldr	r3, [pc, #36]	; (800121c <Uncompensated_Press+0xb8>)
 80011f6:	785b      	ldrb	r3, [r3, #1]
 80011f8:	021b      	lsls	r3, r3, #8
 80011fa:	4413      	add	r3, r2
 80011fc:	4a07      	ldr	r2, [pc, #28]	; (800121c <Uncompensated_Press+0xb8>)
 80011fe:	7892      	ldrb	r2, [r2, #2]
 8001200:	441a      	add	r2, r3
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f1c3 0308 	rsb	r3, r3, #8
 8001208:	fa42 f303 	asr.w	r3, r2, r3
}
 800120c:	4618      	mov	r0, r3
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	2000013b 	.word	0x2000013b
 8001218:	200001b8 	.word	0x200001b8
 800121c:	20000138 	.word	0x20000138

08001220 <BMP180_Calc_Temp>:

float BMP180_Calc_Temp (void) //Calculating temperature with information from data sheet.
{
 8001220:	b5b0      	push	{r4, r5, r7, lr}
 8001222:	af00      	add	r7, sp, #0
	UT = Uncompensated_Temp();
 8001224:	f7ff ff68 	bl	80010f8 <Uncompensated_Temp>
 8001228:	4603      	mov	r3, r0
 800122a:	461a      	mov	r2, r3
 800122c:	4b3e      	ldr	r3, [pc, #248]	; (8001328 <BMP180_Calc_Temp+0x108>)
 800122e:	601a      	str	r2, [r3, #0]
	X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 8001230:	4b3d      	ldr	r3, [pc, #244]	; (8001328 <BMP180_Calc_Temp+0x108>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a3d      	ldr	r2, [pc, #244]	; (800132c <BMP180_Calc_Temp+0x10c>)
 8001236:	8812      	ldrh	r2, [r2, #0]
 8001238:	1a9b      	subs	r3, r3, r2
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff f972 	bl	8000524 <__aeabi_i2d>
 8001240:	4604      	mov	r4, r0
 8001242:	460d      	mov	r5, r1
 8001244:	4b3a      	ldr	r3, [pc, #232]	; (8001330 <BMP180_Calc_Temp+0x110>)
 8001246:	881b      	ldrh	r3, [r3, #0]
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff f96b 	bl	8000524 <__aeabi_i2d>
 800124e:	f04f 0200 	mov.w	r2, #0
 8001252:	4b38      	ldr	r3, [pc, #224]	; (8001334 <BMP180_Calc_Temp+0x114>)
 8001254:	f7ff fafa 	bl	800084c <__aeabi_ddiv>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	4620      	mov	r0, r4
 800125e:	4629      	mov	r1, r5
 8001260:	f7ff f9ca 	bl	80005f8 <__aeabi_dmul>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	4610      	mov	r0, r2
 800126a:	4619      	mov	r1, r3
 800126c:	f7ff fc74 	bl	8000b58 <__aeabi_d2iz>
 8001270:	4603      	mov	r3, r0
 8001272:	4a31      	ldr	r2, [pc, #196]	; (8001338 <BMP180_Calc_Temp+0x118>)
 8001274:	6013      	str	r3, [r2, #0]
	X2 = ((MC*(pow(2,11))) / (X1+MD));
 8001276:	4b31      	ldr	r3, [pc, #196]	; (800133c <BMP180_Calc_Temp+0x11c>)
 8001278:	f9b3 3000 	ldrsh.w	r3, [r3]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff f951 	bl	8000524 <__aeabi_i2d>
 8001282:	f04f 0200 	mov.w	r2, #0
 8001286:	4b2e      	ldr	r3, [pc, #184]	; (8001340 <BMP180_Calc_Temp+0x120>)
 8001288:	f7ff f9b6 	bl	80005f8 <__aeabi_dmul>
 800128c:	4602      	mov	r2, r0
 800128e:	460b      	mov	r3, r1
 8001290:	4614      	mov	r4, r2
 8001292:	461d      	mov	r5, r3
 8001294:	4b2b      	ldr	r3, [pc, #172]	; (8001344 <BMP180_Calc_Temp+0x124>)
 8001296:	f9b3 3000 	ldrsh.w	r3, [r3]
 800129a:	461a      	mov	r2, r3
 800129c:	4b26      	ldr	r3, [pc, #152]	; (8001338 <BMP180_Calc_Temp+0x118>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4413      	add	r3, r2
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff f93e 	bl	8000524 <__aeabi_i2d>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4620      	mov	r0, r4
 80012ae:	4629      	mov	r1, r5
 80012b0:	f7ff facc 	bl	800084c <__aeabi_ddiv>
 80012b4:	4602      	mov	r2, r0
 80012b6:	460b      	mov	r3, r1
 80012b8:	4610      	mov	r0, r2
 80012ba:	4619      	mov	r1, r3
 80012bc:	f7ff fc4c 	bl	8000b58 <__aeabi_d2iz>
 80012c0:	4603      	mov	r3, r0
 80012c2:	4a21      	ldr	r2, [pc, #132]	; (8001348 <BMP180_Calc_Temp+0x128>)
 80012c4:	6013      	str	r3, [r2, #0]
	B5 = X1+X2;
 80012c6:	4b1c      	ldr	r3, [pc, #112]	; (8001338 <BMP180_Calc_Temp+0x118>)
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	4b1f      	ldr	r3, [pc, #124]	; (8001348 <BMP180_Calc_Temp+0x128>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4413      	add	r3, r2
 80012d0:	4a1e      	ldr	r2, [pc, #120]	; (800134c <BMP180_Calc_Temp+0x12c>)
 80012d2:	6013      	str	r3, [r2, #0]
	Temp = (B5+8)/(pow(2,4));
 80012d4:	4b1d      	ldr	r3, [pc, #116]	; (800134c <BMP180_Calc_Temp+0x12c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	3308      	adds	r3, #8
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff f922 	bl	8000524 <__aeabi_i2d>
 80012e0:	f04f 0200 	mov.w	r2, #0
 80012e4:	4b1a      	ldr	r3, [pc, #104]	; (8001350 <BMP180_Calc_Temp+0x130>)
 80012e6:	f7ff fab1 	bl	800084c <__aeabi_ddiv>
 80012ea:	4602      	mov	r2, r0
 80012ec:	460b      	mov	r3, r1
 80012ee:	4610      	mov	r0, r2
 80012f0:	4619      	mov	r1, r3
 80012f2:	f7ff fc31 	bl	8000b58 <__aeabi_d2iz>
 80012f6:	4603      	mov	r3, r0
 80012f8:	4a16      	ldr	r2, [pc, #88]	; (8001354 <BMP180_Calc_Temp+0x134>)
 80012fa:	6013      	str	r3, [r2, #0]
	return Temp/10.0;
 80012fc:	4b15      	ldr	r3, [pc, #84]	; (8001354 <BMP180_Calc_Temp+0x134>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff f90f 	bl	8000524 <__aeabi_i2d>
 8001306:	f04f 0200 	mov.w	r2, #0
 800130a:	4b13      	ldr	r3, [pc, #76]	; (8001358 <BMP180_Calc_Temp+0x138>)
 800130c:	f7ff fa9e 	bl	800084c <__aeabi_ddiv>
 8001310:	4602      	mov	r2, r0
 8001312:	460b      	mov	r3, r1
 8001314:	4610      	mov	r0, r2
 8001316:	4619      	mov	r1, r3
 8001318:	f7ff fc66 	bl	8000be8 <__aeabi_d2f>
 800131c:	4603      	mov	r3, r0
 800131e:	ee07 3a90 	vmov	s15, r3
}
 8001322:	eeb0 0a67 	vmov.f32	s0, s15
 8001326:	bdb0      	pop	{r4, r5, r7, pc}
 8001328:	200000e4 	.word	0x200000e4
 800132c:	200000d6 	.word	0x200000d6
 8001330:	200000d4 	.word	0x200000d4
 8001334:	40e00000 	.word	0x40e00000
 8001338:	200000f0 	.word	0x200000f0
 800133c:	200000de 	.word	0x200000de
 8001340:	40a00000 	.word	0x40a00000
 8001344:	200000e0 	.word	0x200000e0
 8001348:	200000f4 	.word	0x200000f4
 800134c:	200000fc 	.word	0x200000fc
 8001350:	40300000 	.word	0x40300000
 8001354:	20000110 	.word	0x20000110
 8001358:	40240000 	.word	0x40240000

0800135c <BMP180_Calc_Press>:


float BMP180_Calc_Press (int oss) //Calculating pressure with information from data sheet.
{
 800135c:	b5b0      	push	{r4, r5, r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	UP = Uncompensated_Press(oss);
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f7ff fefd 	bl	8001164 <Uncompensated_Press>
 800136a:	4603      	mov	r3, r0
 800136c:	461a      	mov	r2, r3
 800136e:	4ba8      	ldr	r3, [pc, #672]	; (8001610 <BMP180_Calc_Press+0x2b4>)
 8001370:	601a      	str	r2, [r3, #0]
	X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 8001372:	4ba8      	ldr	r3, [pc, #672]	; (8001614 <BMP180_Calc_Press+0x2b8>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4aa8      	ldr	r2, [pc, #672]	; (8001618 <BMP180_Calc_Press+0x2bc>)
 8001378:	8812      	ldrh	r2, [r2, #0]
 800137a:	1a9b      	subs	r3, r3, r2
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff f8d1 	bl	8000524 <__aeabi_i2d>
 8001382:	4604      	mov	r4, r0
 8001384:	460d      	mov	r5, r1
 8001386:	4ba5      	ldr	r3, [pc, #660]	; (800161c <BMP180_Calc_Press+0x2c0>)
 8001388:	881b      	ldrh	r3, [r3, #0]
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff f8ca 	bl	8000524 <__aeabi_i2d>
 8001390:	f04f 0200 	mov.w	r2, #0
 8001394:	4ba2      	ldr	r3, [pc, #648]	; (8001620 <BMP180_Calc_Press+0x2c4>)
 8001396:	f7ff fa59 	bl	800084c <__aeabi_ddiv>
 800139a:	4602      	mov	r2, r0
 800139c:	460b      	mov	r3, r1
 800139e:	4620      	mov	r0, r4
 80013a0:	4629      	mov	r1, r5
 80013a2:	f7ff f929 	bl	80005f8 <__aeabi_dmul>
 80013a6:	4602      	mov	r2, r0
 80013a8:	460b      	mov	r3, r1
 80013aa:	4610      	mov	r0, r2
 80013ac:	4619      	mov	r1, r3
 80013ae:	f7ff fbd3 	bl	8000b58 <__aeabi_d2iz>
 80013b2:	4603      	mov	r3, r0
 80013b4:	4a9b      	ldr	r2, [pc, #620]	; (8001624 <BMP180_Calc_Press+0x2c8>)
 80013b6:	6013      	str	r3, [r2, #0]
	X2 = ((MC*(pow(2,11))) / (X1+MD));
 80013b8:	4b9b      	ldr	r3, [pc, #620]	; (8001628 <BMP180_Calc_Press+0x2cc>)
 80013ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff f8b0 	bl	8000524 <__aeabi_i2d>
 80013c4:	f04f 0200 	mov.w	r2, #0
 80013c8:	4b98      	ldr	r3, [pc, #608]	; (800162c <BMP180_Calc_Press+0x2d0>)
 80013ca:	f7ff f915 	bl	80005f8 <__aeabi_dmul>
 80013ce:	4602      	mov	r2, r0
 80013d0:	460b      	mov	r3, r1
 80013d2:	4614      	mov	r4, r2
 80013d4:	461d      	mov	r5, r3
 80013d6:	4b96      	ldr	r3, [pc, #600]	; (8001630 <BMP180_Calc_Press+0x2d4>)
 80013d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013dc:	461a      	mov	r2, r3
 80013de:	4b91      	ldr	r3, [pc, #580]	; (8001624 <BMP180_Calc_Press+0x2c8>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4413      	add	r3, r2
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff f89d 	bl	8000524 <__aeabi_i2d>
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	4620      	mov	r0, r4
 80013f0:	4629      	mov	r1, r5
 80013f2:	f7ff fa2b 	bl	800084c <__aeabi_ddiv>
 80013f6:	4602      	mov	r2, r0
 80013f8:	460b      	mov	r3, r1
 80013fa:	4610      	mov	r0, r2
 80013fc:	4619      	mov	r1, r3
 80013fe:	f7ff fbab 	bl	8000b58 <__aeabi_d2iz>
 8001402:	4603      	mov	r3, r0
 8001404:	4a8b      	ldr	r2, [pc, #556]	; (8001634 <BMP180_Calc_Press+0x2d8>)
 8001406:	6013      	str	r3, [r2, #0]
	B5 = X1+X2;
 8001408:	4b86      	ldr	r3, [pc, #536]	; (8001624 <BMP180_Calc_Press+0x2c8>)
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	4b89      	ldr	r3, [pc, #548]	; (8001634 <BMP180_Calc_Press+0x2d8>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4413      	add	r3, r2
 8001412:	4a89      	ldr	r2, [pc, #548]	; (8001638 <BMP180_Calc_Press+0x2dc>)
 8001414:	6013      	str	r3, [r2, #0]
	B6 = B5-4000;
 8001416:	4b88      	ldr	r3, [pc, #544]	; (8001638 <BMP180_Calc_Press+0x2dc>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 800141e:	4a87      	ldr	r2, [pc, #540]	; (800163c <BMP180_Calc_Press+0x2e0>)
 8001420:	6013      	str	r3, [r2, #0]
	X1 = (B2 * (B6*B6/(pow(2,12))))/(pow(2,11));
 8001422:	4b87      	ldr	r3, [pc, #540]	; (8001640 <BMP180_Calc_Press+0x2e4>)
 8001424:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff f87b 	bl	8000524 <__aeabi_i2d>
 800142e:	4604      	mov	r4, r0
 8001430:	460d      	mov	r5, r1
 8001432:	4b82      	ldr	r3, [pc, #520]	; (800163c <BMP180_Calc_Press+0x2e0>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a81      	ldr	r2, [pc, #516]	; (800163c <BMP180_Calc_Press+0x2e0>)
 8001438:	6812      	ldr	r2, [r2, #0]
 800143a:	fb02 f303 	mul.w	r3, r2, r3
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff f870 	bl	8000524 <__aeabi_i2d>
 8001444:	f04f 0200 	mov.w	r2, #0
 8001448:	4b7e      	ldr	r3, [pc, #504]	; (8001644 <BMP180_Calc_Press+0x2e8>)
 800144a:	f7ff f9ff 	bl	800084c <__aeabi_ddiv>
 800144e:	4602      	mov	r2, r0
 8001450:	460b      	mov	r3, r1
 8001452:	4620      	mov	r0, r4
 8001454:	4629      	mov	r1, r5
 8001456:	f7ff f8cf 	bl	80005f8 <__aeabi_dmul>
 800145a:	4602      	mov	r2, r0
 800145c:	460b      	mov	r3, r1
 800145e:	4610      	mov	r0, r2
 8001460:	4619      	mov	r1, r3
 8001462:	f04f 0200 	mov.w	r2, #0
 8001466:	4b71      	ldr	r3, [pc, #452]	; (800162c <BMP180_Calc_Press+0x2d0>)
 8001468:	f7ff f9f0 	bl	800084c <__aeabi_ddiv>
 800146c:	4602      	mov	r2, r0
 800146e:	460b      	mov	r3, r1
 8001470:	4610      	mov	r0, r2
 8001472:	4619      	mov	r1, r3
 8001474:	f7ff fb70 	bl	8000b58 <__aeabi_d2iz>
 8001478:	4603      	mov	r3, r0
 800147a:	4a6a      	ldr	r2, [pc, #424]	; (8001624 <BMP180_Calc_Press+0x2c8>)
 800147c:	6013      	str	r3, [r2, #0]
	X2 = AC2*B6/(pow(2,11));
 800147e:	4b72      	ldr	r3, [pc, #456]	; (8001648 <BMP180_Calc_Press+0x2ec>)
 8001480:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001484:	461a      	mov	r2, r3
 8001486:	4b6d      	ldr	r3, [pc, #436]	; (800163c <BMP180_Calc_Press+0x2e0>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	fb02 f303 	mul.w	r3, r2, r3
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff f848 	bl	8000524 <__aeabi_i2d>
 8001494:	f04f 0200 	mov.w	r2, #0
 8001498:	4b64      	ldr	r3, [pc, #400]	; (800162c <BMP180_Calc_Press+0x2d0>)
 800149a:	f7ff f9d7 	bl	800084c <__aeabi_ddiv>
 800149e:	4602      	mov	r2, r0
 80014a0:	460b      	mov	r3, r1
 80014a2:	4610      	mov	r0, r2
 80014a4:	4619      	mov	r1, r3
 80014a6:	f7ff fb57 	bl	8000b58 <__aeabi_d2iz>
 80014aa:	4603      	mov	r3, r0
 80014ac:	4a61      	ldr	r2, [pc, #388]	; (8001634 <BMP180_Calc_Press+0x2d8>)
 80014ae:	6013      	str	r3, [r2, #0]
	X3 = X1+X2;
 80014b0:	4b5c      	ldr	r3, [pc, #368]	; (8001624 <BMP180_Calc_Press+0x2c8>)
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	4b5f      	ldr	r3, [pc, #380]	; (8001634 <BMP180_Calc_Press+0x2d8>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4413      	add	r3, r2
 80014ba:	4a64      	ldr	r2, [pc, #400]	; (800164c <BMP180_Calc_Press+0x2f0>)
 80014bc:	6013      	str	r3, [r2, #0]
	B3 = (((AC1*4+X3)<<oss)+2)/4;
 80014be:	4b64      	ldr	r3, [pc, #400]	; (8001650 <BMP180_Calc_Press+0x2f4>)
 80014c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c4:	009a      	lsls	r2, r3, #2
 80014c6:	4b61      	ldr	r3, [pc, #388]	; (800164c <BMP180_Calc_Press+0x2f0>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	441a      	add	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	fa02 f303 	lsl.w	r3, r2, r3
 80014d2:	3302      	adds	r3, #2
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	da00      	bge.n	80014da <BMP180_Calc_Press+0x17e>
 80014d8:	3303      	adds	r3, #3
 80014da:	109b      	asrs	r3, r3, #2
 80014dc:	461a      	mov	r2, r3
 80014de:	4b5d      	ldr	r3, [pc, #372]	; (8001654 <BMP180_Calc_Press+0x2f8>)
 80014e0:	601a      	str	r2, [r3, #0]
	X1 = AC3*B6/pow(2,13);
 80014e2:	4b5d      	ldr	r3, [pc, #372]	; (8001658 <BMP180_Calc_Press+0x2fc>)
 80014e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b54      	ldr	r3, [pc, #336]	; (800163c <BMP180_Calc_Press+0x2e0>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	fb02 f303 	mul.w	r3, r2, r3
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff f816 	bl	8000524 <__aeabi_i2d>
 80014f8:	f04f 0200 	mov.w	r2, #0
 80014fc:	4b57      	ldr	r3, [pc, #348]	; (800165c <BMP180_Calc_Press+0x300>)
 80014fe:	f7ff f9a5 	bl	800084c <__aeabi_ddiv>
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	4610      	mov	r0, r2
 8001508:	4619      	mov	r1, r3
 800150a:	f7ff fb25 	bl	8000b58 <__aeabi_d2iz>
 800150e:	4603      	mov	r3, r0
 8001510:	4a44      	ldr	r2, [pc, #272]	; (8001624 <BMP180_Calc_Press+0x2c8>)
 8001512:	6013      	str	r3, [r2, #0]
	X2 = (B1 * (B6*B6/(pow(2,12))))/(pow(2,16));
 8001514:	4b52      	ldr	r3, [pc, #328]	; (8001660 <BMP180_Calc_Press+0x304>)
 8001516:	f9b3 3000 	ldrsh.w	r3, [r3]
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff f802 	bl	8000524 <__aeabi_i2d>
 8001520:	4604      	mov	r4, r0
 8001522:	460d      	mov	r5, r1
 8001524:	4b45      	ldr	r3, [pc, #276]	; (800163c <BMP180_Calc_Press+0x2e0>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a44      	ldr	r2, [pc, #272]	; (800163c <BMP180_Calc_Press+0x2e0>)
 800152a:	6812      	ldr	r2, [r2, #0]
 800152c:	fb02 f303 	mul.w	r3, r2, r3
 8001530:	4618      	mov	r0, r3
 8001532:	f7fe fff7 	bl	8000524 <__aeabi_i2d>
 8001536:	f04f 0200 	mov.w	r2, #0
 800153a:	4b42      	ldr	r3, [pc, #264]	; (8001644 <BMP180_Calc_Press+0x2e8>)
 800153c:	f7ff f986 	bl	800084c <__aeabi_ddiv>
 8001540:	4602      	mov	r2, r0
 8001542:	460b      	mov	r3, r1
 8001544:	4620      	mov	r0, r4
 8001546:	4629      	mov	r1, r5
 8001548:	f7ff f856 	bl	80005f8 <__aeabi_dmul>
 800154c:	4602      	mov	r2, r0
 800154e:	460b      	mov	r3, r1
 8001550:	4610      	mov	r0, r2
 8001552:	4619      	mov	r1, r3
 8001554:	f04f 0200 	mov.w	r2, #0
 8001558:	4b42      	ldr	r3, [pc, #264]	; (8001664 <BMP180_Calc_Press+0x308>)
 800155a:	f7ff f977 	bl	800084c <__aeabi_ddiv>
 800155e:	4602      	mov	r2, r0
 8001560:	460b      	mov	r3, r1
 8001562:	4610      	mov	r0, r2
 8001564:	4619      	mov	r1, r3
 8001566:	f7ff faf7 	bl	8000b58 <__aeabi_d2iz>
 800156a:	4603      	mov	r3, r0
 800156c:	4a31      	ldr	r2, [pc, #196]	; (8001634 <BMP180_Calc_Press+0x2d8>)
 800156e:	6013      	str	r3, [r2, #0]
	X3 = ((X1+X2)+2)/pow(2,2);
 8001570:	4b2c      	ldr	r3, [pc, #176]	; (8001624 <BMP180_Calc_Press+0x2c8>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	4b2f      	ldr	r3, [pc, #188]	; (8001634 <BMP180_Calc_Press+0x2d8>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4413      	add	r3, r2
 800157a:	3302      	adds	r3, #2
 800157c:	4618      	mov	r0, r3
 800157e:	f7fe ffd1 	bl	8000524 <__aeabi_i2d>
 8001582:	f04f 0200 	mov.w	r2, #0
 8001586:	4b38      	ldr	r3, [pc, #224]	; (8001668 <BMP180_Calc_Press+0x30c>)
 8001588:	f7ff f960 	bl	800084c <__aeabi_ddiv>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	4610      	mov	r0, r2
 8001592:	4619      	mov	r1, r3
 8001594:	f7ff fae0 	bl	8000b58 <__aeabi_d2iz>
 8001598:	4603      	mov	r3, r0
 800159a:	4a2c      	ldr	r2, [pc, #176]	; (800164c <BMP180_Calc_Press+0x2f0>)
 800159c:	6013      	str	r3, [r2, #0]
	B4 = AC4*(unsigned long)(X3+32768)/(pow(2,15));
 800159e:	4b33      	ldr	r3, [pc, #204]	; (800166c <BMP180_Calc_Press+0x310>)
 80015a0:	881b      	ldrh	r3, [r3, #0]
 80015a2:	461a      	mov	r2, r3
 80015a4:	4b29      	ldr	r3, [pc, #164]	; (800164c <BMP180_Calc_Press+0x2f0>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80015ac:	fb02 f303 	mul.w	r3, r2, r3
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7fe ffa7 	bl	8000504 <__aeabi_ui2d>
 80015b6:	f04f 0200 	mov.w	r2, #0
 80015ba:	4b19      	ldr	r3, [pc, #100]	; (8001620 <BMP180_Calc_Press+0x2c4>)
 80015bc:	f7ff f946 	bl	800084c <__aeabi_ddiv>
 80015c0:	4602      	mov	r2, r0
 80015c2:	460b      	mov	r3, r1
 80015c4:	4610      	mov	r0, r2
 80015c6:	4619      	mov	r1, r3
 80015c8:	f7ff faee 	bl	8000ba8 <__aeabi_d2uiz>
 80015cc:	4603      	mov	r3, r0
 80015ce:	4a28      	ldr	r2, [pc, #160]	; (8001670 <BMP180_Calc_Press+0x314>)
 80015d0:	6013      	str	r3, [r2, #0]
	B7 = ((unsigned long)UP-B3)*(50000>>oss);
 80015d2:	4b0f      	ldr	r3, [pc, #60]	; (8001610 <BMP180_Calc_Press+0x2b4>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	461a      	mov	r2, r3
 80015d8:	4b1e      	ldr	r3, [pc, #120]	; (8001654 <BMP180_Calc_Press+0x2f8>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	f24c 3150 	movw	r1, #50000	; 0xc350
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	fa41 f202 	asr.w	r2, r1, r2
 80015e8:	fb02 f303 	mul.w	r3, r2, r3
 80015ec:	4a21      	ldr	r2, [pc, #132]	; (8001674 <BMP180_Calc_Press+0x318>)
 80015ee:	6013      	str	r3, [r2, #0]

	if (B7<0x80000000)
 80015f0:	4b20      	ldr	r3, [pc, #128]	; (8001674 <BMP180_Calc_Press+0x318>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	db41      	blt.n	800167c <BMP180_Calc_Press+0x320>
	{
		Press = (B7*2)/B4;
 80015f8:	4b1e      	ldr	r3, [pc, #120]	; (8001674 <BMP180_Calc_Press+0x318>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	005a      	lsls	r2, r3, #1
 80015fe:	4b1c      	ldr	r3, [pc, #112]	; (8001670 <BMP180_Calc_Press+0x314>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	fbb2 f3f3 	udiv	r3, r2, r3
 8001606:	461a      	mov	r2, r3
 8001608:	4b1b      	ldr	r3, [pc, #108]	; (8001678 <BMP180_Calc_Press+0x31c>)
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	e040      	b.n	8001690 <BMP180_Calc_Press+0x334>
 800160e:	bf00      	nop
 8001610:	200000ec 	.word	0x200000ec
 8001614:	200000e4 	.word	0x200000e4
 8001618:	200000d6 	.word	0x200000d6
 800161c:	200000d4 	.word	0x200000d4
 8001620:	40e00000 	.word	0x40e00000
 8001624:	200000f0 	.word	0x200000f0
 8001628:	200000de 	.word	0x200000de
 800162c:	40a00000 	.word	0x40a00000
 8001630:	200000e0 	.word	0x200000e0
 8001634:	200000f4 	.word	0x200000f4
 8001638:	200000fc 	.word	0x200000fc
 800163c:	20000108 	.word	0x20000108
 8001640:	200000da 	.word	0x200000da
 8001644:	40b00000 	.word	0x40b00000
 8001648:	200000ce 	.word	0x200000ce
 800164c:	200000f8 	.word	0x200000f8
 8001650:	200000cc 	.word	0x200000cc
 8001654:	20000100 	.word	0x20000100
 8001658:	200000d0 	.word	0x200000d0
 800165c:	40c00000 	.word	0x40c00000
 8001660:	200000d8 	.word	0x200000d8
 8001664:	40f00000 	.word	0x40f00000
 8001668:	40100000 	.word	0x40100000
 800166c:	200000d2 	.word	0x200000d2
 8001670:	20000104 	.word	0x20000104
 8001674:	2000010c 	.word	0x2000010c
 8001678:	20000114 	.word	0x20000114
	}
	else
	{
		Press = (B7/B4)*2;
 800167c:	4b46      	ldr	r3, [pc, #280]	; (8001798 <BMP180_Calc_Press+0x43c>)
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	4b46      	ldr	r3, [pc, #280]	; (800179c <BMP180_Calc_Press+0x440>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	fbb2 f3f3 	udiv	r3, r2, r3
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	461a      	mov	r2, r3
 800168c:	4b44      	ldr	r3, [pc, #272]	; (80017a0 <BMP180_Calc_Press+0x444>)
 800168e:	601a      	str	r2, [r3, #0]
	}

	X1 = (Press/(pow(2,8)))*(Press/(pow(2,8)));
 8001690:	4b43      	ldr	r3, [pc, #268]	; (80017a0 <BMP180_Calc_Press+0x444>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4618      	mov	r0, r3
 8001696:	f7fe ff45 	bl	8000524 <__aeabi_i2d>
 800169a:	f04f 0200 	mov.w	r2, #0
 800169e:	4b41      	ldr	r3, [pc, #260]	; (80017a4 <BMP180_Calc_Press+0x448>)
 80016a0:	f7ff f8d4 	bl	800084c <__aeabi_ddiv>
 80016a4:	4602      	mov	r2, r0
 80016a6:	460b      	mov	r3, r1
 80016a8:	4614      	mov	r4, r2
 80016aa:	461d      	mov	r5, r3
 80016ac:	4b3c      	ldr	r3, [pc, #240]	; (80017a0 <BMP180_Calc_Press+0x444>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7fe ff37 	bl	8000524 <__aeabi_i2d>
 80016b6:	f04f 0200 	mov.w	r2, #0
 80016ba:	4b3a      	ldr	r3, [pc, #232]	; (80017a4 <BMP180_Calc_Press+0x448>)
 80016bc:	f7ff f8c6 	bl	800084c <__aeabi_ddiv>
 80016c0:	4602      	mov	r2, r0
 80016c2:	460b      	mov	r3, r1
 80016c4:	4620      	mov	r0, r4
 80016c6:	4629      	mov	r1, r5
 80016c8:	f7fe ff96 	bl	80005f8 <__aeabi_dmul>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	4610      	mov	r0, r2
 80016d2:	4619      	mov	r1, r3
 80016d4:	f7ff fa40 	bl	8000b58 <__aeabi_d2iz>
 80016d8:	4603      	mov	r3, r0
 80016da:	4a33      	ldr	r2, [pc, #204]	; (80017a8 <BMP180_Calc_Press+0x44c>)
 80016dc:	6013      	str	r3, [r2, #0]
	X1 = (X1*3038)/(pow(2,16));
 80016de:	4b32      	ldr	r3, [pc, #200]	; (80017a8 <BMP180_Calc_Press+0x44c>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f640 32de 	movw	r2, #3038	; 0xbde
 80016e6:	fb02 f303 	mul.w	r3, r2, r3
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7fe ff1a 	bl	8000524 <__aeabi_i2d>
 80016f0:	f04f 0200 	mov.w	r2, #0
 80016f4:	4b2d      	ldr	r3, [pc, #180]	; (80017ac <BMP180_Calc_Press+0x450>)
 80016f6:	f7ff f8a9 	bl	800084c <__aeabi_ddiv>
 80016fa:	4602      	mov	r2, r0
 80016fc:	460b      	mov	r3, r1
 80016fe:	4610      	mov	r0, r2
 8001700:	4619      	mov	r1, r3
 8001702:	f7ff fa29 	bl	8000b58 <__aeabi_d2iz>
 8001706:	4603      	mov	r3, r0
 8001708:	4a27      	ldr	r2, [pc, #156]	; (80017a8 <BMP180_Calc_Press+0x44c>)
 800170a:	6013      	str	r3, [r2, #0]
	X2 = (-7357*Press)/(pow(2,16));
 800170c:	4b24      	ldr	r3, [pc, #144]	; (80017a0 <BMP180_Calc_Press+0x444>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a27      	ldr	r2, [pc, #156]	; (80017b0 <BMP180_Calc_Press+0x454>)
 8001712:	fb02 f303 	mul.w	r3, r2, r3
 8001716:	4618      	mov	r0, r3
 8001718:	f7fe ff04 	bl	8000524 <__aeabi_i2d>
 800171c:	f04f 0200 	mov.w	r2, #0
 8001720:	4b22      	ldr	r3, [pc, #136]	; (80017ac <BMP180_Calc_Press+0x450>)
 8001722:	f7ff f893 	bl	800084c <__aeabi_ddiv>
 8001726:	4602      	mov	r2, r0
 8001728:	460b      	mov	r3, r1
 800172a:	4610      	mov	r0, r2
 800172c:	4619      	mov	r1, r3
 800172e:	f7ff fa13 	bl	8000b58 <__aeabi_d2iz>
 8001732:	4603      	mov	r3, r0
 8001734:	4a1f      	ldr	r2, [pc, #124]	; (80017b4 <BMP180_Calc_Press+0x458>)
 8001736:	6013      	str	r3, [r2, #0]
	Press = Press + (X1+X2+3791)/(pow(2,4));
 8001738:	4b19      	ldr	r3, [pc, #100]	; (80017a0 <BMP180_Calc_Press+0x444>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4618      	mov	r0, r3
 800173e:	f7fe fef1 	bl	8000524 <__aeabi_i2d>
 8001742:	4604      	mov	r4, r0
 8001744:	460d      	mov	r5, r1
 8001746:	4b18      	ldr	r3, [pc, #96]	; (80017a8 <BMP180_Calc_Press+0x44c>)
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	4b1a      	ldr	r3, [pc, #104]	; (80017b4 <BMP180_Calc_Press+0x458>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4413      	add	r3, r2
 8001750:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 8001754:	4618      	mov	r0, r3
 8001756:	f7fe fee5 	bl	8000524 <__aeabi_i2d>
 800175a:	f04f 0200 	mov.w	r2, #0
 800175e:	4b16      	ldr	r3, [pc, #88]	; (80017b8 <BMP180_Calc_Press+0x45c>)
 8001760:	f7ff f874 	bl	800084c <__aeabi_ddiv>
 8001764:	4602      	mov	r2, r0
 8001766:	460b      	mov	r3, r1
 8001768:	4620      	mov	r0, r4
 800176a:	4629      	mov	r1, r5
 800176c:	f7fe fd8e 	bl	800028c <__adddf3>
 8001770:	4602      	mov	r2, r0
 8001772:	460b      	mov	r3, r1
 8001774:	4610      	mov	r0, r2
 8001776:	4619      	mov	r1, r3
 8001778:	f7ff f9ee 	bl	8000b58 <__aeabi_d2iz>
 800177c:	4603      	mov	r3, r0
 800177e:	4a08      	ldr	r2, [pc, #32]	; (80017a0 <BMP180_Calc_Press+0x444>)
 8001780:	6013      	str	r3, [r2, #0]
	return Press;
 8001782:	4b07      	ldr	r3, [pc, #28]	; (80017a0 <BMP180_Calc_Press+0x444>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	ee07 3a90 	vmov	s15, r3
 800178a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 800178e:	eeb0 0a67 	vmov.f32	s0, s15
 8001792:	3708      	adds	r7, #8
 8001794:	46bd      	mov	sp, r7
 8001796:	bdb0      	pop	{r4, r5, r7, pc}
 8001798:	2000010c 	.word	0x2000010c
 800179c:	20000104 	.word	0x20000104
 80017a0:	20000114 	.word	0x20000114
 80017a4:	40700000 	.word	0x40700000
 80017a8:	200000f0 	.word	0x200000f0
 80017ac:	40f00000 	.word	0x40f00000
 80017b0:	ffffe343 	.word	0xffffe343
 80017b4:	200000f4 	.word	0x200000f4
 80017b8:	40300000 	.word	0x40300000
 80017bc:	00000000 	.word	0x00000000

080017c0 <BMP180_Calc_Alt>:


float BMP180_Calc_Alt (int oss)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
	BMP180_Calc_Press (oss);
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f7ff fdc7 	bl	800135c <BMP180_Calc_Press>
	return 44330*(1-(pow((Press/(float)atmPress), 0.19029495718)));
 80017ce:	4b20      	ldr	r3, [pc, #128]	; (8001850 <BMP180_Calc_Alt+0x90>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	ee07 3a90 	vmov	s15, r3
 80017d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017da:	4b1e      	ldr	r3, [pc, #120]	; (8001854 <BMP180_Calc_Alt+0x94>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	ee07 3a90 	vmov	s15, r3
 80017e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017e6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80017ea:	ee16 0a90 	vmov	r0, s13
 80017ee:	f7fe feab 	bl	8000548 <__aeabi_f2d>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	ed9f 1b12 	vldr	d1, [pc, #72]	; 8001840 <BMP180_Calc_Alt+0x80>
 80017fa:	ec43 2b10 	vmov	d0, r2, r3
 80017fe:	f004 fa1d 	bl	8005c3c <pow>
 8001802:	ec53 2b10 	vmov	r2, r3, d0
 8001806:	f04f 0000 	mov.w	r0, #0
 800180a:	4913      	ldr	r1, [pc, #76]	; (8001858 <BMP180_Calc_Alt+0x98>)
 800180c:	f7fe fd3c 	bl	8000288 <__aeabi_dsub>
 8001810:	4602      	mov	r2, r0
 8001812:	460b      	mov	r3, r1
 8001814:	4610      	mov	r0, r2
 8001816:	4619      	mov	r1, r3
 8001818:	a30b      	add	r3, pc, #44	; (adr r3, 8001848 <BMP180_Calc_Alt+0x88>)
 800181a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800181e:	f7fe feeb 	bl	80005f8 <__aeabi_dmul>
 8001822:	4602      	mov	r2, r0
 8001824:	460b      	mov	r3, r1
 8001826:	4610      	mov	r0, r2
 8001828:	4619      	mov	r1, r3
 800182a:	f7ff f9dd 	bl	8000be8 <__aeabi_d2f>
 800182e:	4603      	mov	r3, r0
 8001830:	ee07 3a90 	vmov	s15, r3
}
 8001834:	eeb0 0a67 	vmov.f32	s0, s15
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	ccd745e4 	.word	0xccd745e4
 8001844:	3fc85b95 	.word	0x3fc85b95
 8001848:	00000000 	.word	0x00000000
 800184c:	40e5a540 	.word	0x40e5a540
 8001850:	20000114 	.word	0x20000114
 8001854:	20000000 	.word	0x20000000
 8001858:	3ff00000 	.word	0x3ff00000

0800185c <BMP180_Kalman_Temp>:

double BMP180_Kalman_Temp (double Temp_U)
{
 800185c:	b5b0      	push	{r4, r5, r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	ed87 0b00 	vstr	d0, [r7]
	Temp_U = BMP180_Calc_Temp();
 8001866:	f7ff fcdb 	bl	8001220 <BMP180_Calc_Temp>
 800186a:	ee10 3a10 	vmov	r3, s0
 800186e:	4618      	mov	r0, r3
 8001870:	f7fe fe6a 	bl	8000548 <__aeabi_f2d>
 8001874:	4602      	mov	r2, r0
 8001876:	460b      	mov	r3, r1
 8001878:	e9c7 2300 	strd	r2, r3, [r7]
	static double Temp_Q = 10; //initial estimated covariance
	static double Temp_P = 0; //initial error covariance (it must be 0)
 	static double Temp_U_hat = 25; //initial estimated state
	static double Temp_K = 0; //initial kalman gain

	Temp_K = Temp_P * Temp_H / (Temp_H * Temp_P * Temp_H + Temp_R);
 800187c:	4b43      	ldr	r3, [pc, #268]	; (800198c <BMP180_Kalman_Temp+0x130>)
 800187e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001882:	4b43      	ldr	r3, [pc, #268]	; (8001990 <BMP180_Kalman_Temp+0x134>)
 8001884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001888:	f7fe feb6 	bl	80005f8 <__aeabi_dmul>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	4614      	mov	r4, r2
 8001892:	461d      	mov	r5, r3
 8001894:	4b3e      	ldr	r3, [pc, #248]	; (8001990 <BMP180_Kalman_Temp+0x134>)
 8001896:	e9d3 0100 	ldrd	r0, r1, [r3]
 800189a:	4b3c      	ldr	r3, [pc, #240]	; (800198c <BMP180_Kalman_Temp+0x130>)
 800189c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a0:	f7fe feaa 	bl	80005f8 <__aeabi_dmul>
 80018a4:	4602      	mov	r2, r0
 80018a6:	460b      	mov	r3, r1
 80018a8:	4610      	mov	r0, r2
 80018aa:	4619      	mov	r1, r3
 80018ac:	4b38      	ldr	r3, [pc, #224]	; (8001990 <BMP180_Kalman_Temp+0x134>)
 80018ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b2:	f7fe fea1 	bl	80005f8 <__aeabi_dmul>
 80018b6:	4602      	mov	r2, r0
 80018b8:	460b      	mov	r3, r1
 80018ba:	4610      	mov	r0, r2
 80018bc:	4619      	mov	r1, r3
 80018be:	4b35      	ldr	r3, [pc, #212]	; (8001994 <BMP180_Kalman_Temp+0x138>)
 80018c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c4:	f7fe fce2 	bl	800028c <__adddf3>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	4620      	mov	r0, r4
 80018ce:	4629      	mov	r1, r5
 80018d0:	f7fe ffbc 	bl	800084c <__aeabi_ddiv>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	492f      	ldr	r1, [pc, #188]	; (8001998 <BMP180_Kalman_Temp+0x13c>)
 80018da:	e9c1 2300 	strd	r2, r3, [r1]
	Temp_U_hat = Temp_U_hat + Temp_K * (Temp_U - Temp_H * Temp_U_hat);
 80018de:	4b2c      	ldr	r3, [pc, #176]	; (8001990 <BMP180_Kalman_Temp+0x134>)
 80018e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80018e4:	4b2d      	ldr	r3, [pc, #180]	; (800199c <BMP180_Kalman_Temp+0x140>)
 80018e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ea:	f7fe fe85 	bl	80005f8 <__aeabi_dmul>
 80018ee:	4602      	mov	r2, r0
 80018f0:	460b      	mov	r3, r1
 80018f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018f6:	f7fe fcc7 	bl	8000288 <__aeabi_dsub>
 80018fa:	4602      	mov	r2, r0
 80018fc:	460b      	mov	r3, r1
 80018fe:	4610      	mov	r0, r2
 8001900:	4619      	mov	r1, r3
 8001902:	4b25      	ldr	r3, [pc, #148]	; (8001998 <BMP180_Kalman_Temp+0x13c>)
 8001904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001908:	f7fe fe76 	bl	80005f8 <__aeabi_dmul>
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	4610      	mov	r0, r2
 8001912:	4619      	mov	r1, r3
 8001914:	4b21      	ldr	r3, [pc, #132]	; (800199c <BMP180_Kalman_Temp+0x140>)
 8001916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191a:	f7fe fcb7 	bl	800028c <__adddf3>
 800191e:	4602      	mov	r2, r0
 8001920:	460b      	mov	r3, r1
 8001922:	491e      	ldr	r1, [pc, #120]	; (800199c <BMP180_Kalman_Temp+0x140>)
 8001924:	e9c1 2300 	strd	r2, r3, [r1]
	Temp_P = (1 - Temp_K * Temp_H) * Temp_P + Temp_Q;
 8001928:	4b1b      	ldr	r3, [pc, #108]	; (8001998 <BMP180_Kalman_Temp+0x13c>)
 800192a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800192e:	4b18      	ldr	r3, [pc, #96]	; (8001990 <BMP180_Kalman_Temp+0x134>)
 8001930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001934:	f7fe fe60 	bl	80005f8 <__aeabi_dmul>
 8001938:	4602      	mov	r2, r0
 800193a:	460b      	mov	r3, r1
 800193c:	f04f 0000 	mov.w	r0, #0
 8001940:	4917      	ldr	r1, [pc, #92]	; (80019a0 <BMP180_Kalman_Temp+0x144>)
 8001942:	f7fe fca1 	bl	8000288 <__aeabi_dsub>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	4610      	mov	r0, r2
 800194c:	4619      	mov	r1, r3
 800194e:	4b0f      	ldr	r3, [pc, #60]	; (800198c <BMP180_Kalman_Temp+0x130>)
 8001950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001954:	f7fe fe50 	bl	80005f8 <__aeabi_dmul>
 8001958:	4602      	mov	r2, r0
 800195a:	460b      	mov	r3, r1
 800195c:	4610      	mov	r0, r2
 800195e:	4619      	mov	r1, r3
 8001960:	4b10      	ldr	r3, [pc, #64]	; (80019a4 <BMP180_Kalman_Temp+0x148>)
 8001962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001966:	f7fe fc91 	bl	800028c <__adddf3>
 800196a:	4602      	mov	r2, r0
 800196c:	460b      	mov	r3, r1
 800196e:	4907      	ldr	r1, [pc, #28]	; (800198c <BMP180_Kalman_Temp+0x130>)
 8001970:	e9c1 2300 	strd	r2, r3, [r1]

	return Temp_U_hat;
 8001974:	4b09      	ldr	r3, [pc, #36]	; (800199c <BMP180_Kalman_Temp+0x140>)
 8001976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197a:	ec43 2b17 	vmov	d7, r2, r3
}
 800197e:	eeb0 0a47 	vmov.f32	s0, s14
 8001982:	eef0 0a67 	vmov.f32	s1, s15
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bdb0      	pop	{r4, r5, r7, pc}
 800198c:	20000140 	.word	0x20000140
 8001990:	08006ab0 	.word	0x08006ab0
 8001994:	08006ab8 	.word	0x08006ab8
 8001998:	20000148 	.word	0x20000148
 800199c:	20000008 	.word	0x20000008
 80019a0:	3ff00000 	.word	0x3ff00000
 80019a4:	20000010 	.word	0x20000010

080019a8 <BMP180_Kalman_Press>:

double BMP180_Kalman_Press (double Press_U)
{
 80019a8:	b5b0      	push	{r4, r5, r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	ed87 0b00 	vstr	d0, [r7]
	Press_U = BMP180_Calc_Press(oss);
 80019b2:	4b4b      	ldr	r3, [pc, #300]	; (8001ae0 <BMP180_Kalman_Press+0x138>)
 80019b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff fccf 	bl	800135c <BMP180_Calc_Press>
 80019be:	ee10 3a10 	vmov	r3, s0
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7fe fdc0 	bl	8000548 <__aeabi_f2d>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
 80019cc:	e9c7 2300 	strd	r2, r3, [r7]
	static double Press_Q = 10; //initial estimated covariance
	static double Press_P = 0; //initial error covariance (it must be 0)
 	static double Press_U_hat = 101325; //initial estimated state
	static double Press_K = 0; //initial kalman gain

	Press_K = Press_P * Press_H / (Press_H * Press_P * Press_H + Press_R);
 80019d0:	4b44      	ldr	r3, [pc, #272]	; (8001ae4 <BMP180_Kalman_Press+0x13c>)
 80019d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019d6:	4b44      	ldr	r3, [pc, #272]	; (8001ae8 <BMP180_Kalman_Press+0x140>)
 80019d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019dc:	f7fe fe0c 	bl	80005f8 <__aeabi_dmul>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4614      	mov	r4, r2
 80019e6:	461d      	mov	r5, r3
 80019e8:	4b3f      	ldr	r3, [pc, #252]	; (8001ae8 <BMP180_Kalman_Press+0x140>)
 80019ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019ee:	4b3d      	ldr	r3, [pc, #244]	; (8001ae4 <BMP180_Kalman_Press+0x13c>)
 80019f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f4:	f7fe fe00 	bl	80005f8 <__aeabi_dmul>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4610      	mov	r0, r2
 80019fe:	4619      	mov	r1, r3
 8001a00:	4b39      	ldr	r3, [pc, #228]	; (8001ae8 <BMP180_Kalman_Press+0x140>)
 8001a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a06:	f7fe fdf7 	bl	80005f8 <__aeabi_dmul>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	4610      	mov	r0, r2
 8001a10:	4619      	mov	r1, r3
 8001a12:	4b36      	ldr	r3, [pc, #216]	; (8001aec <BMP180_Kalman_Press+0x144>)
 8001a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a18:	f7fe fc38 	bl	800028c <__adddf3>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	460b      	mov	r3, r1
 8001a20:	4620      	mov	r0, r4
 8001a22:	4629      	mov	r1, r5
 8001a24:	f7fe ff12 	bl	800084c <__aeabi_ddiv>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	460b      	mov	r3, r1
 8001a2c:	4930      	ldr	r1, [pc, #192]	; (8001af0 <BMP180_Kalman_Press+0x148>)
 8001a2e:	e9c1 2300 	strd	r2, r3, [r1]
	Press_U_hat = Press_U_hat + Press_K * (Press_U - Press_H * Press_U_hat);
 8001a32:	4b2d      	ldr	r3, [pc, #180]	; (8001ae8 <BMP180_Kalman_Press+0x140>)
 8001a34:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a38:	4b2e      	ldr	r3, [pc, #184]	; (8001af4 <BMP180_Kalman_Press+0x14c>)
 8001a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a3e:	f7fe fddb 	bl	80005f8 <__aeabi_dmul>
 8001a42:	4602      	mov	r2, r0
 8001a44:	460b      	mov	r3, r1
 8001a46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a4a:	f7fe fc1d 	bl	8000288 <__aeabi_dsub>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	460b      	mov	r3, r1
 8001a52:	4610      	mov	r0, r2
 8001a54:	4619      	mov	r1, r3
 8001a56:	4b26      	ldr	r3, [pc, #152]	; (8001af0 <BMP180_Kalman_Press+0x148>)
 8001a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a5c:	f7fe fdcc 	bl	80005f8 <__aeabi_dmul>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	4610      	mov	r0, r2
 8001a66:	4619      	mov	r1, r3
 8001a68:	4b22      	ldr	r3, [pc, #136]	; (8001af4 <BMP180_Kalman_Press+0x14c>)
 8001a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a6e:	f7fe fc0d 	bl	800028c <__adddf3>
 8001a72:	4602      	mov	r2, r0
 8001a74:	460b      	mov	r3, r1
 8001a76:	491f      	ldr	r1, [pc, #124]	; (8001af4 <BMP180_Kalman_Press+0x14c>)
 8001a78:	e9c1 2300 	strd	r2, r3, [r1]
	Press_P = (1 - Press_K * Press_H) * Press_P + Press_Q;
 8001a7c:	4b1c      	ldr	r3, [pc, #112]	; (8001af0 <BMP180_Kalman_Press+0x148>)
 8001a7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a82:	4b19      	ldr	r3, [pc, #100]	; (8001ae8 <BMP180_Kalman_Press+0x140>)
 8001a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a88:	f7fe fdb6 	bl	80005f8 <__aeabi_dmul>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	f04f 0000 	mov.w	r0, #0
 8001a94:	4918      	ldr	r1, [pc, #96]	; (8001af8 <BMP180_Kalman_Press+0x150>)
 8001a96:	f7fe fbf7 	bl	8000288 <__aeabi_dsub>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	4610      	mov	r0, r2
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4b10      	ldr	r3, [pc, #64]	; (8001ae4 <BMP180_Kalman_Press+0x13c>)
 8001aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa8:	f7fe fda6 	bl	80005f8 <__aeabi_dmul>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	4610      	mov	r0, r2
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	4b11      	ldr	r3, [pc, #68]	; (8001afc <BMP180_Kalman_Press+0x154>)
 8001ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aba:	f7fe fbe7 	bl	800028c <__adddf3>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	4908      	ldr	r1, [pc, #32]	; (8001ae4 <BMP180_Kalman_Press+0x13c>)
 8001ac4:	e9c1 2300 	strd	r2, r3, [r1]

	return Press_U_hat;
 8001ac8:	4b0a      	ldr	r3, [pc, #40]	; (8001af4 <BMP180_Kalman_Press+0x14c>)
 8001aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ace:	ec43 2b17 	vmov	d7, r2, r3
}
 8001ad2:	eeb0 0a47 	vmov.f32	s0, s14
 8001ad6:	eef0 0a67 	vmov.f32	s1, s15
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bdb0      	pop	{r4, r5, r7, pc}
 8001ae0:	200000e8 	.word	0x200000e8
 8001ae4:	20000150 	.word	0x20000150
 8001ae8:	08006ac0 	.word	0x08006ac0
 8001aec:	08006ac8 	.word	0x08006ac8
 8001af0:	20000158 	.word	0x20000158
 8001af4:	20000018 	.word	0x20000018
 8001af8:	3ff00000 	.word	0x3ff00000
 8001afc:	20000020 	.word	0x20000020

08001b00 <BMP180_Kalman_Alt>:

double BMP180_Kalman_Alt (double Alt_U)
{
 8001b00:	b5b0      	push	{r4, r5, r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	ed87 0b00 	vstr	d0, [r7]
	Alt_U = BMP180_Calc_Alt(oss);
 8001b0a:	4b4b      	ldr	r3, [pc, #300]	; (8001c38 <BMP180_Kalman_Alt+0x138>)
 8001b0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff fe55 	bl	80017c0 <BMP180_Calc_Alt>
 8001b16:	ee10 3a10 	vmov	r3, s0
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7fe fd14 	bl	8000548 <__aeabi_f2d>
 8001b20:	4602      	mov	r2, r0
 8001b22:	460b      	mov	r3, r1
 8001b24:	e9c7 2300 	strd	r2, r3, [r7]
	static double Alt_Q = 10; //initial estimated covariance
	static double Alt_P = 0; //initial error covariance (it must be 0)
 	static double Alt_U_hat = 50; //initial estimated state
	static double Alt_K = 0; //initial kalman gain

	Alt_K = Alt_P * Alt_H / (Alt_H * Alt_P * Alt_H + Alt_R);
 8001b28:	4b44      	ldr	r3, [pc, #272]	; (8001c3c <BMP180_Kalman_Alt+0x13c>)
 8001b2a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b2e:	4b44      	ldr	r3, [pc, #272]	; (8001c40 <BMP180_Kalman_Alt+0x140>)
 8001b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b34:	f7fe fd60 	bl	80005f8 <__aeabi_dmul>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4614      	mov	r4, r2
 8001b3e:	461d      	mov	r5, r3
 8001b40:	4b3f      	ldr	r3, [pc, #252]	; (8001c40 <BMP180_Kalman_Alt+0x140>)
 8001b42:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b46:	4b3d      	ldr	r3, [pc, #244]	; (8001c3c <BMP180_Kalman_Alt+0x13c>)
 8001b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4c:	f7fe fd54 	bl	80005f8 <__aeabi_dmul>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4610      	mov	r0, r2
 8001b56:	4619      	mov	r1, r3
 8001b58:	4b39      	ldr	r3, [pc, #228]	; (8001c40 <BMP180_Kalman_Alt+0x140>)
 8001b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b5e:	f7fe fd4b 	bl	80005f8 <__aeabi_dmul>
 8001b62:	4602      	mov	r2, r0
 8001b64:	460b      	mov	r3, r1
 8001b66:	4610      	mov	r0, r2
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4b36      	ldr	r3, [pc, #216]	; (8001c44 <BMP180_Kalman_Alt+0x144>)
 8001b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b70:	f7fe fb8c 	bl	800028c <__adddf3>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4620      	mov	r0, r4
 8001b7a:	4629      	mov	r1, r5
 8001b7c:	f7fe fe66 	bl	800084c <__aeabi_ddiv>
 8001b80:	4602      	mov	r2, r0
 8001b82:	460b      	mov	r3, r1
 8001b84:	4930      	ldr	r1, [pc, #192]	; (8001c48 <BMP180_Kalman_Alt+0x148>)
 8001b86:	e9c1 2300 	strd	r2, r3, [r1]
	Alt_U_hat = Alt_U_hat + Alt_K * (Alt_U - Alt_H * Alt_U_hat);
 8001b8a:	4b2d      	ldr	r3, [pc, #180]	; (8001c40 <BMP180_Kalman_Alt+0x140>)
 8001b8c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b90:	4b2e      	ldr	r3, [pc, #184]	; (8001c4c <BMP180_Kalman_Alt+0x14c>)
 8001b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b96:	f7fe fd2f 	bl	80005f8 <__aeabi_dmul>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ba2:	f7fe fb71 	bl	8000288 <__aeabi_dsub>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	460b      	mov	r3, r1
 8001baa:	4610      	mov	r0, r2
 8001bac:	4619      	mov	r1, r3
 8001bae:	4b26      	ldr	r3, [pc, #152]	; (8001c48 <BMP180_Kalman_Alt+0x148>)
 8001bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb4:	f7fe fd20 	bl	80005f8 <__aeabi_dmul>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	460b      	mov	r3, r1
 8001bbc:	4610      	mov	r0, r2
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	4b22      	ldr	r3, [pc, #136]	; (8001c4c <BMP180_Kalman_Alt+0x14c>)
 8001bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bc6:	f7fe fb61 	bl	800028c <__adddf3>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	491f      	ldr	r1, [pc, #124]	; (8001c4c <BMP180_Kalman_Alt+0x14c>)
 8001bd0:	e9c1 2300 	strd	r2, r3, [r1]
	Alt_P = (1 - Alt_K * Alt_H) * Alt_P + Alt_Q;
 8001bd4:	4b1c      	ldr	r3, [pc, #112]	; (8001c48 <BMP180_Kalman_Alt+0x148>)
 8001bd6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001bda:	4b19      	ldr	r3, [pc, #100]	; (8001c40 <BMP180_Kalman_Alt+0x140>)
 8001bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be0:	f7fe fd0a 	bl	80005f8 <__aeabi_dmul>
 8001be4:	4602      	mov	r2, r0
 8001be6:	460b      	mov	r3, r1
 8001be8:	f04f 0000 	mov.w	r0, #0
 8001bec:	4918      	ldr	r1, [pc, #96]	; (8001c50 <BMP180_Kalman_Alt+0x150>)
 8001bee:	f7fe fb4b 	bl	8000288 <__aeabi_dsub>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	4610      	mov	r0, r2
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4b10      	ldr	r3, [pc, #64]	; (8001c3c <BMP180_Kalman_Alt+0x13c>)
 8001bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c00:	f7fe fcfa 	bl	80005f8 <__aeabi_dmul>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	4610      	mov	r0, r2
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4b11      	ldr	r3, [pc, #68]	; (8001c54 <BMP180_Kalman_Alt+0x154>)
 8001c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c12:	f7fe fb3b 	bl	800028c <__adddf3>
 8001c16:	4602      	mov	r2, r0
 8001c18:	460b      	mov	r3, r1
 8001c1a:	4908      	ldr	r1, [pc, #32]	; (8001c3c <BMP180_Kalman_Alt+0x13c>)
 8001c1c:	e9c1 2300 	strd	r2, r3, [r1]

	return Alt_U_hat;
 8001c20:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <BMP180_Kalman_Alt+0x14c>)
 8001c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c26:	ec43 2b17 	vmov	d7, r2, r3
}
 8001c2a:	eeb0 0a47 	vmov.f32	s0, s14
 8001c2e:	eef0 0a67 	vmov.f32	s1, s15
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bdb0      	pop	{r4, r5, r7, pc}
 8001c38:	200000e8 	.word	0x200000e8
 8001c3c:	20000160 	.word	0x20000160
 8001c40:	08006ad0 	.word	0x08006ad0
 8001c44:	08006ad8 	.word	0x08006ad8
 8001c48:	20000168 	.word	0x20000168
 8001c4c:	20000028 	.word	0x20000028
 8001c50:	3ff00000 	.word	0x3ff00000
 8001c54:	20000030 	.word	0x20000030

08001c58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c5e:	f000 fc41 	bl	80024e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c62:	f000 f8d5 	bl	8001e10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c66:	f000 f9e5 	bl	8002034 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001c6a:	f000 f939 	bl	8001ee0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001c6e:	f000 f989 	bl	8001f84 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8001c72:	f000 f9b5 	bl	8001fe0 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  BMP180_Start();
 8001c76:	f7ff fa39 	bl	80010ec <BMP180_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_Start(&hadc1);
 8001c7a:	4857      	ldr	r0, [pc, #348]	; (8001dd8 <main+0x180>)
 8001c7c:	f000 fd0c 	bl	8002698 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1,1000);
 8001c80:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001c84:	4854      	ldr	r0, [pc, #336]	; (8001dd8 <main+0x180>)
 8001c86:	f000 fdee 	bl	8002866 <HAL_ADC_PollForConversion>
	  readval = HAL_ADC_GetValue(&hadc1);
 8001c8a:	4853      	ldr	r0, [pc, #332]	; (8001dd8 <main+0x180>)
 8001c8c:	f000 fe76 	bl	800297c <HAL_ADC_GetValue>
 8001c90:	4603      	mov	r3, r0
 8001c92:	b29a      	uxth	r2, r3
 8001c94:	4b51      	ldr	r3, [pc, #324]	; (8001ddc <main+0x184>)
 8001c96:	801a      	strh	r2, [r3, #0]
	  HAL_ADC_Stop(&hadc1);
 8001c98:	484f      	ldr	r0, [pc, #316]	; (8001dd8 <main+0x180>)
 8001c9a:	f000 fdb1 	bl	8002800 <HAL_ADC_Stop>
	  Temperature = BMP180_Calc_Temp();
 8001c9e:	f7ff fabf 	bl	8001220 <BMP180_Calc_Temp>
 8001ca2:	eef0 7a40 	vmov.f32	s15, s0
 8001ca6:	4b4e      	ldr	r3, [pc, #312]	; (8001de0 <main+0x188>)
 8001ca8:	edc3 7a00 	vstr	s15, [r3]

	  Pressure = BMP180_Calc_Press (0);
 8001cac:	2000      	movs	r0, #0
 8001cae:	f7ff fb55 	bl	800135c <BMP180_Calc_Press>
 8001cb2:	eef0 7a40 	vmov.f32	s15, s0
 8001cb6:	4b4b      	ldr	r3, [pc, #300]	; (8001de4 <main+0x18c>)
 8001cb8:	edc3 7a00 	vstr	s15, [r3]

	  Altitude = BMP180_Calc_Alt(0);
 8001cbc:	2000      	movs	r0, #0
 8001cbe:	f7ff fd7f 	bl	80017c0 <BMP180_Calc_Alt>
 8001cc2:	eef0 7a40 	vmov.f32	s15, s0
 8001cc6:	4b48      	ldr	r3, [pc, #288]	; (8001de8 <main+0x190>)
 8001cc8:	edc3 7a00 	vstr	s15, [r3]

	  Kalman_Temp = BMP180_Kalman_Temp(Temperature);
 8001ccc:	4b44      	ldr	r3, [pc, #272]	; (8001de0 <main+0x188>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7fe fc39 	bl	8000548 <__aeabi_f2d>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	460b      	mov	r3, r1
 8001cda:	ec43 2b10 	vmov	d0, r2, r3
 8001cde:	f7ff fdbd 	bl	800185c <BMP180_Kalman_Temp>
 8001ce2:	eeb0 7a40 	vmov.f32	s14, s0
 8001ce6:	eef0 7a60 	vmov.f32	s15, s1
 8001cea:	4b40      	ldr	r3, [pc, #256]	; (8001dec <main+0x194>)
 8001cec:	ed83 7b00 	vstr	d7, [r3]

	  Kalman_Press = BMP180_Kalman_Press(Pressure);
 8001cf0:	4b3c      	ldr	r3, [pc, #240]	; (8001de4 <main+0x18c>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7fe fc27 	bl	8000548 <__aeabi_f2d>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	ec43 2b10 	vmov	d0, r2, r3
 8001d02:	f7ff fe51 	bl	80019a8 <BMP180_Kalman_Press>
 8001d06:	eeb0 7a40 	vmov.f32	s14, s0
 8001d0a:	eef0 7a60 	vmov.f32	s15, s1
 8001d0e:	4b38      	ldr	r3, [pc, #224]	; (8001df0 <main+0x198>)
 8001d10:	ed83 7b00 	vstr	d7, [r3]

	  Kalman_Alt = BMP180_Kalman_Alt(Altitude);
 8001d14:	4b34      	ldr	r3, [pc, #208]	; (8001de8 <main+0x190>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7fe fc15 	bl	8000548 <__aeabi_f2d>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	ec43 2b10 	vmov	d0, r2, r3
 8001d26:	f7ff feeb 	bl	8001b00 <BMP180_Kalman_Alt>
 8001d2a:	eeb0 7a40 	vmov.f32	s14, s0
 8001d2e:	eef0 7a60 	vmov.f32	s15, s1
 8001d32:	4b30      	ldr	r3, [pc, #192]	; (8001df4 <main+0x19c>)
 8001d34:	ed83 7b00 	vstr	d7, [r3]

	  SpeedGauge("z0.val", readval/14);
 8001d38:	4b28      	ldr	r3, [pc, #160]	; (8001ddc <main+0x184>)
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	085b      	lsrs	r3, r3, #1
 8001d3e:	4a2e      	ldr	r2, [pc, #184]	; (8001df8 <main+0x1a0>)
 8001d40:	fba2 2303 	umull	r2, r3, r2, r3
 8001d44:	089b      	lsrs	r3, r3, #2
 8001d46:	b29b      	uxth	r3, r3
 8001d48:	4619      	mov	r1, r3
 8001d4a:	482c      	ldr	r0, [pc, #176]	; (8001dfc <main+0x1a4>)
 8001d4c:	f000 f9ae 	bl	80020ac <SpeedGauge>

	  speedFloat = ((float)readval/4065.0)*100;
 8001d50:	4b22      	ldr	r3, [pc, #136]	; (8001ddc <main+0x184>)
 8001d52:	881b      	ldrh	r3, [r3, #0]
 8001d54:	ee07 3a90 	vmov	s15, r3
 8001d58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d5c:	ee17 0a90 	vmov	r0, s15
 8001d60:	f7fe fbf2 	bl	8000548 <__aeabi_f2d>
 8001d64:	a31a      	add	r3, pc, #104	; (adr r3, 8001dd0 <main+0x178>)
 8001d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6a:	f7fe fd6f 	bl	800084c <__aeabi_ddiv>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	460b      	mov	r3, r1
 8001d72:	4610      	mov	r0, r2
 8001d74:	4619      	mov	r1, r3
 8001d76:	f04f 0200 	mov.w	r2, #0
 8001d7a:	4b21      	ldr	r3, [pc, #132]	; (8001e00 <main+0x1a8>)
 8001d7c:	f7fe fc3c 	bl	80005f8 <__aeabi_dmul>
 8001d80:	4602      	mov	r2, r0
 8001d82:	460b      	mov	r3, r1
 8001d84:	4610      	mov	r0, r2
 8001d86:	4619      	mov	r1, r3
 8001d88:	f7fe ff2e 	bl	8000be8 <__aeabi_d2f>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	4a1d      	ldr	r2, [pc, #116]	; (8001e04 <main+0x1ac>)
 8001d90:	6013      	str	r3, [r2, #0]
	  SpeedNum("n1.val", speedFloat);
 8001d92:	4b1c      	ldr	r3, [pc, #112]	; (8001e04 <main+0x1ac>)
 8001d94:	edd3 7a00 	vldr	s15, [r3]
 8001d98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d9c:	ee17 3a90 	vmov	r3, s15
 8001da0:	b29b      	uxth	r3, r3
 8001da2:	4619      	mov	r1, r3
 8001da4:	4818      	ldr	r0, [pc, #96]	; (8001e08 <main+0x1b0>)
 8001da6:	f000 f9b5 	bl	8002114 <SpeedNum>

	  int kalmanint = Kalman_Temp;
 8001daa:	4b10      	ldr	r3, [pc, #64]	; (8001dec <main+0x194>)
 8001dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db0:	4610      	mov	r0, r2
 8001db2:	4619      	mov	r1, r3
 8001db4:	f7fe fed0 	bl	8000b58 <__aeabi_d2iz>
 8001db8:	4603      	mov	r3, r0
 8001dba:	607b      	str	r3, [r7, #4]

	  TotalVoltNum("n0s.val", kalmanint);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4812      	ldr	r0, [pc, #72]	; (8001e0c <main+0x1b4>)
 8001dc4:	f000 f9ce 	bl	8002164 <TotalVoltNum>

	  HAL_Delay(10);
 8001dc8:	200a      	movs	r0, #10
 8001dca:	f000 fbfd 	bl	80025c8 <HAL_Delay>
  {
 8001dce:	e754      	b.n	8001c7a <main+0x22>
 8001dd0:	00000000 	.word	0x00000000
 8001dd4:	40afc200 	.word	0x40afc200
 8001dd8:	20000170 	.word	0x20000170
 8001ddc:	20000250 	.word	0x20000250
 8001de0:	20000254 	.word	0x20000254
 8001de4:	20000258 	.word	0x20000258
 8001de8:	2000025c 	.word	0x2000025c
 8001dec:	20000260 	.word	0x20000260
 8001df0:	20000268 	.word	0x20000268
 8001df4:	20000270 	.word	0x20000270
 8001df8:	92492493 	.word	0x92492493
 8001dfc:	08006a90 	.word	0x08006a90
 8001e00:	40590000 	.word	0x40590000
 8001e04:	20000278 	.word	0x20000278
 8001e08:	08006a98 	.word	0x08006a98
 8001e0c:	08006aa0 	.word	0x08006aa0

08001e10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b094      	sub	sp, #80	; 0x50
 8001e14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e16:	f107 0320 	add.w	r3, r7, #32
 8001e1a:	2230      	movs	r2, #48	; 0x30
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f003 fa96 	bl	8005350 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e24:	f107 030c 	add.w	r3, r7, #12
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e34:	2300      	movs	r3, #0
 8001e36:	60bb      	str	r3, [r7, #8]
 8001e38:	4b27      	ldr	r3, [pc, #156]	; (8001ed8 <SystemClock_Config+0xc8>)
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3c:	4a26      	ldr	r2, [pc, #152]	; (8001ed8 <SystemClock_Config+0xc8>)
 8001e3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e42:	6413      	str	r3, [r2, #64]	; 0x40
 8001e44:	4b24      	ldr	r3, [pc, #144]	; (8001ed8 <SystemClock_Config+0xc8>)
 8001e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e4c:	60bb      	str	r3, [r7, #8]
 8001e4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e50:	2300      	movs	r3, #0
 8001e52:	607b      	str	r3, [r7, #4]
 8001e54:	4b21      	ldr	r3, [pc, #132]	; (8001edc <SystemClock_Config+0xcc>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a20      	ldr	r2, [pc, #128]	; (8001edc <SystemClock_Config+0xcc>)
 8001e5a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e5e:	6013      	str	r3, [r2, #0]
 8001e60:	4b1e      	ldr	r3, [pc, #120]	; (8001edc <SystemClock_Config+0xcc>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e68:	607b      	str	r3, [r7, #4]
 8001e6a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e74:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e76:	2302      	movs	r3, #2
 8001e78:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e7a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001e80:	2304      	movs	r3, #4
 8001e82:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001e84:	23c0      	movs	r3, #192	; 0xc0
 8001e86:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001e88:	2304      	movs	r3, #4
 8001e8a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001e8c:	2308      	movs	r3, #8
 8001e8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e90:	f107 0320 	add.w	r3, r7, #32
 8001e94:	4618      	mov	r0, r3
 8001e96:	f002 f9d7 	bl	8004248 <HAL_RCC_OscConfig>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ea0:	f000 f8fe 	bl	80020a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ea4:	230f      	movs	r3, #15
 8001ea6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001eb0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001eb4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001eba:	f107 030c 	add.w	r3, r7, #12
 8001ebe:	2103      	movs	r1, #3
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f002 fc39 	bl	8004738 <HAL_RCC_ClockConfig>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001ecc:	f000 f8e8 	bl	80020a0 <Error_Handler>
  }
}
 8001ed0:	bf00      	nop
 8001ed2:	3750      	adds	r7, #80	; 0x50
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40023800 	.word	0x40023800
 8001edc:	40007000 	.word	0x40007000

08001ee0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ee6:	463b      	mov	r3, r7
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	605a      	str	r2, [r3, #4]
 8001eee:	609a      	str	r2, [r3, #8]
 8001ef0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ef2:	4b21      	ldr	r3, [pc, #132]	; (8001f78 <MX_ADC1_Init+0x98>)
 8001ef4:	4a21      	ldr	r2, [pc, #132]	; (8001f7c <MX_ADC1_Init+0x9c>)
 8001ef6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ef8:	4b1f      	ldr	r3, [pc, #124]	; (8001f78 <MX_ADC1_Init+0x98>)
 8001efa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001efe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001f00:	4b1d      	ldr	r3, [pc, #116]	; (8001f78 <MX_ADC1_Init+0x98>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001f06:	4b1c      	ldr	r3, [pc, #112]	; (8001f78 <MX_ADC1_Init+0x98>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001f0c:	4b1a      	ldr	r3, [pc, #104]	; (8001f78 <MX_ADC1_Init+0x98>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f12:	4b19      	ldr	r3, [pc, #100]	; (8001f78 <MX_ADC1_Init+0x98>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f1a:	4b17      	ldr	r3, [pc, #92]	; (8001f78 <MX_ADC1_Init+0x98>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f20:	4b15      	ldr	r3, [pc, #84]	; (8001f78 <MX_ADC1_Init+0x98>)
 8001f22:	4a17      	ldr	r2, [pc, #92]	; (8001f80 <MX_ADC1_Init+0xa0>)
 8001f24:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f26:	4b14      	ldr	r3, [pc, #80]	; (8001f78 <MX_ADC1_Init+0x98>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001f2c:	4b12      	ldr	r3, [pc, #72]	; (8001f78 <MX_ADC1_Init+0x98>)
 8001f2e:	2201      	movs	r2, #1
 8001f30:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001f32:	4b11      	ldr	r3, [pc, #68]	; (8001f78 <MX_ADC1_Init+0x98>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f3a:	4b0f      	ldr	r3, [pc, #60]	; (8001f78 <MX_ADC1_Init+0x98>)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f40:	480d      	ldr	r0, [pc, #52]	; (8001f78 <MX_ADC1_Init+0x98>)
 8001f42:	f000 fb65 	bl	8002610 <HAL_ADC_Init>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001f4c:	f000 f8a8 	bl	80020a0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001f50:	2309      	movs	r3, #9
 8001f52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f54:	2301      	movs	r3, #1
 8001f56:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f5c:	463b      	mov	r3, r7
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4805      	ldr	r0, [pc, #20]	; (8001f78 <MX_ADC1_Init+0x98>)
 8001f62:	f000 fd19 	bl	8002998 <HAL_ADC_ConfigChannel>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001f6c:	f000 f898 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f70:	bf00      	nop
 8001f72:	3710      	adds	r7, #16
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	20000170 	.word	0x20000170
 8001f7c:	40012000 	.word	0x40012000
 8001f80:	0f000001 	.word	0x0f000001

08001f84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f88:	4b12      	ldr	r3, [pc, #72]	; (8001fd4 <MX_I2C1_Init+0x50>)
 8001f8a:	4a13      	ldr	r2, [pc, #76]	; (8001fd8 <MX_I2C1_Init+0x54>)
 8001f8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001f8e:	4b11      	ldr	r3, [pc, #68]	; (8001fd4 <MX_I2C1_Init+0x50>)
 8001f90:	4a12      	ldr	r2, [pc, #72]	; (8001fdc <MX_I2C1_Init+0x58>)
 8001f92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f94:	4b0f      	ldr	r3, [pc, #60]	; (8001fd4 <MX_I2C1_Init+0x50>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f9a:	4b0e      	ldr	r3, [pc, #56]	; (8001fd4 <MX_I2C1_Init+0x50>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fa0:	4b0c      	ldr	r3, [pc, #48]	; (8001fd4 <MX_I2C1_Init+0x50>)
 8001fa2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001fa6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fa8:	4b0a      	ldr	r3, [pc, #40]	; (8001fd4 <MX_I2C1_Init+0x50>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001fae:	4b09      	ldr	r3, [pc, #36]	; (8001fd4 <MX_I2C1_Init+0x50>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fb4:	4b07      	ldr	r3, [pc, #28]	; (8001fd4 <MX_I2C1_Init+0x50>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fba:	4b06      	ldr	r3, [pc, #24]	; (8001fd4 <MX_I2C1_Init+0x50>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fc0:	4804      	ldr	r0, [pc, #16]	; (8001fd4 <MX_I2C1_Init+0x50>)
 8001fc2:	f001 f981 	bl	80032c8 <HAL_I2C_Init>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001fcc:	f000 f868 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fd0:	bf00      	nop
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	200001b8 	.word	0x200001b8
 8001fd8:	40005400 	.word	0x40005400
 8001fdc:	00061a80 	.word	0x00061a80

08001fe0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001fe4:	4b11      	ldr	r3, [pc, #68]	; (800202c <MX_USART6_UART_Init+0x4c>)
 8001fe6:	4a12      	ldr	r2, [pc, #72]	; (8002030 <MX_USART6_UART_Init+0x50>)
 8001fe8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001fea:	4b10      	ldr	r3, [pc, #64]	; (800202c <MX_USART6_UART_Init+0x4c>)
 8001fec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001ff0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001ff2:	4b0e      	ldr	r3, [pc, #56]	; (800202c <MX_USART6_UART_Init+0x4c>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001ff8:	4b0c      	ldr	r3, [pc, #48]	; (800202c <MX_USART6_UART_Init+0x4c>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001ffe:	4b0b      	ldr	r3, [pc, #44]	; (800202c <MX_USART6_UART_Init+0x4c>)
 8002000:	2200      	movs	r2, #0
 8002002:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002004:	4b09      	ldr	r3, [pc, #36]	; (800202c <MX_USART6_UART_Init+0x4c>)
 8002006:	220c      	movs	r2, #12
 8002008:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800200a:	4b08      	ldr	r3, [pc, #32]	; (800202c <MX_USART6_UART_Init+0x4c>)
 800200c:	2200      	movs	r2, #0
 800200e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002010:	4b06      	ldr	r3, [pc, #24]	; (800202c <MX_USART6_UART_Init+0x4c>)
 8002012:	2200      	movs	r2, #0
 8002014:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002016:	4805      	ldr	r0, [pc, #20]	; (800202c <MX_USART6_UART_Init+0x4c>)
 8002018:	f002 fdae 	bl	8004b78 <HAL_UART_Init>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002022:	f000 f83d 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002026:	bf00      	nop
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	2000020c 	.word	0x2000020c
 8002030:	40011400 	.word	0x40011400

08002034 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002034:	b480      	push	{r7}
 8002036:	b085      	sub	sp, #20
 8002038:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800203a:	2300      	movs	r3, #0
 800203c:	60fb      	str	r3, [r7, #12]
 800203e:	4b17      	ldr	r3, [pc, #92]	; (800209c <MX_GPIO_Init+0x68>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002042:	4a16      	ldr	r2, [pc, #88]	; (800209c <MX_GPIO_Init+0x68>)
 8002044:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002048:	6313      	str	r3, [r2, #48]	; 0x30
 800204a:	4b14      	ldr	r3, [pc, #80]	; (800209c <MX_GPIO_Init+0x68>)
 800204c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002052:	60fb      	str	r3, [r7, #12]
 8002054:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002056:	2300      	movs	r3, #0
 8002058:	60bb      	str	r3, [r7, #8]
 800205a:	4b10      	ldr	r3, [pc, #64]	; (800209c <MX_GPIO_Init+0x68>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205e:	4a0f      	ldr	r2, [pc, #60]	; (800209c <MX_GPIO_Init+0x68>)
 8002060:	f043 0302 	orr.w	r3, r3, #2
 8002064:	6313      	str	r3, [r2, #48]	; 0x30
 8002066:	4b0d      	ldr	r3, [pc, #52]	; (800209c <MX_GPIO_Init+0x68>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	60bb      	str	r3, [r7, #8]
 8002070:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	607b      	str	r3, [r7, #4]
 8002076:	4b09      	ldr	r3, [pc, #36]	; (800209c <MX_GPIO_Init+0x68>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	4a08      	ldr	r2, [pc, #32]	; (800209c <MX_GPIO_Init+0x68>)
 800207c:	f043 0304 	orr.w	r3, r3, #4
 8002080:	6313      	str	r3, [r2, #48]	; 0x30
 8002082:	4b06      	ldr	r3, [pc, #24]	; (800209c <MX_GPIO_Init+0x68>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	f003 0304 	and.w	r3, r3, #4
 800208a:	607b      	str	r3, [r7, #4]
 800208c:	687b      	ldr	r3, [r7, #4]

}
 800208e:	bf00      	nop
 8002090:	3714      	adds	r7, #20
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	40023800 	.word	0x40023800

080020a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020a4:	b672      	cpsid	i
}
 80020a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020a8:	e7fe      	b.n	80020a8 <Error_Handler+0x8>
	...

080020ac <SpeedGauge>:
extern UART_HandleTypeDef huart6;

uint8_t Cmd_End[3] = {0xFF,0xFF,0xFF};  // command end sequence

void SpeedGauge (char *obj, uint16_t speedvalue)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b08c      	sub	sp, #48	; 0x30
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	460b      	mov	r3, r1
 80020b6:	807b      	strh	r3, [r7, #2]
	char buf[30];
	speedvalue = speedvalue + 306;
 80020b8:	887b      	ldrh	r3, [r7, #2]
 80020ba:	f503 7399 	add.w	r3, r3, #306	; 0x132
 80020be:	807b      	strh	r3, [r7, #2]
	if (speedvalue >= 360) speedvalue = speedvalue-360;
 80020c0:	887b      	ldrh	r3, [r7, #2]
 80020c2:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 80020c6:	d303      	bcc.n	80020d0 <SpeedGauge+0x24>
 80020c8:	887b      	ldrh	r3, [r7, #2]
 80020ca:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80020ce:	807b      	strh	r3, [r7, #2]

	int len = sprintf (buf, "%s=%u", obj, speedvalue);
 80020d0:	887b      	ldrh	r3, [r7, #2]
 80020d2:	f107 000c 	add.w	r0, r7, #12
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	490b      	ldr	r1, [pc, #44]	; (8002108 <SpeedGauge+0x5c>)
 80020da:	f003 f941 	bl	8005360 <siprintf>
 80020de:	62f8      	str	r0, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart6, (uint8_t *)buf, len, 1000);
 80020e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	f107 010c 	add.w	r1, r7, #12
 80020e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020ec:	4807      	ldr	r0, [pc, #28]	; (800210c <SpeedGauge+0x60>)
 80020ee:	f002 fd90 	bl	8004c12 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart6, Cmd_End, 3, 1000);
 80020f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020f6:	2203      	movs	r2, #3
 80020f8:	4905      	ldr	r1, [pc, #20]	; (8002110 <SpeedGauge+0x64>)
 80020fa:	4804      	ldr	r0, [pc, #16]	; (800210c <SpeedGauge+0x60>)
 80020fc:	f002 fd89 	bl	8004c12 <HAL_UART_Transmit>
}
 8002100:	bf00      	nop
 8002102:	3730      	adds	r7, #48	; 0x30
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	08006aa8 	.word	0x08006aa8
 800210c:	2000020c 	.word	0x2000020c
 8002110:	20000038 	.word	0x20000038

08002114 <SpeedNum>:

void SpeedNum (char *obj, uint16_t speedvalue)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08c      	sub	sp, #48	; 0x30
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	460b      	mov	r3, r1
 800211e:	807b      	strh	r3, [r7, #2]
	char buf[30];
	int len = sprintf (buf, "%s=%u", obj, speedvalue);
 8002120:	887b      	ldrh	r3, [r7, #2]
 8002122:	f107 000c 	add.w	r0, r7, #12
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	490b      	ldr	r1, [pc, #44]	; (8002158 <SpeedNum+0x44>)
 800212a:	f003 f919 	bl	8005360 <siprintf>
 800212e:	62f8      	str	r0, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart6, (uint8_t *)buf, len, 1000);
 8002130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002132:	b29a      	uxth	r2, r3
 8002134:	f107 010c 	add.w	r1, r7, #12
 8002138:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800213c:	4807      	ldr	r0, [pc, #28]	; (800215c <SpeedNum+0x48>)
 800213e:	f002 fd68 	bl	8004c12 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart6, Cmd_End, 3, 1000);
 8002142:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002146:	2203      	movs	r2, #3
 8002148:	4905      	ldr	r1, [pc, #20]	; (8002160 <SpeedNum+0x4c>)
 800214a:	4804      	ldr	r0, [pc, #16]	; (800215c <SpeedNum+0x48>)
 800214c:	f002 fd61 	bl	8004c12 <HAL_UART_Transmit>
}
 8002150:	bf00      	nop
 8002152:	3730      	adds	r7, #48	; 0x30
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	08006aa8 	.word	0x08006aa8
 800215c:	2000020c 	.word	0x2000020c
 8002160:	20000038 	.word	0x20000038

08002164 <TotalVoltNum>:
	HAL_UART_Transmit(&huart6, (uint8_t *)buf, len, 1000);
	HAL_UART_Transmit(&huart6, Cmd_End, 3, 1000);
}

void TotalVoltNum (char *obj, uint16_t totalvoltvalue)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b08c      	sub	sp, #48	; 0x30
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	460b      	mov	r3, r1
 800216e:	807b      	strh	r3, [r7, #2]
	char buf[30];
	int len = sprintf (buf, "%s=%u", obj, totalvoltvalue);
 8002170:	887b      	ldrh	r3, [r7, #2]
 8002172:	f107 000c 	add.w	r0, r7, #12
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	490b      	ldr	r1, [pc, #44]	; (80021a8 <TotalVoltNum+0x44>)
 800217a:	f003 f8f1 	bl	8005360 <siprintf>
 800217e:	62f8      	str	r0, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart6, (uint8_t *)buf, len, 1000);
 8002180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002182:	b29a      	uxth	r2, r3
 8002184:	f107 010c 	add.w	r1, r7, #12
 8002188:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800218c:	4807      	ldr	r0, [pc, #28]	; (80021ac <TotalVoltNum+0x48>)
 800218e:	f002 fd40 	bl	8004c12 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart6, Cmd_End, 3, 1000);
 8002192:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002196:	2203      	movs	r2, #3
 8002198:	4905      	ldr	r1, [pc, #20]	; (80021b0 <TotalVoltNum+0x4c>)
 800219a:	4804      	ldr	r0, [pc, #16]	; (80021ac <TotalVoltNum+0x48>)
 800219c:	f002 fd39 	bl	8004c12 <HAL_UART_Transmit>
}
 80021a0:	bf00      	nop
 80021a2:	3730      	adds	r7, #48	; 0x30
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	08006aa8 	.word	0x08006aa8
 80021ac:	2000020c 	.word	0x2000020c
 80021b0:	20000038 	.word	0x20000038

080021b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	607b      	str	r3, [r7, #4]
 80021be:	4b10      	ldr	r3, [pc, #64]	; (8002200 <HAL_MspInit+0x4c>)
 80021c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021c2:	4a0f      	ldr	r2, [pc, #60]	; (8002200 <HAL_MspInit+0x4c>)
 80021c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021c8:	6453      	str	r3, [r2, #68]	; 0x44
 80021ca:	4b0d      	ldr	r3, [pc, #52]	; (8002200 <HAL_MspInit+0x4c>)
 80021cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021d2:	607b      	str	r3, [r7, #4]
 80021d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	603b      	str	r3, [r7, #0]
 80021da:	4b09      	ldr	r3, [pc, #36]	; (8002200 <HAL_MspInit+0x4c>)
 80021dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021de:	4a08      	ldr	r2, [pc, #32]	; (8002200 <HAL_MspInit+0x4c>)
 80021e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021e4:	6413      	str	r3, [r2, #64]	; 0x40
 80021e6:	4b06      	ldr	r3, [pc, #24]	; (8002200 <HAL_MspInit+0x4c>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ee:	603b      	str	r3, [r7, #0]
 80021f0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80021f2:	2007      	movs	r0, #7
 80021f4:	f000 feb0 	bl	8002f58 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021f8:	bf00      	nop
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	40023800 	.word	0x40023800

08002204 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b08a      	sub	sp, #40	; 0x28
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800220c:	f107 0314 	add.w	r3, r7, #20
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	60da      	str	r2, [r3, #12]
 800221a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a17      	ldr	r2, [pc, #92]	; (8002280 <HAL_ADC_MspInit+0x7c>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d127      	bne.n	8002276 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002226:	2300      	movs	r3, #0
 8002228:	613b      	str	r3, [r7, #16]
 800222a:	4b16      	ldr	r3, [pc, #88]	; (8002284 <HAL_ADC_MspInit+0x80>)
 800222c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222e:	4a15      	ldr	r2, [pc, #84]	; (8002284 <HAL_ADC_MspInit+0x80>)
 8002230:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002234:	6453      	str	r3, [r2, #68]	; 0x44
 8002236:	4b13      	ldr	r3, [pc, #76]	; (8002284 <HAL_ADC_MspInit+0x80>)
 8002238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800223a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800223e:	613b      	str	r3, [r7, #16]
 8002240:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002242:	2300      	movs	r3, #0
 8002244:	60fb      	str	r3, [r7, #12]
 8002246:	4b0f      	ldr	r3, [pc, #60]	; (8002284 <HAL_ADC_MspInit+0x80>)
 8002248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224a:	4a0e      	ldr	r2, [pc, #56]	; (8002284 <HAL_ADC_MspInit+0x80>)
 800224c:	f043 0302 	orr.w	r3, r3, #2
 8002250:	6313      	str	r3, [r2, #48]	; 0x30
 8002252:	4b0c      	ldr	r3, [pc, #48]	; (8002284 <HAL_ADC_MspInit+0x80>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	60fb      	str	r3, [r7, #12]
 800225c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800225e:	2302      	movs	r3, #2
 8002260:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002262:	2303      	movs	r3, #3
 8002264:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002266:	2300      	movs	r3, #0
 8002268:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800226a:	f107 0314 	add.w	r3, r7, #20
 800226e:	4619      	mov	r1, r3
 8002270:	4805      	ldr	r0, [pc, #20]	; (8002288 <HAL_ADC_MspInit+0x84>)
 8002272:	f000 fea5 	bl	8002fc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002276:	bf00      	nop
 8002278:	3728      	adds	r7, #40	; 0x28
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	40012000 	.word	0x40012000
 8002284:	40023800 	.word	0x40023800
 8002288:	40020400 	.word	0x40020400

0800228c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b08a      	sub	sp, #40	; 0x28
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002294:	f107 0314 	add.w	r3, r7, #20
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	609a      	str	r2, [r3, #8]
 80022a0:	60da      	str	r2, [r3, #12]
 80022a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a19      	ldr	r2, [pc, #100]	; (8002310 <HAL_I2C_MspInit+0x84>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d12b      	bne.n	8002306 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	613b      	str	r3, [r7, #16]
 80022b2:	4b18      	ldr	r3, [pc, #96]	; (8002314 <HAL_I2C_MspInit+0x88>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b6:	4a17      	ldr	r2, [pc, #92]	; (8002314 <HAL_I2C_MspInit+0x88>)
 80022b8:	f043 0302 	orr.w	r3, r3, #2
 80022bc:	6313      	str	r3, [r2, #48]	; 0x30
 80022be:	4b15      	ldr	r3, [pc, #84]	; (8002314 <HAL_I2C_MspInit+0x88>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	613b      	str	r3, [r7, #16]
 80022c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80022ca:	23c0      	movs	r3, #192	; 0xc0
 80022cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022ce:	2312      	movs	r3, #18
 80022d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d2:	2300      	movs	r3, #0
 80022d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d6:	2303      	movs	r3, #3
 80022d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80022da:	2304      	movs	r3, #4
 80022dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022de:	f107 0314 	add.w	r3, r7, #20
 80022e2:	4619      	mov	r1, r3
 80022e4:	480c      	ldr	r0, [pc, #48]	; (8002318 <HAL_I2C_MspInit+0x8c>)
 80022e6:	f000 fe6b 	bl	8002fc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022ea:	2300      	movs	r3, #0
 80022ec:	60fb      	str	r3, [r7, #12]
 80022ee:	4b09      	ldr	r3, [pc, #36]	; (8002314 <HAL_I2C_MspInit+0x88>)
 80022f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f2:	4a08      	ldr	r2, [pc, #32]	; (8002314 <HAL_I2C_MspInit+0x88>)
 80022f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022f8:	6413      	str	r3, [r2, #64]	; 0x40
 80022fa:	4b06      	ldr	r3, [pc, #24]	; (8002314 <HAL_I2C_MspInit+0x88>)
 80022fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002302:	60fb      	str	r3, [r7, #12]
 8002304:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002306:	bf00      	nop
 8002308:	3728      	adds	r7, #40	; 0x28
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	40005400 	.word	0x40005400
 8002314:	40023800 	.word	0x40023800
 8002318:	40020400 	.word	0x40020400

0800231c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b08a      	sub	sp, #40	; 0x28
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002324:	f107 0314 	add.w	r3, r7, #20
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	605a      	str	r2, [r3, #4]
 800232e:	609a      	str	r2, [r3, #8]
 8002330:	60da      	str	r2, [r3, #12]
 8002332:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a19      	ldr	r2, [pc, #100]	; (80023a0 <HAL_UART_MspInit+0x84>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d12b      	bne.n	8002396 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800233e:	2300      	movs	r3, #0
 8002340:	613b      	str	r3, [r7, #16]
 8002342:	4b18      	ldr	r3, [pc, #96]	; (80023a4 <HAL_UART_MspInit+0x88>)
 8002344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002346:	4a17      	ldr	r2, [pc, #92]	; (80023a4 <HAL_UART_MspInit+0x88>)
 8002348:	f043 0320 	orr.w	r3, r3, #32
 800234c:	6453      	str	r3, [r2, #68]	; 0x44
 800234e:	4b15      	ldr	r3, [pc, #84]	; (80023a4 <HAL_UART_MspInit+0x88>)
 8002350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002352:	f003 0320 	and.w	r3, r3, #32
 8002356:	613b      	str	r3, [r7, #16]
 8002358:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	4b11      	ldr	r3, [pc, #68]	; (80023a4 <HAL_UART_MspInit+0x88>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002362:	4a10      	ldr	r2, [pc, #64]	; (80023a4 <HAL_UART_MspInit+0x88>)
 8002364:	f043 0304 	orr.w	r3, r3, #4
 8002368:	6313      	str	r3, [r2, #48]	; 0x30
 800236a:	4b0e      	ldr	r3, [pc, #56]	; (80023a4 <HAL_UART_MspInit+0x88>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236e:	f003 0304 	and.w	r3, r3, #4
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002376:	23c0      	movs	r3, #192	; 0xc0
 8002378:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237a:	2302      	movs	r3, #2
 800237c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237e:	2300      	movs	r3, #0
 8002380:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002382:	2303      	movs	r3, #3
 8002384:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002386:	2308      	movs	r3, #8
 8002388:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800238a:	f107 0314 	add.w	r3, r7, #20
 800238e:	4619      	mov	r1, r3
 8002390:	4805      	ldr	r0, [pc, #20]	; (80023a8 <HAL_UART_MspInit+0x8c>)
 8002392:	f000 fe15 	bl	8002fc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002396:	bf00      	nop
 8002398:	3728      	adds	r7, #40	; 0x28
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	40011400 	.word	0x40011400
 80023a4:	40023800 	.word	0x40023800
 80023a8:	40020800 	.word	0x40020800

080023ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023b0:	e7fe      	b.n	80023b0 <NMI_Handler+0x4>

080023b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023b2:	b480      	push	{r7}
 80023b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023b6:	e7fe      	b.n	80023b6 <HardFault_Handler+0x4>

080023b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023bc:	e7fe      	b.n	80023bc <MemManage_Handler+0x4>

080023be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023be:	b480      	push	{r7}
 80023c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023c2:	e7fe      	b.n	80023c2 <BusFault_Handler+0x4>

080023c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023c8:	e7fe      	b.n	80023c8 <UsageFault_Handler+0x4>

080023ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023ca:	b480      	push	{r7}
 80023cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023ce:	bf00      	nop
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023e6:	b480      	push	{r7}
 80023e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023f8:	f000 f8c6 	bl	8002588 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023fc:	bf00      	nop
 80023fe:	bd80      	pop	{r7, pc}

08002400 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002408:	4a14      	ldr	r2, [pc, #80]	; (800245c <_sbrk+0x5c>)
 800240a:	4b15      	ldr	r3, [pc, #84]	; (8002460 <_sbrk+0x60>)
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002414:	4b13      	ldr	r3, [pc, #76]	; (8002464 <_sbrk+0x64>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d102      	bne.n	8002422 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800241c:	4b11      	ldr	r3, [pc, #68]	; (8002464 <_sbrk+0x64>)
 800241e:	4a12      	ldr	r2, [pc, #72]	; (8002468 <_sbrk+0x68>)
 8002420:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002422:	4b10      	ldr	r3, [pc, #64]	; (8002464 <_sbrk+0x64>)
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4413      	add	r3, r2
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	429a      	cmp	r2, r3
 800242e:	d207      	bcs.n	8002440 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002430:	f002 ff64 	bl	80052fc <__errno>
 8002434:	4603      	mov	r3, r0
 8002436:	220c      	movs	r2, #12
 8002438:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800243a:	f04f 33ff 	mov.w	r3, #4294967295
 800243e:	e009      	b.n	8002454 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002440:	4b08      	ldr	r3, [pc, #32]	; (8002464 <_sbrk+0x64>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002446:	4b07      	ldr	r3, [pc, #28]	; (8002464 <_sbrk+0x64>)
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4413      	add	r3, r2
 800244e:	4a05      	ldr	r2, [pc, #20]	; (8002464 <_sbrk+0x64>)
 8002450:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002452:	68fb      	ldr	r3, [r7, #12]
}
 8002454:	4618      	mov	r0, r3
 8002456:	3718      	adds	r7, #24
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	20020000 	.word	0x20020000
 8002460:	00000400 	.word	0x00000400
 8002464:	2000027c 	.word	0x2000027c
 8002468:	20000298 	.word	0x20000298

0800246c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002470:	4b06      	ldr	r3, [pc, #24]	; (800248c <SystemInit+0x20>)
 8002472:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002476:	4a05      	ldr	r2, [pc, #20]	; (800248c <SystemInit+0x20>)
 8002478:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800247c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002480:	bf00      	nop
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	e000ed00 	.word	0xe000ed00

08002490 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002490:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002494:	480d      	ldr	r0, [pc, #52]	; (80024cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002496:	490e      	ldr	r1, [pc, #56]	; (80024d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002498:	4a0e      	ldr	r2, [pc, #56]	; (80024d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800249a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800249c:	e002      	b.n	80024a4 <LoopCopyDataInit>

0800249e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800249e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024a2:	3304      	adds	r3, #4

080024a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024a8:	d3f9      	bcc.n	800249e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024aa:	4a0b      	ldr	r2, [pc, #44]	; (80024d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024ac:	4c0b      	ldr	r4, [pc, #44]	; (80024dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80024ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024b0:	e001      	b.n	80024b6 <LoopFillZerobss>

080024b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024b4:	3204      	adds	r2, #4

080024b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024b8:	d3fb      	bcc.n	80024b2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024ba:	f7ff ffd7 	bl	800246c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024be:	f002 ff23 	bl	8005308 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024c2:	f7ff fbc9 	bl	8001c58 <main>
  bx  lr    
 80024c6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80024c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024d0:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 80024d4:	08006b70 	.word	0x08006b70
  ldr r2, =_sbss
 80024d8:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 80024dc:	20000294 	.word	0x20000294

080024e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024e0:	e7fe      	b.n	80024e0 <ADC_IRQHandler>
	...

080024e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024e8:	4b0e      	ldr	r3, [pc, #56]	; (8002524 <HAL_Init+0x40>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a0d      	ldr	r2, [pc, #52]	; (8002524 <HAL_Init+0x40>)
 80024ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024f4:	4b0b      	ldr	r3, [pc, #44]	; (8002524 <HAL_Init+0x40>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a0a      	ldr	r2, [pc, #40]	; (8002524 <HAL_Init+0x40>)
 80024fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002500:	4b08      	ldr	r3, [pc, #32]	; (8002524 <HAL_Init+0x40>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a07      	ldr	r2, [pc, #28]	; (8002524 <HAL_Init+0x40>)
 8002506:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800250a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800250c:	2003      	movs	r0, #3
 800250e:	f000 fd23 	bl	8002f58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002512:	2000      	movs	r0, #0
 8002514:	f000 f808 	bl	8002528 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002518:	f7ff fe4c 	bl	80021b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	40023c00 	.word	0x40023c00

08002528 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002530:	4b12      	ldr	r3, [pc, #72]	; (800257c <HAL_InitTick+0x54>)
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	4b12      	ldr	r3, [pc, #72]	; (8002580 <HAL_InitTick+0x58>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	4619      	mov	r1, r3
 800253a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800253e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002542:	fbb2 f3f3 	udiv	r3, r2, r3
 8002546:	4618      	mov	r0, r3
 8002548:	f000 fd2d 	bl	8002fa6 <HAL_SYSTICK_Config>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e00e      	b.n	8002574 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2b0f      	cmp	r3, #15
 800255a:	d80a      	bhi.n	8002572 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800255c:	2200      	movs	r2, #0
 800255e:	6879      	ldr	r1, [r7, #4]
 8002560:	f04f 30ff 	mov.w	r0, #4294967295
 8002564:	f000 fd03 	bl	8002f6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002568:	4a06      	ldr	r2, [pc, #24]	; (8002584 <HAL_InitTick+0x5c>)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800256e:	2300      	movs	r3, #0
 8002570:	e000      	b.n	8002574 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
}
 8002574:	4618      	mov	r0, r3
 8002576:	3708      	adds	r7, #8
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	2000003c 	.word	0x2000003c
 8002580:	20000044 	.word	0x20000044
 8002584:	20000040 	.word	0x20000040

08002588 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800258c:	4b06      	ldr	r3, [pc, #24]	; (80025a8 <HAL_IncTick+0x20>)
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	461a      	mov	r2, r3
 8002592:	4b06      	ldr	r3, [pc, #24]	; (80025ac <HAL_IncTick+0x24>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4413      	add	r3, r2
 8002598:	4a04      	ldr	r2, [pc, #16]	; (80025ac <HAL_IncTick+0x24>)
 800259a:	6013      	str	r3, [r2, #0]
}
 800259c:	bf00      	nop
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	20000044 	.word	0x20000044
 80025ac:	20000280 	.word	0x20000280

080025b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  return uwTick;
 80025b4:	4b03      	ldr	r3, [pc, #12]	; (80025c4 <HAL_GetTick+0x14>)
 80025b6:	681b      	ldr	r3, [r3, #0]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	20000280 	.word	0x20000280

080025c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025d0:	f7ff ffee 	bl	80025b0 <HAL_GetTick>
 80025d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025e0:	d005      	beq.n	80025ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025e2:	4b0a      	ldr	r3, [pc, #40]	; (800260c <HAL_Delay+0x44>)
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	461a      	mov	r2, r3
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	4413      	add	r3, r2
 80025ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025ee:	bf00      	nop
 80025f0:	f7ff ffde 	bl	80025b0 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	68fa      	ldr	r2, [r7, #12]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d8f7      	bhi.n	80025f0 <HAL_Delay+0x28>
  {
  }
}
 8002600:	bf00      	nop
 8002602:	bf00      	nop
 8002604:	3710      	adds	r7, #16
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	20000044 	.word	0x20000044

08002610 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002618:	2300      	movs	r3, #0
 800261a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e033      	b.n	800268e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262a:	2b00      	cmp	r3, #0
 800262c:	d109      	bne.n	8002642 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f7ff fde8 	bl	8002204 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2200      	movs	r2, #0
 800263e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	f003 0310 	and.w	r3, r3, #16
 800264a:	2b00      	cmp	r3, #0
 800264c:	d118      	bne.n	8002680 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002656:	f023 0302 	bic.w	r3, r3, #2
 800265a:	f043 0202 	orr.w	r2, r3, #2
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f000 faca 	bl	8002bfc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002672:	f023 0303 	bic.w	r3, r3, #3
 8002676:	f043 0201 	orr.w	r2, r3, #1
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	641a      	str	r2, [r3, #64]	; 0x40
 800267e:	e001      	b.n	8002684 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800268c:	7bfb      	ldrb	r3, [r7, #15]
}
 800268e:	4618      	mov	r0, r3
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
	...

08002698 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002698:	b480      	push	{r7}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80026a0:	2300      	movs	r3, #0
 80026a2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d101      	bne.n	80026b2 <HAL_ADC_Start+0x1a>
 80026ae:	2302      	movs	r3, #2
 80026b0:	e097      	b.n	80027e2 <HAL_ADC_Start+0x14a>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2201      	movs	r2, #1
 80026b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	f003 0301 	and.w	r3, r3, #1
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d018      	beq.n	80026fa <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689a      	ldr	r2, [r3, #8]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f042 0201 	orr.w	r2, r2, #1
 80026d6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026d8:	4b45      	ldr	r3, [pc, #276]	; (80027f0 <HAL_ADC_Start+0x158>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a45      	ldr	r2, [pc, #276]	; (80027f4 <HAL_ADC_Start+0x15c>)
 80026de:	fba2 2303 	umull	r2, r3, r2, r3
 80026e2:	0c9a      	lsrs	r2, r3, #18
 80026e4:	4613      	mov	r3, r2
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	4413      	add	r3, r2
 80026ea:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80026ec:	e002      	b.n	80026f4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	3b01      	subs	r3, #1
 80026f2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1f9      	bne.n	80026ee <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f003 0301 	and.w	r3, r3, #1
 8002704:	2b01      	cmp	r3, #1
 8002706:	d15f      	bne.n	80027c8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002710:	f023 0301 	bic.w	r3, r3, #1
 8002714:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002726:	2b00      	cmp	r3, #0
 8002728:	d007      	beq.n	800273a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002732:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002742:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002746:	d106      	bne.n	8002756 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800274c:	f023 0206 	bic.w	r2, r3, #6
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	645a      	str	r2, [r3, #68]	; 0x44
 8002754:	e002      	b.n	800275c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2200      	movs	r2, #0
 800275a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002764:	4b24      	ldr	r3, [pc, #144]	; (80027f8 <HAL_ADC_Start+0x160>)
 8002766:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002770:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f003 031f 	and.w	r3, r3, #31
 800277a:	2b00      	cmp	r3, #0
 800277c:	d10f      	bne.n	800279e <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d129      	bne.n	80027e0 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	689a      	ldr	r2, [r3, #8]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800279a:	609a      	str	r2, [r3, #8]
 800279c:	e020      	b.n	80027e0 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a16      	ldr	r2, [pc, #88]	; (80027fc <HAL_ADC_Start+0x164>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d11b      	bne.n	80027e0 <HAL_ADC_Start+0x148>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d114      	bne.n	80027e0 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	689a      	ldr	r2, [r3, #8]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80027c4:	609a      	str	r2, [r3, #8]
 80027c6:	e00b      	b.n	80027e0 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027cc:	f043 0210 	orr.w	r2, r3, #16
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d8:	f043 0201 	orr.w	r2, r3, #1
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80027e0:	2300      	movs	r3, #0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3714      	adds	r7, #20
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	2000003c 	.word	0x2000003c
 80027f4:	431bde83 	.word	0x431bde83
 80027f8:	40012300 	.word	0x40012300
 80027fc:	40012000 	.word	0x40012000

08002800 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800280e:	2b01      	cmp	r3, #1
 8002810:	d101      	bne.n	8002816 <HAL_ADC_Stop+0x16>
 8002812:	2302      	movs	r3, #2
 8002814:	e021      	b.n	800285a <HAL_ADC_Stop+0x5a>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2201      	movs	r2, #1
 800281a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	689a      	ldr	r2, [r3, #8]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f022 0201 	bic.w	r2, r2, #1
 800282c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f003 0301 	and.w	r3, r3, #1
 8002838:	2b00      	cmp	r3, #0
 800283a:	d109      	bne.n	8002850 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002840:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002844:	f023 0301 	bic.w	r3, r3, #1
 8002848:	f043 0201 	orr.w	r2, r3, #1
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002858:	2300      	movs	r3, #0
}
 800285a:	4618      	mov	r0, r3
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr

08002866 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002866:	b580      	push	{r7, lr}
 8002868:	b084      	sub	sp, #16
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
 800286e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002870:	2300      	movs	r3, #0
 8002872:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800287e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002882:	d113      	bne.n	80028ac <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800288e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002892:	d10b      	bne.n	80028ac <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002898:	f043 0220 	orr.w	r2, r3, #32
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e063      	b.n	8002974 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80028ac:	f7ff fe80 	bl	80025b0 <HAL_GetTick>
 80028b0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80028b2:	e021      	b.n	80028f8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ba:	d01d      	beq.n	80028f8 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d007      	beq.n	80028d2 <HAL_ADC_PollForConversion+0x6c>
 80028c2:	f7ff fe75 	bl	80025b0 <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d212      	bcs.n	80028f8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d00b      	beq.n	80028f8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e4:	f043 0204 	orr.w	r2, r3, #4
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80028f4:	2303      	movs	r3, #3
 80028f6:	e03d      	b.n	8002974 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b02      	cmp	r3, #2
 8002904:	d1d6      	bne.n	80028b4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f06f 0212 	mvn.w	r2, #18
 800290e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002914:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d123      	bne.n	8002972 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800292e:	2b00      	cmp	r3, #0
 8002930:	d11f      	bne.n	8002972 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002938:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800293c:	2b00      	cmp	r3, #0
 800293e:	d006      	beq.n	800294e <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800294a:	2b00      	cmp	r3, #0
 800294c:	d111      	bne.n	8002972 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002952:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d105      	bne.n	8002972 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296a:	f043 0201 	orr.w	r2, r3, #1
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	3710      	adds	r7, #16
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800298a:	4618      	mov	r0, r3
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
	...

08002998 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002998:	b480      	push	{r7}
 800299a:	b085      	sub	sp, #20
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80029a2:	2300      	movs	r3, #0
 80029a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d101      	bne.n	80029b4 <HAL_ADC_ConfigChannel+0x1c>
 80029b0:	2302      	movs	r3, #2
 80029b2:	e113      	b.n	8002bdc <HAL_ADC_ConfigChannel+0x244>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2201      	movs	r2, #1
 80029b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2b09      	cmp	r3, #9
 80029c2:	d925      	bls.n	8002a10 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	68d9      	ldr	r1, [r3, #12]
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	461a      	mov	r2, r3
 80029d2:	4613      	mov	r3, r2
 80029d4:	005b      	lsls	r3, r3, #1
 80029d6:	4413      	add	r3, r2
 80029d8:	3b1e      	subs	r3, #30
 80029da:	2207      	movs	r2, #7
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	43da      	mvns	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	400a      	ands	r2, r1
 80029e8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	68d9      	ldr	r1, [r3, #12]
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	689a      	ldr	r2, [r3, #8]
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	4618      	mov	r0, r3
 80029fc:	4603      	mov	r3, r0
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	4403      	add	r3, r0
 8002a02:	3b1e      	subs	r3, #30
 8002a04:	409a      	lsls	r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	60da      	str	r2, [r3, #12]
 8002a0e:	e022      	b.n	8002a56 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	6919      	ldr	r1, [r3, #16]
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	b29b      	uxth	r3, r3
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	4613      	mov	r3, r2
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	4413      	add	r3, r2
 8002a24:	2207      	movs	r2, #7
 8002a26:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2a:	43da      	mvns	r2, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	400a      	ands	r2, r1
 8002a32:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	6919      	ldr	r1, [r3, #16]
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	689a      	ldr	r2, [r3, #8]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	4618      	mov	r0, r3
 8002a46:	4603      	mov	r3, r0
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	4403      	add	r3, r0
 8002a4c:	409a      	lsls	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	430a      	orrs	r2, r1
 8002a54:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	2b06      	cmp	r3, #6
 8002a5c:	d824      	bhi.n	8002aa8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	685a      	ldr	r2, [r3, #4]
 8002a68:	4613      	mov	r3, r2
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	4413      	add	r3, r2
 8002a6e:	3b05      	subs	r3, #5
 8002a70:	221f      	movs	r2, #31
 8002a72:	fa02 f303 	lsl.w	r3, r2, r3
 8002a76:	43da      	mvns	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	400a      	ands	r2, r1
 8002a7e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	685a      	ldr	r2, [r3, #4]
 8002a92:	4613      	mov	r3, r2
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	4413      	add	r3, r2
 8002a98:	3b05      	subs	r3, #5
 8002a9a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	635a      	str	r2, [r3, #52]	; 0x34
 8002aa6:	e04c      	b.n	8002b42 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	2b0c      	cmp	r3, #12
 8002aae:	d824      	bhi.n	8002afa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685a      	ldr	r2, [r3, #4]
 8002aba:	4613      	mov	r3, r2
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	4413      	add	r3, r2
 8002ac0:	3b23      	subs	r3, #35	; 0x23
 8002ac2:	221f      	movs	r2, #31
 8002ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac8:	43da      	mvns	r2, r3
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	400a      	ands	r2, r1
 8002ad0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	4618      	mov	r0, r3
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	685a      	ldr	r2, [r3, #4]
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	4413      	add	r3, r2
 8002aea:	3b23      	subs	r3, #35	; 0x23
 8002aec:	fa00 f203 	lsl.w	r2, r0, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	430a      	orrs	r2, r1
 8002af6:	631a      	str	r2, [r3, #48]	; 0x30
 8002af8:	e023      	b.n	8002b42 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685a      	ldr	r2, [r3, #4]
 8002b04:	4613      	mov	r3, r2
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	4413      	add	r3, r2
 8002b0a:	3b41      	subs	r3, #65	; 0x41
 8002b0c:	221f      	movs	r2, #31
 8002b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b12:	43da      	mvns	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	400a      	ands	r2, r1
 8002b1a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	4618      	mov	r0, r3
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	685a      	ldr	r2, [r3, #4]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	4413      	add	r3, r2
 8002b34:	3b41      	subs	r3, #65	; 0x41
 8002b36:	fa00 f203 	lsl.w	r2, r0, r3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b42:	4b29      	ldr	r3, [pc, #164]	; (8002be8 <HAL_ADC_ConfigChannel+0x250>)
 8002b44:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a28      	ldr	r2, [pc, #160]	; (8002bec <HAL_ADC_ConfigChannel+0x254>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d10f      	bne.n	8002b70 <HAL_ADC_ConfigChannel+0x1d8>
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2b12      	cmp	r3, #18
 8002b56:	d10b      	bne.n	8002b70 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a1d      	ldr	r2, [pc, #116]	; (8002bec <HAL_ADC_ConfigChannel+0x254>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d12b      	bne.n	8002bd2 <HAL_ADC_ConfigChannel+0x23a>
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a1c      	ldr	r2, [pc, #112]	; (8002bf0 <HAL_ADC_ConfigChannel+0x258>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d003      	beq.n	8002b8c <HAL_ADC_ConfigChannel+0x1f4>
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2b11      	cmp	r3, #17
 8002b8a:	d122      	bne.n	8002bd2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a11      	ldr	r2, [pc, #68]	; (8002bf0 <HAL_ADC_ConfigChannel+0x258>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d111      	bne.n	8002bd2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002bae:	4b11      	ldr	r3, [pc, #68]	; (8002bf4 <HAL_ADC_ConfigChannel+0x25c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a11      	ldr	r2, [pc, #68]	; (8002bf8 <HAL_ADC_ConfigChannel+0x260>)
 8002bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb8:	0c9a      	lsrs	r2, r3, #18
 8002bba:	4613      	mov	r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	4413      	add	r3, r2
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002bc4:	e002      	b.n	8002bcc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d1f9      	bne.n	8002bc6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002bda:	2300      	movs	r3, #0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3714      	adds	r7, #20
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr
 8002be8:	40012300 	.word	0x40012300
 8002bec:	40012000 	.word	0x40012000
 8002bf0:	10000012 	.word	0x10000012
 8002bf4:	2000003c 	.word	0x2000003c
 8002bf8:	431bde83 	.word	0x431bde83

08002bfc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b085      	sub	sp, #20
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c04:	4b79      	ldr	r3, [pc, #484]	; (8002dec <ADC_Init+0x1f0>)
 8002c06:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	685a      	ldr	r2, [r3, #4]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	431a      	orrs	r2, r3
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	6859      	ldr	r1, [r3, #4]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	691b      	ldr	r3, [r3, #16]
 8002c3c:	021a      	lsls	r2, r3, #8
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	430a      	orrs	r2, r1
 8002c44:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	685a      	ldr	r2, [r3, #4]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002c54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	6859      	ldr	r1, [r3, #4]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	430a      	orrs	r2, r1
 8002c66:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	689a      	ldr	r2, [r3, #8]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c76:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	6899      	ldr	r1, [r3, #8]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	68da      	ldr	r2, [r3, #12]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c8e:	4a58      	ldr	r2, [pc, #352]	; (8002df0 <ADC_Init+0x1f4>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d022      	beq.n	8002cda <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	689a      	ldr	r2, [r3, #8]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ca2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	6899      	ldr	r1, [r3, #8]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	689a      	ldr	r2, [r3, #8]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002cc4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	6899      	ldr	r1, [r3, #8]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	609a      	str	r2, [r3, #8]
 8002cd8:	e00f      	b.n	8002cfa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	689a      	ldr	r2, [r3, #8]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ce8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	689a      	ldr	r2, [r3, #8]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002cf8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	689a      	ldr	r2, [r3, #8]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 0202 	bic.w	r2, r2, #2
 8002d08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	6899      	ldr	r1, [r3, #8]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	7e1b      	ldrb	r3, [r3, #24]
 8002d14:	005a      	lsls	r2, r3, #1
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d01b      	beq.n	8002d60 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	685a      	ldr	r2, [r3, #4]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d36:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	685a      	ldr	r2, [r3, #4]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002d46:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	6859      	ldr	r1, [r3, #4]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d52:	3b01      	subs	r3, #1
 8002d54:	035a      	lsls	r2, r3, #13
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	605a      	str	r2, [r3, #4]
 8002d5e:	e007      	b.n	8002d70 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	685a      	ldr	r2, [r3, #4]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d6e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002d7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	69db      	ldr	r3, [r3, #28]
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	051a      	lsls	r2, r3, #20
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689a      	ldr	r2, [r3, #8]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002da4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	6899      	ldr	r1, [r3, #8]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002db2:	025a      	lsls	r2, r3, #9
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	430a      	orrs	r2, r1
 8002dba:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	689a      	ldr	r2, [r3, #8]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	6899      	ldr	r1, [r3, #8]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	695b      	ldr	r3, [r3, #20]
 8002dd6:	029a      	lsls	r2, r3, #10
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	430a      	orrs	r2, r1
 8002dde:	609a      	str	r2, [r3, #8]
}
 8002de0:	bf00      	nop
 8002de2:	3714      	adds	r7, #20
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	40012300 	.word	0x40012300
 8002df0:	0f000001 	.word	0x0f000001

08002df4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b085      	sub	sp, #20
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f003 0307 	and.w	r3, r3, #7
 8002e02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e04:	4b0c      	ldr	r3, [pc, #48]	; (8002e38 <__NVIC_SetPriorityGrouping+0x44>)
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e0a:	68ba      	ldr	r2, [r7, #8]
 8002e0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e10:	4013      	ands	r3, r2
 8002e12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e26:	4a04      	ldr	r2, [pc, #16]	; (8002e38 <__NVIC_SetPriorityGrouping+0x44>)
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	60d3      	str	r3, [r2, #12]
}
 8002e2c:	bf00      	nop
 8002e2e:	3714      	adds	r7, #20
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr
 8002e38:	e000ed00 	.word	0xe000ed00

08002e3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e40:	4b04      	ldr	r3, [pc, #16]	; (8002e54 <__NVIC_GetPriorityGrouping+0x18>)
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	0a1b      	lsrs	r3, r3, #8
 8002e46:	f003 0307 	and.w	r3, r3, #7
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr
 8002e54:	e000ed00 	.word	0xe000ed00

08002e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	4603      	mov	r3, r0
 8002e60:	6039      	str	r1, [r7, #0]
 8002e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	db0a      	blt.n	8002e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	b2da      	uxtb	r2, r3
 8002e70:	490c      	ldr	r1, [pc, #48]	; (8002ea4 <__NVIC_SetPriority+0x4c>)
 8002e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e76:	0112      	lsls	r2, r2, #4
 8002e78:	b2d2      	uxtb	r2, r2
 8002e7a:	440b      	add	r3, r1
 8002e7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e80:	e00a      	b.n	8002e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	b2da      	uxtb	r2, r3
 8002e86:	4908      	ldr	r1, [pc, #32]	; (8002ea8 <__NVIC_SetPriority+0x50>)
 8002e88:	79fb      	ldrb	r3, [r7, #7]
 8002e8a:	f003 030f 	and.w	r3, r3, #15
 8002e8e:	3b04      	subs	r3, #4
 8002e90:	0112      	lsls	r2, r2, #4
 8002e92:	b2d2      	uxtb	r2, r2
 8002e94:	440b      	add	r3, r1
 8002e96:	761a      	strb	r2, [r3, #24]
}
 8002e98:	bf00      	nop
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr
 8002ea4:	e000e100 	.word	0xe000e100
 8002ea8:	e000ed00 	.word	0xe000ed00

08002eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b089      	sub	sp, #36	; 0x24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f003 0307 	and.w	r3, r3, #7
 8002ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	f1c3 0307 	rsb	r3, r3, #7
 8002ec6:	2b04      	cmp	r3, #4
 8002ec8:	bf28      	it	cs
 8002eca:	2304      	movcs	r3, #4
 8002ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	3304      	adds	r3, #4
 8002ed2:	2b06      	cmp	r3, #6
 8002ed4:	d902      	bls.n	8002edc <NVIC_EncodePriority+0x30>
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	3b03      	subs	r3, #3
 8002eda:	e000      	b.n	8002ede <NVIC_EncodePriority+0x32>
 8002edc:	2300      	movs	r3, #0
 8002ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	43da      	mvns	r2, r3
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	401a      	ands	r2, r3
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	fa01 f303 	lsl.w	r3, r1, r3
 8002efe:	43d9      	mvns	r1, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f04:	4313      	orrs	r3, r2
         );
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3724      	adds	r7, #36	; 0x24
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
	...

08002f14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	3b01      	subs	r3, #1
 8002f20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f24:	d301      	bcc.n	8002f2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f26:	2301      	movs	r3, #1
 8002f28:	e00f      	b.n	8002f4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f2a:	4a0a      	ldr	r2, [pc, #40]	; (8002f54 <SysTick_Config+0x40>)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f32:	210f      	movs	r1, #15
 8002f34:	f04f 30ff 	mov.w	r0, #4294967295
 8002f38:	f7ff ff8e 	bl	8002e58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f3c:	4b05      	ldr	r3, [pc, #20]	; (8002f54 <SysTick_Config+0x40>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f42:	4b04      	ldr	r3, [pc, #16]	; (8002f54 <SysTick_Config+0x40>)
 8002f44:	2207      	movs	r2, #7
 8002f46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3708      	adds	r7, #8
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	e000e010 	.word	0xe000e010

08002f58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b082      	sub	sp, #8
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f7ff ff47 	bl	8002df4 <__NVIC_SetPriorityGrouping>
}
 8002f66:	bf00      	nop
 8002f68:	3708      	adds	r7, #8
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b086      	sub	sp, #24
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	4603      	mov	r3, r0
 8002f76:	60b9      	str	r1, [r7, #8]
 8002f78:	607a      	str	r2, [r7, #4]
 8002f7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f80:	f7ff ff5c 	bl	8002e3c <__NVIC_GetPriorityGrouping>
 8002f84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	68b9      	ldr	r1, [r7, #8]
 8002f8a:	6978      	ldr	r0, [r7, #20]
 8002f8c:	f7ff ff8e 	bl	8002eac <NVIC_EncodePriority>
 8002f90:	4602      	mov	r2, r0
 8002f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f96:	4611      	mov	r1, r2
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7ff ff5d 	bl	8002e58 <__NVIC_SetPriority>
}
 8002f9e:	bf00      	nop
 8002fa0:	3718      	adds	r7, #24
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}

08002fa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	b082      	sub	sp, #8
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7ff ffb0 	bl	8002f14 <SysTick_Config>
 8002fb4:	4603      	mov	r3, r0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
	...

08002fc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b089      	sub	sp, #36	; 0x24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	61fb      	str	r3, [r7, #28]
 8002fda:	e159      	b.n	8003290 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fdc:	2201      	movs	r2, #1
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	697a      	ldr	r2, [r7, #20]
 8002fec:	4013      	ands	r3, r2
 8002fee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ff0:	693a      	ldr	r2, [r7, #16]
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	f040 8148 	bne.w	800328a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f003 0303 	and.w	r3, r3, #3
 8003002:	2b01      	cmp	r3, #1
 8003004:	d005      	beq.n	8003012 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800300e:	2b02      	cmp	r3, #2
 8003010:	d130      	bne.n	8003074 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	2203      	movs	r2, #3
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	43db      	mvns	r3, r3
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	4013      	ands	r3, r2
 8003028:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	68da      	ldr	r2, [r3, #12]
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	fa02 f303 	lsl.w	r3, r2, r3
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	4313      	orrs	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003048:	2201      	movs	r2, #1
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	43db      	mvns	r3, r3
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	4013      	ands	r3, r2
 8003056:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	091b      	lsrs	r3, r3, #4
 800305e:	f003 0201 	and.w	r2, r3, #1
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	fa02 f303 	lsl.w	r3, r2, r3
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	4313      	orrs	r3, r2
 800306c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f003 0303 	and.w	r3, r3, #3
 800307c:	2b03      	cmp	r3, #3
 800307e:	d017      	beq.n	80030b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	005b      	lsls	r3, r3, #1
 800308a:	2203      	movs	r2, #3
 800308c:	fa02 f303 	lsl.w	r3, r2, r3
 8003090:	43db      	mvns	r3, r3
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	4013      	ands	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	005b      	lsls	r3, r3, #1
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f003 0303 	and.w	r3, r3, #3
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d123      	bne.n	8003104 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	08da      	lsrs	r2, r3, #3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	3208      	adds	r2, #8
 80030c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	f003 0307 	and.w	r3, r3, #7
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	220f      	movs	r2, #15
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	43db      	mvns	r3, r3
 80030da:	69ba      	ldr	r2, [r7, #24]
 80030dc:	4013      	ands	r3, r2
 80030de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	691a      	ldr	r2, [r3, #16]
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	f003 0307 	and.w	r3, r3, #7
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	fa02 f303 	lsl.w	r3, r2, r3
 80030f0:	69ba      	ldr	r2, [r7, #24]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	08da      	lsrs	r2, r3, #3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	3208      	adds	r2, #8
 80030fe:	69b9      	ldr	r1, [r7, #24]
 8003100:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	005b      	lsls	r3, r3, #1
 800310e:	2203      	movs	r2, #3
 8003110:	fa02 f303 	lsl.w	r3, r2, r3
 8003114:	43db      	mvns	r3, r3
 8003116:	69ba      	ldr	r2, [r7, #24]
 8003118:	4013      	ands	r3, r2
 800311a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f003 0203 	and.w	r2, r3, #3
 8003124:	69fb      	ldr	r3, [r7, #28]
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	fa02 f303 	lsl.w	r3, r2, r3
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	4313      	orrs	r3, r2
 8003130:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003140:	2b00      	cmp	r3, #0
 8003142:	f000 80a2 	beq.w	800328a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003146:	2300      	movs	r3, #0
 8003148:	60fb      	str	r3, [r7, #12]
 800314a:	4b57      	ldr	r3, [pc, #348]	; (80032a8 <HAL_GPIO_Init+0x2e8>)
 800314c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800314e:	4a56      	ldr	r2, [pc, #344]	; (80032a8 <HAL_GPIO_Init+0x2e8>)
 8003150:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003154:	6453      	str	r3, [r2, #68]	; 0x44
 8003156:	4b54      	ldr	r3, [pc, #336]	; (80032a8 <HAL_GPIO_Init+0x2e8>)
 8003158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800315a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800315e:	60fb      	str	r3, [r7, #12]
 8003160:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003162:	4a52      	ldr	r2, [pc, #328]	; (80032ac <HAL_GPIO_Init+0x2ec>)
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	089b      	lsrs	r3, r3, #2
 8003168:	3302      	adds	r3, #2
 800316a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800316e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	f003 0303 	and.w	r3, r3, #3
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	220f      	movs	r2, #15
 800317a:	fa02 f303 	lsl.w	r3, r2, r3
 800317e:	43db      	mvns	r3, r3
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	4013      	ands	r3, r2
 8003184:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a49      	ldr	r2, [pc, #292]	; (80032b0 <HAL_GPIO_Init+0x2f0>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d019      	beq.n	80031c2 <HAL_GPIO_Init+0x202>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a48      	ldr	r2, [pc, #288]	; (80032b4 <HAL_GPIO_Init+0x2f4>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d013      	beq.n	80031be <HAL_GPIO_Init+0x1fe>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a47      	ldr	r2, [pc, #284]	; (80032b8 <HAL_GPIO_Init+0x2f8>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d00d      	beq.n	80031ba <HAL_GPIO_Init+0x1fa>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a46      	ldr	r2, [pc, #280]	; (80032bc <HAL_GPIO_Init+0x2fc>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d007      	beq.n	80031b6 <HAL_GPIO_Init+0x1f6>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a45      	ldr	r2, [pc, #276]	; (80032c0 <HAL_GPIO_Init+0x300>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d101      	bne.n	80031b2 <HAL_GPIO_Init+0x1f2>
 80031ae:	2304      	movs	r3, #4
 80031b0:	e008      	b.n	80031c4 <HAL_GPIO_Init+0x204>
 80031b2:	2307      	movs	r3, #7
 80031b4:	e006      	b.n	80031c4 <HAL_GPIO_Init+0x204>
 80031b6:	2303      	movs	r3, #3
 80031b8:	e004      	b.n	80031c4 <HAL_GPIO_Init+0x204>
 80031ba:	2302      	movs	r3, #2
 80031bc:	e002      	b.n	80031c4 <HAL_GPIO_Init+0x204>
 80031be:	2301      	movs	r3, #1
 80031c0:	e000      	b.n	80031c4 <HAL_GPIO_Init+0x204>
 80031c2:	2300      	movs	r3, #0
 80031c4:	69fa      	ldr	r2, [r7, #28]
 80031c6:	f002 0203 	and.w	r2, r2, #3
 80031ca:	0092      	lsls	r2, r2, #2
 80031cc:	4093      	lsls	r3, r2
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031d4:	4935      	ldr	r1, [pc, #212]	; (80032ac <HAL_GPIO_Init+0x2ec>)
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	089b      	lsrs	r3, r3, #2
 80031da:	3302      	adds	r3, #2
 80031dc:	69ba      	ldr	r2, [r7, #24]
 80031de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031e2:	4b38      	ldr	r3, [pc, #224]	; (80032c4 <HAL_GPIO_Init+0x304>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	43db      	mvns	r3, r3
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	4013      	ands	r3, r2
 80031f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d003      	beq.n	8003206 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80031fe:	69ba      	ldr	r2, [r7, #24]
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	4313      	orrs	r3, r2
 8003204:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003206:	4a2f      	ldr	r2, [pc, #188]	; (80032c4 <HAL_GPIO_Init+0x304>)
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800320c:	4b2d      	ldr	r3, [pc, #180]	; (80032c4 <HAL_GPIO_Init+0x304>)
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	43db      	mvns	r3, r3
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	4013      	ands	r3, r2
 800321a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003224:	2b00      	cmp	r3, #0
 8003226:	d003      	beq.n	8003230 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	4313      	orrs	r3, r2
 800322e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003230:	4a24      	ldr	r2, [pc, #144]	; (80032c4 <HAL_GPIO_Init+0x304>)
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003236:	4b23      	ldr	r3, [pc, #140]	; (80032c4 <HAL_GPIO_Init+0x304>)
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	43db      	mvns	r3, r3
 8003240:	69ba      	ldr	r2, [r7, #24]
 8003242:	4013      	ands	r3, r2
 8003244:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d003      	beq.n	800325a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003252:	69ba      	ldr	r2, [r7, #24]
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	4313      	orrs	r3, r2
 8003258:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800325a:	4a1a      	ldr	r2, [pc, #104]	; (80032c4 <HAL_GPIO_Init+0x304>)
 800325c:	69bb      	ldr	r3, [r7, #24]
 800325e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003260:	4b18      	ldr	r3, [pc, #96]	; (80032c4 <HAL_GPIO_Init+0x304>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	43db      	mvns	r3, r3
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	4013      	ands	r3, r2
 800326e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	4313      	orrs	r3, r2
 8003282:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003284:	4a0f      	ldr	r2, [pc, #60]	; (80032c4 <HAL_GPIO_Init+0x304>)
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	3301      	adds	r3, #1
 800328e:	61fb      	str	r3, [r7, #28]
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	2b0f      	cmp	r3, #15
 8003294:	f67f aea2 	bls.w	8002fdc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003298:	bf00      	nop
 800329a:	bf00      	nop
 800329c:	3724      	adds	r7, #36	; 0x24
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	40023800 	.word	0x40023800
 80032ac:	40013800 	.word	0x40013800
 80032b0:	40020000 	.word	0x40020000
 80032b4:	40020400 	.word	0x40020400
 80032b8:	40020800 	.word	0x40020800
 80032bc:	40020c00 	.word	0x40020c00
 80032c0:	40021000 	.word	0x40021000
 80032c4:	40013c00 	.word	0x40013c00

080032c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d101      	bne.n	80032da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e12b      	b.n	8003532 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d106      	bne.n	80032f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f7fe ffcc 	bl	800228c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2224      	movs	r2, #36	; 0x24
 80032f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 0201 	bic.w	r2, r2, #1
 800330a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800331a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800332a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800332c:	f001 fbfc 	bl	8004b28 <HAL_RCC_GetPCLK1Freq>
 8003330:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	4a81      	ldr	r2, [pc, #516]	; (800353c <HAL_I2C_Init+0x274>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d807      	bhi.n	800334c <HAL_I2C_Init+0x84>
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	4a80      	ldr	r2, [pc, #512]	; (8003540 <HAL_I2C_Init+0x278>)
 8003340:	4293      	cmp	r3, r2
 8003342:	bf94      	ite	ls
 8003344:	2301      	movls	r3, #1
 8003346:	2300      	movhi	r3, #0
 8003348:	b2db      	uxtb	r3, r3
 800334a:	e006      	b.n	800335a <HAL_I2C_Init+0x92>
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	4a7d      	ldr	r2, [pc, #500]	; (8003544 <HAL_I2C_Init+0x27c>)
 8003350:	4293      	cmp	r3, r2
 8003352:	bf94      	ite	ls
 8003354:	2301      	movls	r3, #1
 8003356:	2300      	movhi	r3, #0
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e0e7      	b.n	8003532 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	4a78      	ldr	r2, [pc, #480]	; (8003548 <HAL_I2C_Init+0x280>)
 8003366:	fba2 2303 	umull	r2, r3, r2, r3
 800336a:	0c9b      	lsrs	r3, r3, #18
 800336c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68ba      	ldr	r2, [r7, #8]
 800337e:	430a      	orrs	r2, r1
 8003380:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	6a1b      	ldr	r3, [r3, #32]
 8003388:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	4a6a      	ldr	r2, [pc, #424]	; (800353c <HAL_I2C_Init+0x274>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d802      	bhi.n	800339c <HAL_I2C_Init+0xd4>
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	3301      	adds	r3, #1
 800339a:	e009      	b.n	80033b0 <HAL_I2C_Init+0xe8>
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80033a2:	fb02 f303 	mul.w	r3, r2, r3
 80033a6:	4a69      	ldr	r2, [pc, #420]	; (800354c <HAL_I2C_Init+0x284>)
 80033a8:	fba2 2303 	umull	r2, r3, r2, r3
 80033ac:	099b      	lsrs	r3, r3, #6
 80033ae:	3301      	adds	r3, #1
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	6812      	ldr	r2, [r2, #0]
 80033b4:	430b      	orrs	r3, r1
 80033b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	69db      	ldr	r3, [r3, #28]
 80033be:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80033c2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	495c      	ldr	r1, [pc, #368]	; (800353c <HAL_I2C_Init+0x274>)
 80033cc:	428b      	cmp	r3, r1
 80033ce:	d819      	bhi.n	8003404 <HAL_I2C_Init+0x13c>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	1e59      	subs	r1, r3, #1
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	fbb1 f3f3 	udiv	r3, r1, r3
 80033de:	1c59      	adds	r1, r3, #1
 80033e0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80033e4:	400b      	ands	r3, r1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00a      	beq.n	8003400 <HAL_I2C_Init+0x138>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	1e59      	subs	r1, r3, #1
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80033f8:	3301      	adds	r3, #1
 80033fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033fe:	e051      	b.n	80034a4 <HAL_I2C_Init+0x1dc>
 8003400:	2304      	movs	r3, #4
 8003402:	e04f      	b.n	80034a4 <HAL_I2C_Init+0x1dc>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d111      	bne.n	8003430 <HAL_I2C_Init+0x168>
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	1e58      	subs	r0, r3, #1
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6859      	ldr	r1, [r3, #4]
 8003414:	460b      	mov	r3, r1
 8003416:	005b      	lsls	r3, r3, #1
 8003418:	440b      	add	r3, r1
 800341a:	fbb0 f3f3 	udiv	r3, r0, r3
 800341e:	3301      	adds	r3, #1
 8003420:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003424:	2b00      	cmp	r3, #0
 8003426:	bf0c      	ite	eq
 8003428:	2301      	moveq	r3, #1
 800342a:	2300      	movne	r3, #0
 800342c:	b2db      	uxtb	r3, r3
 800342e:	e012      	b.n	8003456 <HAL_I2C_Init+0x18e>
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	1e58      	subs	r0, r3, #1
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6859      	ldr	r1, [r3, #4]
 8003438:	460b      	mov	r3, r1
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	440b      	add	r3, r1
 800343e:	0099      	lsls	r1, r3, #2
 8003440:	440b      	add	r3, r1
 8003442:	fbb0 f3f3 	udiv	r3, r0, r3
 8003446:	3301      	adds	r3, #1
 8003448:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800344c:	2b00      	cmp	r3, #0
 800344e:	bf0c      	ite	eq
 8003450:	2301      	moveq	r3, #1
 8003452:	2300      	movne	r3, #0
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <HAL_I2C_Init+0x196>
 800345a:	2301      	movs	r3, #1
 800345c:	e022      	b.n	80034a4 <HAL_I2C_Init+0x1dc>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d10e      	bne.n	8003484 <HAL_I2C_Init+0x1bc>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	1e58      	subs	r0, r3, #1
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6859      	ldr	r1, [r3, #4]
 800346e:	460b      	mov	r3, r1
 8003470:	005b      	lsls	r3, r3, #1
 8003472:	440b      	add	r3, r1
 8003474:	fbb0 f3f3 	udiv	r3, r0, r3
 8003478:	3301      	adds	r3, #1
 800347a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800347e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003482:	e00f      	b.n	80034a4 <HAL_I2C_Init+0x1dc>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	1e58      	subs	r0, r3, #1
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6859      	ldr	r1, [r3, #4]
 800348c:	460b      	mov	r3, r1
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	440b      	add	r3, r1
 8003492:	0099      	lsls	r1, r3, #2
 8003494:	440b      	add	r3, r1
 8003496:	fbb0 f3f3 	udiv	r3, r0, r3
 800349a:	3301      	adds	r3, #1
 800349c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034a0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80034a4:	6879      	ldr	r1, [r7, #4]
 80034a6:	6809      	ldr	r1, [r1, #0]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	69da      	ldr	r2, [r3, #28]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6a1b      	ldr	r3, [r3, #32]
 80034be:	431a      	orrs	r2, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	430a      	orrs	r2, r1
 80034c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80034d2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	6911      	ldr	r1, [r2, #16]
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	68d2      	ldr	r2, [r2, #12]
 80034de:	4311      	orrs	r1, r2
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	6812      	ldr	r2, [r2, #0]
 80034e4:	430b      	orrs	r3, r1
 80034e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	695a      	ldr	r2, [r3, #20]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	699b      	ldr	r3, [r3, #24]
 80034fa:	431a      	orrs	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	430a      	orrs	r2, r1
 8003502:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f042 0201 	orr.w	r2, r2, #1
 8003512:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2220      	movs	r2, #32
 800351e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3710      	adds	r7, #16
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	000186a0 	.word	0x000186a0
 8003540:	001e847f 	.word	0x001e847f
 8003544:	003d08ff 	.word	0x003d08ff
 8003548:	431bde83 	.word	0x431bde83
 800354c:	10624dd3 	.word	0x10624dd3

08003550 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b088      	sub	sp, #32
 8003554:	af02      	add	r7, sp, #8
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	4608      	mov	r0, r1
 800355a:	4611      	mov	r1, r2
 800355c:	461a      	mov	r2, r3
 800355e:	4603      	mov	r3, r0
 8003560:	817b      	strh	r3, [r7, #10]
 8003562:	460b      	mov	r3, r1
 8003564:	813b      	strh	r3, [r7, #8]
 8003566:	4613      	mov	r3, r2
 8003568:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800356a:	f7ff f821 	bl	80025b0 <HAL_GetTick>
 800356e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003576:	b2db      	uxtb	r3, r3
 8003578:	2b20      	cmp	r3, #32
 800357a:	f040 80d9 	bne.w	8003730 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	9300      	str	r3, [sp, #0]
 8003582:	2319      	movs	r3, #25
 8003584:	2201      	movs	r2, #1
 8003586:	496d      	ldr	r1, [pc, #436]	; (800373c <HAL_I2C_Mem_Write+0x1ec>)
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f000 fc7f 	bl	8003e8c <I2C_WaitOnFlagUntilTimeout>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d001      	beq.n	8003598 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003594:	2302      	movs	r3, #2
 8003596:	e0cc      	b.n	8003732 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d101      	bne.n	80035a6 <HAL_I2C_Mem_Write+0x56>
 80035a2:	2302      	movs	r3, #2
 80035a4:	e0c5      	b.n	8003732 <HAL_I2C_Mem_Write+0x1e2>
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2201      	movs	r2, #1
 80035aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0301 	and.w	r3, r3, #1
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d007      	beq.n	80035cc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f042 0201 	orr.w	r2, r2, #1
 80035ca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035da:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2221      	movs	r2, #33	; 0x21
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2240      	movs	r2, #64	; 0x40
 80035e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2200      	movs	r2, #0
 80035f0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6a3a      	ldr	r2, [r7, #32]
 80035f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80035fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003602:	b29a      	uxth	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	4a4d      	ldr	r2, [pc, #308]	; (8003740 <HAL_I2C_Mem_Write+0x1f0>)
 800360c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800360e:	88f8      	ldrh	r0, [r7, #6]
 8003610:	893a      	ldrh	r2, [r7, #8]
 8003612:	8979      	ldrh	r1, [r7, #10]
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	9301      	str	r3, [sp, #4]
 8003618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800361a:	9300      	str	r3, [sp, #0]
 800361c:	4603      	mov	r3, r0
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f000 fab6 	bl	8003b90 <I2C_RequestMemoryWrite>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d052      	beq.n	80036d0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e081      	b.n	8003732 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800362e:	697a      	ldr	r2, [r7, #20]
 8003630:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003632:	68f8      	ldr	r0, [r7, #12]
 8003634:	f000 fd00 	bl	8004038 <I2C_WaitOnTXEFlagUntilTimeout>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00d      	beq.n	800365a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003642:	2b04      	cmp	r3, #4
 8003644:	d107      	bne.n	8003656 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003654:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e06b      	b.n	8003732 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	781a      	ldrb	r2, [r3, #0]
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366a:	1c5a      	adds	r2, r3, #1
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003674:	3b01      	subs	r3, #1
 8003676:	b29a      	uxth	r2, r3
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003680:	b29b      	uxth	r3, r3
 8003682:	3b01      	subs	r3, #1
 8003684:	b29a      	uxth	r2, r3
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	695b      	ldr	r3, [r3, #20]
 8003690:	f003 0304 	and.w	r3, r3, #4
 8003694:	2b04      	cmp	r3, #4
 8003696:	d11b      	bne.n	80036d0 <HAL_I2C_Mem_Write+0x180>
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800369c:	2b00      	cmp	r3, #0
 800369e:	d017      	beq.n	80036d0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a4:	781a      	ldrb	r2, [r3, #0]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b0:	1c5a      	adds	r2, r3, #1
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ba:	3b01      	subs	r3, #1
 80036bc:	b29a      	uxth	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	3b01      	subs	r3, #1
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d1aa      	bne.n	800362e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036d8:	697a      	ldr	r2, [r7, #20]
 80036da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f000 fcec 	bl	80040ba <I2C_WaitOnBTFFlagUntilTimeout>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00d      	beq.n	8003704 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ec:	2b04      	cmp	r3, #4
 80036ee:	d107      	bne.n	8003700 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036fe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e016      	b.n	8003732 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003712:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2220      	movs	r2, #32
 8003718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800372c:	2300      	movs	r3, #0
 800372e:	e000      	b.n	8003732 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003730:	2302      	movs	r3, #2
  }
}
 8003732:	4618      	mov	r0, r3
 8003734:	3718      	adds	r7, #24
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	00100002 	.word	0x00100002
 8003740:	ffff0000 	.word	0xffff0000

08003744 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b08c      	sub	sp, #48	; 0x30
 8003748:	af02      	add	r7, sp, #8
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	4608      	mov	r0, r1
 800374e:	4611      	mov	r1, r2
 8003750:	461a      	mov	r2, r3
 8003752:	4603      	mov	r3, r0
 8003754:	817b      	strh	r3, [r7, #10]
 8003756:	460b      	mov	r3, r1
 8003758:	813b      	strh	r3, [r7, #8]
 800375a:	4613      	mov	r3, r2
 800375c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800375e:	f7fe ff27 	bl	80025b0 <HAL_GetTick>
 8003762:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800376a:	b2db      	uxtb	r3, r3
 800376c:	2b20      	cmp	r3, #32
 800376e:	f040 8208 	bne.w	8003b82 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003774:	9300      	str	r3, [sp, #0]
 8003776:	2319      	movs	r3, #25
 8003778:	2201      	movs	r2, #1
 800377a:	497b      	ldr	r1, [pc, #492]	; (8003968 <HAL_I2C_Mem_Read+0x224>)
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f000 fb85 	bl	8003e8c <I2C_WaitOnFlagUntilTimeout>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d001      	beq.n	800378c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003788:	2302      	movs	r3, #2
 800378a:	e1fb      	b.n	8003b84 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003792:	2b01      	cmp	r3, #1
 8003794:	d101      	bne.n	800379a <HAL_I2C_Mem_Read+0x56>
 8003796:	2302      	movs	r3, #2
 8003798:	e1f4      	b.n	8003b84 <HAL_I2C_Mem_Read+0x440>
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2201      	movs	r2, #1
 800379e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0301 	and.w	r3, r3, #1
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d007      	beq.n	80037c0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f042 0201 	orr.w	r2, r2, #1
 80037be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2222      	movs	r2, #34	; 0x22
 80037d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2240      	movs	r2, #64	; 0x40
 80037dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80037f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037f6:	b29a      	uxth	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	4a5b      	ldr	r2, [pc, #364]	; (800396c <HAL_I2C_Mem_Read+0x228>)
 8003800:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003802:	88f8      	ldrh	r0, [r7, #6]
 8003804:	893a      	ldrh	r2, [r7, #8]
 8003806:	8979      	ldrh	r1, [r7, #10]
 8003808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380a:	9301      	str	r3, [sp, #4]
 800380c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800380e:	9300      	str	r3, [sp, #0]
 8003810:	4603      	mov	r3, r0
 8003812:	68f8      	ldr	r0, [r7, #12]
 8003814:	f000 fa52 	bl	8003cbc <I2C_RequestMemoryRead>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e1b0      	b.n	8003b84 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003826:	2b00      	cmp	r3, #0
 8003828:	d113      	bne.n	8003852 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800382a:	2300      	movs	r3, #0
 800382c:	623b      	str	r3, [r7, #32]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	695b      	ldr	r3, [r3, #20]
 8003834:	623b      	str	r3, [r7, #32]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	623b      	str	r3, [r7, #32]
 800383e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800384e:	601a      	str	r2, [r3, #0]
 8003850:	e184      	b.n	8003b5c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003856:	2b01      	cmp	r3, #1
 8003858:	d11b      	bne.n	8003892 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003868:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800386a:	2300      	movs	r3, #0
 800386c:	61fb      	str	r3, [r7, #28]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	695b      	ldr	r3, [r3, #20]
 8003874:	61fb      	str	r3, [r7, #28]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	61fb      	str	r3, [r7, #28]
 800387e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	e164      	b.n	8003b5c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003896:	2b02      	cmp	r3, #2
 8003898:	d11b      	bne.n	80038d2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038a8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038ba:	2300      	movs	r3, #0
 80038bc:	61bb      	str	r3, [r7, #24]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	695b      	ldr	r3, [r3, #20]
 80038c4:	61bb      	str	r3, [r7, #24]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	699b      	ldr	r3, [r3, #24]
 80038cc:	61bb      	str	r3, [r7, #24]
 80038ce:	69bb      	ldr	r3, [r7, #24]
 80038d0:	e144      	b.n	8003b5c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038d2:	2300      	movs	r3, #0
 80038d4:	617b      	str	r3, [r7, #20]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	617b      	str	r3, [r7, #20]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	617b      	str	r3, [r7, #20]
 80038e6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80038e8:	e138      	b.n	8003b5c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ee:	2b03      	cmp	r3, #3
 80038f0:	f200 80f1 	bhi.w	8003ad6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d123      	bne.n	8003944 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038fe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003900:	68f8      	ldr	r0, [r7, #12]
 8003902:	f000 fc1b 	bl	800413c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e139      	b.n	8003b84 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	691a      	ldr	r2, [r3, #16]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391a:	b2d2      	uxtb	r2, r2
 800391c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003922:	1c5a      	adds	r2, r3, #1
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800392c:	3b01      	subs	r3, #1
 800392e:	b29a      	uxth	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003938:	b29b      	uxth	r3, r3
 800393a:	3b01      	subs	r3, #1
 800393c:	b29a      	uxth	r2, r3
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003942:	e10b      	b.n	8003b5c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003948:	2b02      	cmp	r3, #2
 800394a:	d14e      	bne.n	80039ea <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800394c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800394e:	9300      	str	r3, [sp, #0]
 8003950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003952:	2200      	movs	r2, #0
 8003954:	4906      	ldr	r1, [pc, #24]	; (8003970 <HAL_I2C_Mem_Read+0x22c>)
 8003956:	68f8      	ldr	r0, [r7, #12]
 8003958:	f000 fa98 	bl	8003e8c <I2C_WaitOnFlagUntilTimeout>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d008      	beq.n	8003974 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e10e      	b.n	8003b84 <HAL_I2C_Mem_Read+0x440>
 8003966:	bf00      	nop
 8003968:	00100002 	.word	0x00100002
 800396c:	ffff0000 	.word	0xffff0000
 8003970:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003982:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	691a      	ldr	r2, [r3, #16]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398e:	b2d2      	uxtb	r2, r2
 8003990:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003996:	1c5a      	adds	r2, r3, #1
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039a0:	3b01      	subs	r3, #1
 80039a2:	b29a      	uxth	r2, r3
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	3b01      	subs	r3, #1
 80039b0:	b29a      	uxth	r2, r3
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	691a      	ldr	r2, [r3, #16]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c0:	b2d2      	uxtb	r2, r2
 80039c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c8:	1c5a      	adds	r2, r3, #1
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039d2:	3b01      	subs	r3, #1
 80039d4:	b29a      	uxth	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039de:	b29b      	uxth	r3, r3
 80039e0:	3b01      	subs	r3, #1
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80039e8:	e0b8      	b.n	8003b5c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ec:	9300      	str	r3, [sp, #0]
 80039ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039f0:	2200      	movs	r2, #0
 80039f2:	4966      	ldr	r1, [pc, #408]	; (8003b8c <HAL_I2C_Mem_Read+0x448>)
 80039f4:	68f8      	ldr	r0, [r7, #12]
 80039f6:	f000 fa49 	bl	8003e8c <I2C_WaitOnFlagUntilTimeout>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d001      	beq.n	8003a04 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e0bf      	b.n	8003b84 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	691a      	ldr	r2, [r3, #16]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1e:	b2d2      	uxtb	r2, r2
 8003a20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a26:	1c5a      	adds	r2, r3, #1
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a30:	3b01      	subs	r3, #1
 8003a32:	b29a      	uxth	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	3b01      	subs	r3, #1
 8003a40:	b29a      	uxth	r2, r3
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	494f      	ldr	r1, [pc, #316]	; (8003b8c <HAL_I2C_Mem_Read+0x448>)
 8003a50:	68f8      	ldr	r0, [r7, #12]
 8003a52:	f000 fa1b 	bl	8003e8c <I2C_WaitOnFlagUntilTimeout>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e091      	b.n	8003b84 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	691a      	ldr	r2, [r3, #16]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a7a:	b2d2      	uxtb	r2, r2
 8003a7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a82:	1c5a      	adds	r2, r3, #1
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a8c:	3b01      	subs	r3, #1
 8003a8e:	b29a      	uxth	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	b29a      	uxth	r2, r3
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	691a      	ldr	r2, [r3, #16]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aac:	b2d2      	uxtb	r2, r2
 8003aae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab4:	1c5a      	adds	r2, r3, #1
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	b29a      	uxth	r2, r3
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	3b01      	subs	r3, #1
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ad4:	e042      	b.n	8003b5c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ad6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ad8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f000 fb2e 	bl	800413c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d001      	beq.n	8003aea <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e04c      	b.n	8003b84 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	691a      	ldr	r2, [r3, #16]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af4:	b2d2      	uxtb	r2, r2
 8003af6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afc:	1c5a      	adds	r2, r3, #1
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b06:	3b01      	subs	r3, #1
 8003b08:	b29a      	uxth	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	3b01      	subs	r3, #1
 8003b16:	b29a      	uxth	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	f003 0304 	and.w	r3, r3, #4
 8003b26:	2b04      	cmp	r3, #4
 8003b28:	d118      	bne.n	8003b5c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	691a      	ldr	r2, [r3, #16]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b34:	b2d2      	uxtb	r2, r2
 8003b36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3c:	1c5a      	adds	r2, r3, #1
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b46:	3b01      	subs	r3, #1
 8003b48:	b29a      	uxth	r2, r3
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	3b01      	subs	r3, #1
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	f47f aec2 	bne.w	80038ea <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2220      	movs	r2, #32
 8003b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	e000      	b.n	8003b84 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003b82:	2302      	movs	r3, #2
  }
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3728      	adds	r7, #40	; 0x28
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	00010004 	.word	0x00010004

08003b90 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b088      	sub	sp, #32
 8003b94:	af02      	add	r7, sp, #8
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	4608      	mov	r0, r1
 8003b9a:	4611      	mov	r1, r2
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	817b      	strh	r3, [r7, #10]
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	813b      	strh	r3, [r7, #8]
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bb8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bbc:	9300      	str	r3, [sp, #0]
 8003bbe:	6a3b      	ldr	r3, [r7, #32]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 f960 	bl	8003e8c <I2C_WaitOnFlagUntilTimeout>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00d      	beq.n	8003bee <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bdc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003be0:	d103      	bne.n	8003bea <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003be8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e05f      	b.n	8003cae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003bee:	897b      	ldrh	r3, [r7, #10]
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003bfc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c00:	6a3a      	ldr	r2, [r7, #32]
 8003c02:	492d      	ldr	r1, [pc, #180]	; (8003cb8 <I2C_RequestMemoryWrite+0x128>)
 8003c04:	68f8      	ldr	r0, [r7, #12]
 8003c06:	f000 f998 	bl	8003f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e04c      	b.n	8003cae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c14:	2300      	movs	r3, #0
 8003c16:	617b      	str	r3, [r7, #20]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	617b      	str	r3, [r7, #20]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	617b      	str	r3, [r7, #20]
 8003c28:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c2c:	6a39      	ldr	r1, [r7, #32]
 8003c2e:	68f8      	ldr	r0, [r7, #12]
 8003c30:	f000 fa02 	bl	8004038 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00d      	beq.n	8003c56 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3e:	2b04      	cmp	r3, #4
 8003c40:	d107      	bne.n	8003c52 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c50:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e02b      	b.n	8003cae <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c56:	88fb      	ldrh	r3, [r7, #6]
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d105      	bne.n	8003c68 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c5c:	893b      	ldrh	r3, [r7, #8]
 8003c5e:	b2da      	uxtb	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	611a      	str	r2, [r3, #16]
 8003c66:	e021      	b.n	8003cac <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003c68:	893b      	ldrh	r3, [r7, #8]
 8003c6a:	0a1b      	lsrs	r3, r3, #8
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	b2da      	uxtb	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c78:	6a39      	ldr	r1, [r7, #32]
 8003c7a:	68f8      	ldr	r0, [r7, #12]
 8003c7c:	f000 f9dc 	bl	8004038 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00d      	beq.n	8003ca2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8a:	2b04      	cmp	r3, #4
 8003c8c:	d107      	bne.n	8003c9e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c9c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e005      	b.n	8003cae <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ca2:	893b      	ldrh	r3, [r7, #8]
 8003ca4:	b2da      	uxtb	r2, r3
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003cac:	2300      	movs	r3, #0
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3718      	adds	r7, #24
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	00010002 	.word	0x00010002

08003cbc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b088      	sub	sp, #32
 8003cc0:	af02      	add	r7, sp, #8
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	4608      	mov	r0, r1
 8003cc6:	4611      	mov	r1, r2
 8003cc8:	461a      	mov	r2, r3
 8003cca:	4603      	mov	r3, r0
 8003ccc:	817b      	strh	r3, [r7, #10]
 8003cce:	460b      	mov	r3, r1
 8003cd0:	813b      	strh	r3, [r7, #8]
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ce4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003cf4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf8:	9300      	str	r3, [sp, #0]
 8003cfa:	6a3b      	ldr	r3, [r7, #32]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d02:	68f8      	ldr	r0, [r7, #12]
 8003d04:	f000 f8c2 	bl	8003e8c <I2C_WaitOnFlagUntilTimeout>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00d      	beq.n	8003d2a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d1c:	d103      	bne.n	8003d26 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d24:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e0aa      	b.n	8003e80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d2a:	897b      	ldrh	r3, [r7, #10]
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	461a      	mov	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d38:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3c:	6a3a      	ldr	r2, [r7, #32]
 8003d3e:	4952      	ldr	r1, [pc, #328]	; (8003e88 <I2C_RequestMemoryRead+0x1cc>)
 8003d40:	68f8      	ldr	r0, [r7, #12]
 8003d42:	f000 f8fa 	bl	8003f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d001      	beq.n	8003d50 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e097      	b.n	8003e80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d50:	2300      	movs	r3, #0
 8003d52:	617b      	str	r3, [r7, #20]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	695b      	ldr	r3, [r3, #20]
 8003d5a:	617b      	str	r3, [r7, #20]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	699b      	ldr	r3, [r3, #24]
 8003d62:	617b      	str	r3, [r7, #20]
 8003d64:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d68:	6a39      	ldr	r1, [r7, #32]
 8003d6a:	68f8      	ldr	r0, [r7, #12]
 8003d6c:	f000 f964 	bl	8004038 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00d      	beq.n	8003d92 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7a:	2b04      	cmp	r3, #4
 8003d7c:	d107      	bne.n	8003d8e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d8c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e076      	b.n	8003e80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d92:	88fb      	ldrh	r3, [r7, #6]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d105      	bne.n	8003da4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d98:	893b      	ldrh	r3, [r7, #8]
 8003d9a:	b2da      	uxtb	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	611a      	str	r2, [r3, #16]
 8003da2:	e021      	b.n	8003de8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003da4:	893b      	ldrh	r3, [r7, #8]
 8003da6:	0a1b      	lsrs	r3, r3, #8
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	b2da      	uxtb	r2, r3
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003db2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003db4:	6a39      	ldr	r1, [r7, #32]
 8003db6:	68f8      	ldr	r0, [r7, #12]
 8003db8:	f000 f93e 	bl	8004038 <I2C_WaitOnTXEFlagUntilTimeout>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00d      	beq.n	8003dde <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc6:	2b04      	cmp	r3, #4
 8003dc8:	d107      	bne.n	8003dda <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dd8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e050      	b.n	8003e80 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003dde:	893b      	ldrh	r3, [r7, #8]
 8003de0:	b2da      	uxtb	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003de8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dea:	6a39      	ldr	r1, [r7, #32]
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f000 f923 	bl	8004038 <I2C_WaitOnTXEFlagUntilTimeout>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00d      	beq.n	8003e14 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dfc:	2b04      	cmp	r3, #4
 8003dfe:	d107      	bne.n	8003e10 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e0e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e035      	b.n	8003e80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e22:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e26:	9300      	str	r3, [sp, #0]
 8003e28:	6a3b      	ldr	r3, [r7, #32]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003e30:	68f8      	ldr	r0, [r7, #12]
 8003e32:	f000 f82b 	bl	8003e8c <I2C_WaitOnFlagUntilTimeout>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d00d      	beq.n	8003e58 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e4a:	d103      	bne.n	8003e54 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e52:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	e013      	b.n	8003e80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003e58:	897b      	ldrh	r3, [r7, #10]
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	f043 0301 	orr.w	r3, r3, #1
 8003e60:	b2da      	uxtb	r2, r3
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6a:	6a3a      	ldr	r2, [r7, #32]
 8003e6c:	4906      	ldr	r1, [pc, #24]	; (8003e88 <I2C_RequestMemoryRead+0x1cc>)
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f000 f863 	bl	8003f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d001      	beq.n	8003e7e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e000      	b.n	8003e80 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003e7e:	2300      	movs	r3, #0
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3718      	adds	r7, #24
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	00010002 	.word	0x00010002

08003e8c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	60f8      	str	r0, [r7, #12]
 8003e94:	60b9      	str	r1, [r7, #8]
 8003e96:	603b      	str	r3, [r7, #0]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e9c:	e025      	b.n	8003eea <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ea4:	d021      	beq.n	8003eea <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ea6:	f7fe fb83 	bl	80025b0 <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	683a      	ldr	r2, [r7, #0]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d302      	bcc.n	8003ebc <I2C_WaitOnFlagUntilTimeout+0x30>
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d116      	bne.n	8003eea <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed6:	f043 0220 	orr.w	r2, r3, #32
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e023      	b.n	8003f32 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	0c1b      	lsrs	r3, r3, #16
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d10d      	bne.n	8003f10 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	43da      	mvns	r2, r3
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	4013      	ands	r3, r2
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	bf0c      	ite	eq
 8003f06:	2301      	moveq	r3, #1
 8003f08:	2300      	movne	r3, #0
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	e00c      	b.n	8003f2a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	699b      	ldr	r3, [r3, #24]
 8003f16:	43da      	mvns	r2, r3
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	bf0c      	ite	eq
 8003f22:	2301      	moveq	r3, #1
 8003f24:	2300      	movne	r3, #0
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	461a      	mov	r2, r3
 8003f2a:	79fb      	ldrb	r3, [r7, #7]
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d0b6      	beq.n	8003e9e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f30:	2300      	movs	r3, #0
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3710      	adds	r7, #16
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b084      	sub	sp, #16
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	60f8      	str	r0, [r7, #12]
 8003f42:	60b9      	str	r1, [r7, #8]
 8003f44:	607a      	str	r2, [r7, #4]
 8003f46:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f48:	e051      	b.n	8003fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	695b      	ldr	r3, [r3, #20]
 8003f50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f58:	d123      	bne.n	8003fa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f68:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f72:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2220      	movs	r2, #32
 8003f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8e:	f043 0204 	orr.w	r2, r3, #4
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e046      	b.n	8004030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa8:	d021      	beq.n	8003fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003faa:	f7fe fb01 	bl	80025b0 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	687a      	ldr	r2, [r7, #4]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d302      	bcc.n	8003fc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d116      	bne.n	8003fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2220      	movs	r2, #32
 8003fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fda:	f043 0220 	orr.w	r2, r3, #32
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e020      	b.n	8004030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	0c1b      	lsrs	r3, r3, #16
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d10c      	bne.n	8004012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	695b      	ldr	r3, [r3, #20]
 8003ffe:	43da      	mvns	r2, r3
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	4013      	ands	r3, r2
 8004004:	b29b      	uxth	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	bf14      	ite	ne
 800400a:	2301      	movne	r3, #1
 800400c:	2300      	moveq	r3, #0
 800400e:	b2db      	uxtb	r3, r3
 8004010:	e00b      	b.n	800402a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	699b      	ldr	r3, [r3, #24]
 8004018:	43da      	mvns	r2, r3
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	4013      	ands	r3, r2
 800401e:	b29b      	uxth	r3, r3
 8004020:	2b00      	cmp	r3, #0
 8004022:	bf14      	ite	ne
 8004024:	2301      	movne	r3, #1
 8004026:	2300      	moveq	r3, #0
 8004028:	b2db      	uxtb	r3, r3
 800402a:	2b00      	cmp	r3, #0
 800402c:	d18d      	bne.n	8003f4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800402e:	2300      	movs	r3, #0
}
 8004030:	4618      	mov	r0, r3
 8004032:	3710      	adds	r7, #16
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}

08004038 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	60f8      	str	r0, [r7, #12]
 8004040:	60b9      	str	r1, [r7, #8]
 8004042:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004044:	e02d      	b.n	80040a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f000 f8ce 	bl	80041e8 <I2C_IsAcknowledgeFailed>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d001      	beq.n	8004056 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e02d      	b.n	80040b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800405c:	d021      	beq.n	80040a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800405e:	f7fe faa7 	bl	80025b0 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	68ba      	ldr	r2, [r7, #8]
 800406a:	429a      	cmp	r2, r3
 800406c:	d302      	bcc.n	8004074 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d116      	bne.n	80040a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2220      	movs	r2, #32
 800407e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408e:	f043 0220 	orr.w	r2, r3, #32
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e007      	b.n	80040b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	695b      	ldr	r3, [r3, #20]
 80040a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040ac:	2b80      	cmp	r3, #128	; 0x80
 80040ae:	d1ca      	bne.n	8004046 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3710      	adds	r7, #16
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b084      	sub	sp, #16
 80040be:	af00      	add	r7, sp, #0
 80040c0:	60f8      	str	r0, [r7, #12]
 80040c2:	60b9      	str	r1, [r7, #8]
 80040c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040c6:	e02d      	b.n	8004124 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040c8:	68f8      	ldr	r0, [r7, #12]
 80040ca:	f000 f88d 	bl	80041e8 <I2C_IsAcknowledgeFailed>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d001      	beq.n	80040d8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e02d      	b.n	8004134 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040de:	d021      	beq.n	8004124 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040e0:	f7fe fa66 	bl	80025b0 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	68ba      	ldr	r2, [r7, #8]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d302      	bcc.n	80040f6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d116      	bne.n	8004124 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2200      	movs	r2, #0
 80040fa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2220      	movs	r2, #32
 8004100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004110:	f043 0220 	orr.w	r2, r3, #32
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e007      	b.n	8004134 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	695b      	ldr	r3, [r3, #20]
 800412a:	f003 0304 	and.w	r3, r3, #4
 800412e:	2b04      	cmp	r3, #4
 8004130:	d1ca      	bne.n	80040c8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004132:	2300      	movs	r3, #0
}
 8004134:	4618      	mov	r0, r3
 8004136:	3710      	adds	r7, #16
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004148:	e042      	b.n	80041d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	f003 0310 	and.w	r3, r3, #16
 8004154:	2b10      	cmp	r3, #16
 8004156:	d119      	bne.n	800418c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f06f 0210 	mvn.w	r2, #16
 8004160:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2200      	movs	r2, #0
 8004166:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2220      	movs	r2, #32
 800416c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2200      	movs	r2, #0
 8004184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e029      	b.n	80041e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800418c:	f7fe fa10 	bl	80025b0 <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	68ba      	ldr	r2, [r7, #8]
 8004198:	429a      	cmp	r2, r3
 800419a:	d302      	bcc.n	80041a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d116      	bne.n	80041d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2200      	movs	r2, #0
 80041a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2220      	movs	r2, #32
 80041ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041bc:	f043 0220 	orr.w	r2, r3, #32
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e007      	b.n	80041e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	695b      	ldr	r3, [r3, #20]
 80041d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041da:	2b40      	cmp	r3, #64	; 0x40
 80041dc:	d1b5      	bne.n	800414a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80041de:	2300      	movs	r3, #0
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3710      	adds	r7, #16
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	695b      	ldr	r3, [r3, #20]
 80041f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041fe:	d11b      	bne.n	8004238 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004208:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2220      	movs	r2, #32
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004224:	f043 0204 	orr.w	r2, r3, #4
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e000      	b.n	800423a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
	...

08004248 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d101      	bne.n	800425a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e267      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	d075      	beq.n	8004352 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004266:	4b88      	ldr	r3, [pc, #544]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f003 030c 	and.w	r3, r3, #12
 800426e:	2b04      	cmp	r3, #4
 8004270:	d00c      	beq.n	800428c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004272:	4b85      	ldr	r3, [pc, #532]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800427a:	2b08      	cmp	r3, #8
 800427c:	d112      	bne.n	80042a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800427e:	4b82      	ldr	r3, [pc, #520]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004286:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800428a:	d10b      	bne.n	80042a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800428c:	4b7e      	ldr	r3, [pc, #504]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004294:	2b00      	cmp	r3, #0
 8004296:	d05b      	beq.n	8004350 <HAL_RCC_OscConfig+0x108>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d157      	bne.n	8004350 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e242      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042ac:	d106      	bne.n	80042bc <HAL_RCC_OscConfig+0x74>
 80042ae:	4b76      	ldr	r3, [pc, #472]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a75      	ldr	r2, [pc, #468]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 80042b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042b8:	6013      	str	r3, [r2, #0]
 80042ba:	e01d      	b.n	80042f8 <HAL_RCC_OscConfig+0xb0>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042c4:	d10c      	bne.n	80042e0 <HAL_RCC_OscConfig+0x98>
 80042c6:	4b70      	ldr	r3, [pc, #448]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a6f      	ldr	r2, [pc, #444]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 80042cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042d0:	6013      	str	r3, [r2, #0]
 80042d2:	4b6d      	ldr	r3, [pc, #436]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a6c      	ldr	r2, [pc, #432]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 80042d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042dc:	6013      	str	r3, [r2, #0]
 80042de:	e00b      	b.n	80042f8 <HAL_RCC_OscConfig+0xb0>
 80042e0:	4b69      	ldr	r3, [pc, #420]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a68      	ldr	r2, [pc, #416]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 80042e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042ea:	6013      	str	r3, [r2, #0]
 80042ec:	4b66      	ldr	r3, [pc, #408]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a65      	ldr	r2, [pc, #404]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 80042f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d013      	beq.n	8004328 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004300:	f7fe f956 	bl	80025b0 <HAL_GetTick>
 8004304:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004306:	e008      	b.n	800431a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004308:	f7fe f952 	bl	80025b0 <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	2b64      	cmp	r3, #100	; 0x64
 8004314:	d901      	bls.n	800431a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004316:	2303      	movs	r3, #3
 8004318:	e207      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800431a:	4b5b      	ldr	r3, [pc, #364]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d0f0      	beq.n	8004308 <HAL_RCC_OscConfig+0xc0>
 8004326:	e014      	b.n	8004352 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004328:	f7fe f942 	bl	80025b0 <HAL_GetTick>
 800432c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800432e:	e008      	b.n	8004342 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004330:	f7fe f93e 	bl	80025b0 <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	2b64      	cmp	r3, #100	; 0x64
 800433c:	d901      	bls.n	8004342 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e1f3      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004342:	4b51      	ldr	r3, [pc, #324]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d1f0      	bne.n	8004330 <HAL_RCC_OscConfig+0xe8>
 800434e:	e000      	b.n	8004352 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004350:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d063      	beq.n	8004426 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800435e:	4b4a      	ldr	r3, [pc, #296]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	f003 030c 	and.w	r3, r3, #12
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00b      	beq.n	8004382 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800436a:	4b47      	ldr	r3, [pc, #284]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004372:	2b08      	cmp	r3, #8
 8004374:	d11c      	bne.n	80043b0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004376:	4b44      	ldr	r3, [pc, #272]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d116      	bne.n	80043b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004382:	4b41      	ldr	r3, [pc, #260]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 0302 	and.w	r3, r3, #2
 800438a:	2b00      	cmp	r3, #0
 800438c:	d005      	beq.n	800439a <HAL_RCC_OscConfig+0x152>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d001      	beq.n	800439a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e1c7      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800439a:	4b3b      	ldr	r3, [pc, #236]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	691b      	ldr	r3, [r3, #16]
 80043a6:	00db      	lsls	r3, r3, #3
 80043a8:	4937      	ldr	r1, [pc, #220]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043ae:	e03a      	b.n	8004426 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d020      	beq.n	80043fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043b8:	4b34      	ldr	r3, [pc, #208]	; (800448c <HAL_RCC_OscConfig+0x244>)
 80043ba:	2201      	movs	r2, #1
 80043bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043be:	f7fe f8f7 	bl	80025b0 <HAL_GetTick>
 80043c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043c4:	e008      	b.n	80043d8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043c6:	f7fe f8f3 	bl	80025b0 <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	2b02      	cmp	r3, #2
 80043d2:	d901      	bls.n	80043d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80043d4:	2303      	movs	r3, #3
 80043d6:	e1a8      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043d8:	4b2b      	ldr	r3, [pc, #172]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0302 	and.w	r3, r3, #2
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d0f0      	beq.n	80043c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043e4:	4b28      	ldr	r3, [pc, #160]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	691b      	ldr	r3, [r3, #16]
 80043f0:	00db      	lsls	r3, r3, #3
 80043f2:	4925      	ldr	r1, [pc, #148]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	600b      	str	r3, [r1, #0]
 80043f8:	e015      	b.n	8004426 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043fa:	4b24      	ldr	r3, [pc, #144]	; (800448c <HAL_RCC_OscConfig+0x244>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004400:	f7fe f8d6 	bl	80025b0 <HAL_GetTick>
 8004404:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004406:	e008      	b.n	800441a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004408:	f7fe f8d2 	bl	80025b0 <HAL_GetTick>
 800440c:	4602      	mov	r2, r0
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	2b02      	cmp	r3, #2
 8004414:	d901      	bls.n	800441a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e187      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800441a:	4b1b      	ldr	r3, [pc, #108]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0302 	and.w	r3, r3, #2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d1f0      	bne.n	8004408 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 0308 	and.w	r3, r3, #8
 800442e:	2b00      	cmp	r3, #0
 8004430:	d036      	beq.n	80044a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d016      	beq.n	8004468 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800443a:	4b15      	ldr	r3, [pc, #84]	; (8004490 <HAL_RCC_OscConfig+0x248>)
 800443c:	2201      	movs	r2, #1
 800443e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004440:	f7fe f8b6 	bl	80025b0 <HAL_GetTick>
 8004444:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004446:	e008      	b.n	800445a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004448:	f7fe f8b2 	bl	80025b0 <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	2b02      	cmp	r3, #2
 8004454:	d901      	bls.n	800445a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e167      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800445a:	4b0b      	ldr	r3, [pc, #44]	; (8004488 <HAL_RCC_OscConfig+0x240>)
 800445c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800445e:	f003 0302 	and.w	r3, r3, #2
 8004462:	2b00      	cmp	r3, #0
 8004464:	d0f0      	beq.n	8004448 <HAL_RCC_OscConfig+0x200>
 8004466:	e01b      	b.n	80044a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004468:	4b09      	ldr	r3, [pc, #36]	; (8004490 <HAL_RCC_OscConfig+0x248>)
 800446a:	2200      	movs	r2, #0
 800446c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800446e:	f7fe f89f 	bl	80025b0 <HAL_GetTick>
 8004472:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004474:	e00e      	b.n	8004494 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004476:	f7fe f89b 	bl	80025b0 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	2b02      	cmp	r3, #2
 8004482:	d907      	bls.n	8004494 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e150      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
 8004488:	40023800 	.word	0x40023800
 800448c:	42470000 	.word	0x42470000
 8004490:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004494:	4b88      	ldr	r3, [pc, #544]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 8004496:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004498:	f003 0302 	and.w	r3, r3, #2
 800449c:	2b00      	cmp	r3, #0
 800449e:	d1ea      	bne.n	8004476 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0304 	and.w	r3, r3, #4
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f000 8097 	beq.w	80045dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044ae:	2300      	movs	r3, #0
 80044b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044b2:	4b81      	ldr	r3, [pc, #516]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 80044b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d10f      	bne.n	80044de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044be:	2300      	movs	r3, #0
 80044c0:	60bb      	str	r3, [r7, #8]
 80044c2:	4b7d      	ldr	r3, [pc, #500]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 80044c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c6:	4a7c      	ldr	r2, [pc, #496]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 80044c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044cc:	6413      	str	r3, [r2, #64]	; 0x40
 80044ce:	4b7a      	ldr	r3, [pc, #488]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 80044d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044d6:	60bb      	str	r3, [r7, #8]
 80044d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044da:	2301      	movs	r3, #1
 80044dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044de:	4b77      	ldr	r3, [pc, #476]	; (80046bc <HAL_RCC_OscConfig+0x474>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d118      	bne.n	800451c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044ea:	4b74      	ldr	r3, [pc, #464]	; (80046bc <HAL_RCC_OscConfig+0x474>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a73      	ldr	r2, [pc, #460]	; (80046bc <HAL_RCC_OscConfig+0x474>)
 80044f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044f6:	f7fe f85b 	bl	80025b0 <HAL_GetTick>
 80044fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044fc:	e008      	b.n	8004510 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044fe:	f7fe f857 	bl	80025b0 <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	2b02      	cmp	r3, #2
 800450a:	d901      	bls.n	8004510 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e10c      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004510:	4b6a      	ldr	r3, [pc, #424]	; (80046bc <HAL_RCC_OscConfig+0x474>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004518:	2b00      	cmp	r3, #0
 800451a:	d0f0      	beq.n	80044fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	2b01      	cmp	r3, #1
 8004522:	d106      	bne.n	8004532 <HAL_RCC_OscConfig+0x2ea>
 8004524:	4b64      	ldr	r3, [pc, #400]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 8004526:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004528:	4a63      	ldr	r2, [pc, #396]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 800452a:	f043 0301 	orr.w	r3, r3, #1
 800452e:	6713      	str	r3, [r2, #112]	; 0x70
 8004530:	e01c      	b.n	800456c <HAL_RCC_OscConfig+0x324>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	2b05      	cmp	r3, #5
 8004538:	d10c      	bne.n	8004554 <HAL_RCC_OscConfig+0x30c>
 800453a:	4b5f      	ldr	r3, [pc, #380]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 800453c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800453e:	4a5e      	ldr	r2, [pc, #376]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 8004540:	f043 0304 	orr.w	r3, r3, #4
 8004544:	6713      	str	r3, [r2, #112]	; 0x70
 8004546:	4b5c      	ldr	r3, [pc, #368]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 8004548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800454a:	4a5b      	ldr	r2, [pc, #364]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 800454c:	f043 0301 	orr.w	r3, r3, #1
 8004550:	6713      	str	r3, [r2, #112]	; 0x70
 8004552:	e00b      	b.n	800456c <HAL_RCC_OscConfig+0x324>
 8004554:	4b58      	ldr	r3, [pc, #352]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 8004556:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004558:	4a57      	ldr	r2, [pc, #348]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 800455a:	f023 0301 	bic.w	r3, r3, #1
 800455e:	6713      	str	r3, [r2, #112]	; 0x70
 8004560:	4b55      	ldr	r3, [pc, #340]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 8004562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004564:	4a54      	ldr	r2, [pc, #336]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 8004566:	f023 0304 	bic.w	r3, r3, #4
 800456a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d015      	beq.n	80045a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004574:	f7fe f81c 	bl	80025b0 <HAL_GetTick>
 8004578:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800457a:	e00a      	b.n	8004592 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800457c:	f7fe f818 	bl	80025b0 <HAL_GetTick>
 8004580:	4602      	mov	r2, r0
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	1ad3      	subs	r3, r2, r3
 8004586:	f241 3288 	movw	r2, #5000	; 0x1388
 800458a:	4293      	cmp	r3, r2
 800458c:	d901      	bls.n	8004592 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	e0cb      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004592:	4b49      	ldr	r3, [pc, #292]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 8004594:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004596:	f003 0302 	and.w	r3, r3, #2
 800459a:	2b00      	cmp	r3, #0
 800459c:	d0ee      	beq.n	800457c <HAL_RCC_OscConfig+0x334>
 800459e:	e014      	b.n	80045ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045a0:	f7fe f806 	bl	80025b0 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045a6:	e00a      	b.n	80045be <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045a8:	f7fe f802 	bl	80025b0 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d901      	bls.n	80045be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e0b5      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045be:	4b3e      	ldr	r3, [pc, #248]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 80045c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045c2:	f003 0302 	and.w	r3, r3, #2
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1ee      	bne.n	80045a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80045ca:	7dfb      	ldrb	r3, [r7, #23]
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d105      	bne.n	80045dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045d0:	4b39      	ldr	r3, [pc, #228]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 80045d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d4:	4a38      	ldr	r2, [pc, #224]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 80045d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045da:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	f000 80a1 	beq.w	8004728 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80045e6:	4b34      	ldr	r3, [pc, #208]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f003 030c 	and.w	r3, r3, #12
 80045ee:	2b08      	cmp	r3, #8
 80045f0:	d05c      	beq.n	80046ac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	699b      	ldr	r3, [r3, #24]
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d141      	bne.n	800467e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045fa:	4b31      	ldr	r3, [pc, #196]	; (80046c0 <HAL_RCC_OscConfig+0x478>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004600:	f7fd ffd6 	bl	80025b0 <HAL_GetTick>
 8004604:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004606:	e008      	b.n	800461a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004608:	f7fd ffd2 	bl	80025b0 <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	2b02      	cmp	r3, #2
 8004614:	d901      	bls.n	800461a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e087      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800461a:	4b27      	ldr	r3, [pc, #156]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d1f0      	bne.n	8004608 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	69da      	ldr	r2, [r3, #28]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a1b      	ldr	r3, [r3, #32]
 800462e:	431a      	orrs	r2, r3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004634:	019b      	lsls	r3, r3, #6
 8004636:	431a      	orrs	r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800463c:	085b      	lsrs	r3, r3, #1
 800463e:	3b01      	subs	r3, #1
 8004640:	041b      	lsls	r3, r3, #16
 8004642:	431a      	orrs	r2, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004648:	061b      	lsls	r3, r3, #24
 800464a:	491b      	ldr	r1, [pc, #108]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 800464c:	4313      	orrs	r3, r2
 800464e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004650:	4b1b      	ldr	r3, [pc, #108]	; (80046c0 <HAL_RCC_OscConfig+0x478>)
 8004652:	2201      	movs	r2, #1
 8004654:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004656:	f7fd ffab 	bl	80025b0 <HAL_GetTick>
 800465a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800465c:	e008      	b.n	8004670 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800465e:	f7fd ffa7 	bl	80025b0 <HAL_GetTick>
 8004662:	4602      	mov	r2, r0
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	1ad3      	subs	r3, r2, r3
 8004668:	2b02      	cmp	r3, #2
 800466a:	d901      	bls.n	8004670 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800466c:	2303      	movs	r3, #3
 800466e:	e05c      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004670:	4b11      	ldr	r3, [pc, #68]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004678:	2b00      	cmp	r3, #0
 800467a:	d0f0      	beq.n	800465e <HAL_RCC_OscConfig+0x416>
 800467c:	e054      	b.n	8004728 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800467e:	4b10      	ldr	r3, [pc, #64]	; (80046c0 <HAL_RCC_OscConfig+0x478>)
 8004680:	2200      	movs	r2, #0
 8004682:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004684:	f7fd ff94 	bl	80025b0 <HAL_GetTick>
 8004688:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800468a:	e008      	b.n	800469e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800468c:	f7fd ff90 	bl	80025b0 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b02      	cmp	r3, #2
 8004698:	d901      	bls.n	800469e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e045      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800469e:	4b06      	ldr	r3, [pc, #24]	; (80046b8 <HAL_RCC_OscConfig+0x470>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d1f0      	bne.n	800468c <HAL_RCC_OscConfig+0x444>
 80046aa:	e03d      	b.n	8004728 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d107      	bne.n	80046c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e038      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
 80046b8:	40023800 	.word	0x40023800
 80046bc:	40007000 	.word	0x40007000
 80046c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80046c4:	4b1b      	ldr	r3, [pc, #108]	; (8004734 <HAL_RCC_OscConfig+0x4ec>)
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	699b      	ldr	r3, [r3, #24]
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d028      	beq.n	8004724 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046dc:	429a      	cmp	r2, r3
 80046de:	d121      	bne.n	8004724 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d11a      	bne.n	8004724 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80046ee:	68fa      	ldr	r2, [r7, #12]
 80046f0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80046f4:	4013      	ands	r3, r2
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80046fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d111      	bne.n	8004724 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800470a:	085b      	lsrs	r3, r3, #1
 800470c:	3b01      	subs	r3, #1
 800470e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004710:	429a      	cmp	r2, r3
 8004712:	d107      	bne.n	8004724 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800471e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004720:	429a      	cmp	r2, r3
 8004722:	d001      	beq.n	8004728 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e000      	b.n	800472a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004728:	2300      	movs	r3, #0
}
 800472a:	4618      	mov	r0, r3
 800472c:	3718      	adds	r7, #24
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	40023800 	.word	0x40023800

08004738 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d101      	bne.n	800474c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e0cc      	b.n	80048e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800474c:	4b68      	ldr	r3, [pc, #416]	; (80048f0 <HAL_RCC_ClockConfig+0x1b8>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 0307 	and.w	r3, r3, #7
 8004754:	683a      	ldr	r2, [r7, #0]
 8004756:	429a      	cmp	r2, r3
 8004758:	d90c      	bls.n	8004774 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800475a:	4b65      	ldr	r3, [pc, #404]	; (80048f0 <HAL_RCC_ClockConfig+0x1b8>)
 800475c:	683a      	ldr	r2, [r7, #0]
 800475e:	b2d2      	uxtb	r2, r2
 8004760:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004762:	4b63      	ldr	r3, [pc, #396]	; (80048f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0307 	and.w	r3, r3, #7
 800476a:	683a      	ldr	r2, [r7, #0]
 800476c:	429a      	cmp	r2, r3
 800476e:	d001      	beq.n	8004774 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e0b8      	b.n	80048e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0302 	and.w	r3, r3, #2
 800477c:	2b00      	cmp	r3, #0
 800477e:	d020      	beq.n	80047c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0304 	and.w	r3, r3, #4
 8004788:	2b00      	cmp	r3, #0
 800478a:	d005      	beq.n	8004798 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800478c:	4b59      	ldr	r3, [pc, #356]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	4a58      	ldr	r2, [pc, #352]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004792:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004796:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0308 	and.w	r3, r3, #8
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d005      	beq.n	80047b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047a4:	4b53      	ldr	r3, [pc, #332]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	4a52      	ldr	r2, [pc, #328]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 80047aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80047ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047b0:	4b50      	ldr	r3, [pc, #320]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	494d      	ldr	r1, [pc, #308]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d044      	beq.n	8004858 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d107      	bne.n	80047e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047d6:	4b47      	ldr	r3, [pc, #284]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d119      	bne.n	8004816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e07f      	b.n	80048e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d003      	beq.n	80047f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047f2:	2b03      	cmp	r3, #3
 80047f4:	d107      	bne.n	8004806 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047f6:	4b3f      	ldr	r3, [pc, #252]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d109      	bne.n	8004816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e06f      	b.n	80048e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004806:	4b3b      	ldr	r3, [pc, #236]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b00      	cmp	r3, #0
 8004810:	d101      	bne.n	8004816 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e067      	b.n	80048e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004816:	4b37      	ldr	r3, [pc, #220]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f023 0203 	bic.w	r2, r3, #3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	4934      	ldr	r1, [pc, #208]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004824:	4313      	orrs	r3, r2
 8004826:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004828:	f7fd fec2 	bl	80025b0 <HAL_GetTick>
 800482c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800482e:	e00a      	b.n	8004846 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004830:	f7fd febe 	bl	80025b0 <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	f241 3288 	movw	r2, #5000	; 0x1388
 800483e:	4293      	cmp	r3, r2
 8004840:	d901      	bls.n	8004846 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e04f      	b.n	80048e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004846:	4b2b      	ldr	r3, [pc, #172]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f003 020c 	and.w	r2, r3, #12
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	429a      	cmp	r2, r3
 8004856:	d1eb      	bne.n	8004830 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004858:	4b25      	ldr	r3, [pc, #148]	; (80048f0 <HAL_RCC_ClockConfig+0x1b8>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0307 	and.w	r3, r3, #7
 8004860:	683a      	ldr	r2, [r7, #0]
 8004862:	429a      	cmp	r2, r3
 8004864:	d20c      	bcs.n	8004880 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004866:	4b22      	ldr	r3, [pc, #136]	; (80048f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004868:	683a      	ldr	r2, [r7, #0]
 800486a:	b2d2      	uxtb	r2, r2
 800486c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800486e:	4b20      	ldr	r3, [pc, #128]	; (80048f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0307 	and.w	r3, r3, #7
 8004876:	683a      	ldr	r2, [r7, #0]
 8004878:	429a      	cmp	r2, r3
 800487a:	d001      	beq.n	8004880 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e032      	b.n	80048e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0304 	and.w	r3, r3, #4
 8004888:	2b00      	cmp	r3, #0
 800488a:	d008      	beq.n	800489e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800488c:	4b19      	ldr	r3, [pc, #100]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	4916      	ldr	r1, [pc, #88]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 800489a:	4313      	orrs	r3, r2
 800489c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0308 	and.w	r3, r3, #8
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d009      	beq.n	80048be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048aa:	4b12      	ldr	r3, [pc, #72]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	00db      	lsls	r3, r3, #3
 80048b8:	490e      	ldr	r1, [pc, #56]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 80048ba:	4313      	orrs	r3, r2
 80048bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80048be:	f000 f821 	bl	8004904 <HAL_RCC_GetSysClockFreq>
 80048c2:	4602      	mov	r2, r0
 80048c4:	4b0b      	ldr	r3, [pc, #44]	; (80048f4 <HAL_RCC_ClockConfig+0x1bc>)
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	091b      	lsrs	r3, r3, #4
 80048ca:	f003 030f 	and.w	r3, r3, #15
 80048ce:	490a      	ldr	r1, [pc, #40]	; (80048f8 <HAL_RCC_ClockConfig+0x1c0>)
 80048d0:	5ccb      	ldrb	r3, [r1, r3]
 80048d2:	fa22 f303 	lsr.w	r3, r2, r3
 80048d6:	4a09      	ldr	r2, [pc, #36]	; (80048fc <HAL_RCC_ClockConfig+0x1c4>)
 80048d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80048da:	4b09      	ldr	r3, [pc, #36]	; (8004900 <HAL_RCC_ClockConfig+0x1c8>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4618      	mov	r0, r3
 80048e0:	f7fd fe22 	bl	8002528 <HAL_InitTick>

  return HAL_OK;
 80048e4:	2300      	movs	r3, #0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3710      	adds	r7, #16
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	bf00      	nop
 80048f0:	40023c00 	.word	0x40023c00
 80048f4:	40023800 	.word	0x40023800
 80048f8:	08006ae0 	.word	0x08006ae0
 80048fc:	2000003c 	.word	0x2000003c
 8004900:	20000040 	.word	0x20000040

08004904 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004904:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004908:	b094      	sub	sp, #80	; 0x50
 800490a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800490c:	2300      	movs	r3, #0
 800490e:	647b      	str	r3, [r7, #68]	; 0x44
 8004910:	2300      	movs	r3, #0
 8004912:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004914:	2300      	movs	r3, #0
 8004916:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004918:	2300      	movs	r3, #0
 800491a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800491c:	4b79      	ldr	r3, [pc, #484]	; (8004b04 <HAL_RCC_GetSysClockFreq+0x200>)
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	f003 030c 	and.w	r3, r3, #12
 8004924:	2b08      	cmp	r3, #8
 8004926:	d00d      	beq.n	8004944 <HAL_RCC_GetSysClockFreq+0x40>
 8004928:	2b08      	cmp	r3, #8
 800492a:	f200 80e1 	bhi.w	8004af0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800492e:	2b00      	cmp	r3, #0
 8004930:	d002      	beq.n	8004938 <HAL_RCC_GetSysClockFreq+0x34>
 8004932:	2b04      	cmp	r3, #4
 8004934:	d003      	beq.n	800493e <HAL_RCC_GetSysClockFreq+0x3a>
 8004936:	e0db      	b.n	8004af0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004938:	4b73      	ldr	r3, [pc, #460]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x204>)
 800493a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800493c:	e0db      	b.n	8004af6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800493e:	4b73      	ldr	r3, [pc, #460]	; (8004b0c <HAL_RCC_GetSysClockFreq+0x208>)
 8004940:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004942:	e0d8      	b.n	8004af6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004944:	4b6f      	ldr	r3, [pc, #444]	; (8004b04 <HAL_RCC_GetSysClockFreq+0x200>)
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800494c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800494e:	4b6d      	ldr	r3, [pc, #436]	; (8004b04 <HAL_RCC_GetSysClockFreq+0x200>)
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d063      	beq.n	8004a22 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800495a:	4b6a      	ldr	r3, [pc, #424]	; (8004b04 <HAL_RCC_GetSysClockFreq+0x200>)
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	099b      	lsrs	r3, r3, #6
 8004960:	2200      	movs	r2, #0
 8004962:	63bb      	str	r3, [r7, #56]	; 0x38
 8004964:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004968:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800496c:	633b      	str	r3, [r7, #48]	; 0x30
 800496e:	2300      	movs	r3, #0
 8004970:	637b      	str	r3, [r7, #52]	; 0x34
 8004972:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004976:	4622      	mov	r2, r4
 8004978:	462b      	mov	r3, r5
 800497a:	f04f 0000 	mov.w	r0, #0
 800497e:	f04f 0100 	mov.w	r1, #0
 8004982:	0159      	lsls	r1, r3, #5
 8004984:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004988:	0150      	lsls	r0, r2, #5
 800498a:	4602      	mov	r2, r0
 800498c:	460b      	mov	r3, r1
 800498e:	4621      	mov	r1, r4
 8004990:	1a51      	subs	r1, r2, r1
 8004992:	6139      	str	r1, [r7, #16]
 8004994:	4629      	mov	r1, r5
 8004996:	eb63 0301 	sbc.w	r3, r3, r1
 800499a:	617b      	str	r3, [r7, #20]
 800499c:	f04f 0200 	mov.w	r2, #0
 80049a0:	f04f 0300 	mov.w	r3, #0
 80049a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80049a8:	4659      	mov	r1, fp
 80049aa:	018b      	lsls	r3, r1, #6
 80049ac:	4651      	mov	r1, sl
 80049ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80049b2:	4651      	mov	r1, sl
 80049b4:	018a      	lsls	r2, r1, #6
 80049b6:	4651      	mov	r1, sl
 80049b8:	ebb2 0801 	subs.w	r8, r2, r1
 80049bc:	4659      	mov	r1, fp
 80049be:	eb63 0901 	sbc.w	r9, r3, r1
 80049c2:	f04f 0200 	mov.w	r2, #0
 80049c6:	f04f 0300 	mov.w	r3, #0
 80049ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80049ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80049d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80049d6:	4690      	mov	r8, r2
 80049d8:	4699      	mov	r9, r3
 80049da:	4623      	mov	r3, r4
 80049dc:	eb18 0303 	adds.w	r3, r8, r3
 80049e0:	60bb      	str	r3, [r7, #8]
 80049e2:	462b      	mov	r3, r5
 80049e4:	eb49 0303 	adc.w	r3, r9, r3
 80049e8:	60fb      	str	r3, [r7, #12]
 80049ea:	f04f 0200 	mov.w	r2, #0
 80049ee:	f04f 0300 	mov.w	r3, #0
 80049f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80049f6:	4629      	mov	r1, r5
 80049f8:	024b      	lsls	r3, r1, #9
 80049fa:	4621      	mov	r1, r4
 80049fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004a00:	4621      	mov	r1, r4
 8004a02:	024a      	lsls	r2, r1, #9
 8004a04:	4610      	mov	r0, r2
 8004a06:	4619      	mov	r1, r3
 8004a08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004a10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004a14:	f7fc f938 	bl	8000c88 <__aeabi_uldivmod>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	460b      	mov	r3, r1
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a20:	e058      	b.n	8004ad4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a22:	4b38      	ldr	r3, [pc, #224]	; (8004b04 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	099b      	lsrs	r3, r3, #6
 8004a28:	2200      	movs	r2, #0
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	4611      	mov	r1, r2
 8004a2e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004a32:	623b      	str	r3, [r7, #32]
 8004a34:	2300      	movs	r3, #0
 8004a36:	627b      	str	r3, [r7, #36]	; 0x24
 8004a38:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004a3c:	4642      	mov	r2, r8
 8004a3e:	464b      	mov	r3, r9
 8004a40:	f04f 0000 	mov.w	r0, #0
 8004a44:	f04f 0100 	mov.w	r1, #0
 8004a48:	0159      	lsls	r1, r3, #5
 8004a4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a4e:	0150      	lsls	r0, r2, #5
 8004a50:	4602      	mov	r2, r0
 8004a52:	460b      	mov	r3, r1
 8004a54:	4641      	mov	r1, r8
 8004a56:	ebb2 0a01 	subs.w	sl, r2, r1
 8004a5a:	4649      	mov	r1, r9
 8004a5c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004a60:	f04f 0200 	mov.w	r2, #0
 8004a64:	f04f 0300 	mov.w	r3, #0
 8004a68:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004a6c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004a70:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004a74:	ebb2 040a 	subs.w	r4, r2, sl
 8004a78:	eb63 050b 	sbc.w	r5, r3, fp
 8004a7c:	f04f 0200 	mov.w	r2, #0
 8004a80:	f04f 0300 	mov.w	r3, #0
 8004a84:	00eb      	lsls	r3, r5, #3
 8004a86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a8a:	00e2      	lsls	r2, r4, #3
 8004a8c:	4614      	mov	r4, r2
 8004a8e:	461d      	mov	r5, r3
 8004a90:	4643      	mov	r3, r8
 8004a92:	18e3      	adds	r3, r4, r3
 8004a94:	603b      	str	r3, [r7, #0]
 8004a96:	464b      	mov	r3, r9
 8004a98:	eb45 0303 	adc.w	r3, r5, r3
 8004a9c:	607b      	str	r3, [r7, #4]
 8004a9e:	f04f 0200 	mov.w	r2, #0
 8004aa2:	f04f 0300 	mov.w	r3, #0
 8004aa6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004aaa:	4629      	mov	r1, r5
 8004aac:	028b      	lsls	r3, r1, #10
 8004aae:	4621      	mov	r1, r4
 8004ab0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ab4:	4621      	mov	r1, r4
 8004ab6:	028a      	lsls	r2, r1, #10
 8004ab8:	4610      	mov	r0, r2
 8004aba:	4619      	mov	r1, r3
 8004abc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004abe:	2200      	movs	r2, #0
 8004ac0:	61bb      	str	r3, [r7, #24]
 8004ac2:	61fa      	str	r2, [r7, #28]
 8004ac4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ac8:	f7fc f8de 	bl	8000c88 <__aeabi_uldivmod>
 8004acc:	4602      	mov	r2, r0
 8004ace:	460b      	mov	r3, r1
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ad4:	4b0b      	ldr	r3, [pc, #44]	; (8004b04 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	0c1b      	lsrs	r3, r3, #16
 8004ada:	f003 0303 	and.w	r3, r3, #3
 8004ade:	3301      	adds	r3, #1
 8004ae0:	005b      	lsls	r3, r3, #1
 8004ae2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004ae4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ae6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004aee:	e002      	b.n	8004af6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004af0:	4b05      	ldr	r3, [pc, #20]	; (8004b08 <HAL_RCC_GetSysClockFreq+0x204>)
 8004af2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004af4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004af6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3750      	adds	r7, #80	; 0x50
 8004afc:	46bd      	mov	sp, r7
 8004afe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b02:	bf00      	nop
 8004b04:	40023800 	.word	0x40023800
 8004b08:	00f42400 	.word	0x00f42400
 8004b0c:	007a1200 	.word	0x007a1200

08004b10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b10:	b480      	push	{r7}
 8004b12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b14:	4b03      	ldr	r3, [pc, #12]	; (8004b24 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b16:	681b      	ldr	r3, [r3, #0]
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
 8004b22:	bf00      	nop
 8004b24:	2000003c 	.word	0x2000003c

08004b28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004b2c:	f7ff fff0 	bl	8004b10 <HAL_RCC_GetHCLKFreq>
 8004b30:	4602      	mov	r2, r0
 8004b32:	4b05      	ldr	r3, [pc, #20]	; (8004b48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	0a9b      	lsrs	r3, r3, #10
 8004b38:	f003 0307 	and.w	r3, r3, #7
 8004b3c:	4903      	ldr	r1, [pc, #12]	; (8004b4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b3e:	5ccb      	ldrb	r3, [r1, r3]
 8004b40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	40023800 	.word	0x40023800
 8004b4c:	08006af0 	.word	0x08006af0

08004b50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004b54:	f7ff ffdc 	bl	8004b10 <HAL_RCC_GetHCLKFreq>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	4b05      	ldr	r3, [pc, #20]	; (8004b70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	0b5b      	lsrs	r3, r3, #13
 8004b60:	f003 0307 	and.w	r3, r3, #7
 8004b64:	4903      	ldr	r1, [pc, #12]	; (8004b74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b66:	5ccb      	ldrb	r3, [r1, r3]
 8004b68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	40023800 	.word	0x40023800
 8004b74:	08006af0 	.word	0x08006af0

08004b78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d101      	bne.n	8004b8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e03f      	b.n	8004c0a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d106      	bne.n	8004ba4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f7fd fbbc 	bl	800231c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2224      	movs	r2, #36	; 0x24
 8004ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68da      	ldr	r2, [r3, #12]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004bba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f000 f929 	bl	8004e14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	691a      	ldr	r2, [r3, #16]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004bd0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	695a      	ldr	r2, [r3, #20]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004be0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68da      	ldr	r2, [r3, #12]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bf0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2220      	movs	r2, #32
 8004bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2220      	movs	r2, #32
 8004c04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3708      	adds	r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c12:	b580      	push	{r7, lr}
 8004c14:	b08a      	sub	sp, #40	; 0x28
 8004c16:	af02      	add	r7, sp, #8
 8004c18:	60f8      	str	r0, [r7, #12]
 8004c1a:	60b9      	str	r1, [r7, #8]
 8004c1c:	603b      	str	r3, [r7, #0]
 8004c1e:	4613      	mov	r3, r2
 8004c20:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c22:	2300      	movs	r3, #0
 8004c24:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b20      	cmp	r3, #32
 8004c30:	d17c      	bne.n	8004d2c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d002      	beq.n	8004c3e <HAL_UART_Transmit+0x2c>
 8004c38:	88fb      	ldrh	r3, [r7, #6]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d101      	bne.n	8004c42 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e075      	b.n	8004d2e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d101      	bne.n	8004c50 <HAL_UART_Transmit+0x3e>
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	e06e      	b.n	8004d2e <HAL_UART_Transmit+0x11c>
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2221      	movs	r2, #33	; 0x21
 8004c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c66:	f7fd fca3 	bl	80025b0 <HAL_GetTick>
 8004c6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	88fa      	ldrh	r2, [r7, #6]
 8004c70:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	88fa      	ldrh	r2, [r7, #6]
 8004c76:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c80:	d108      	bne.n	8004c94 <HAL_UART_Transmit+0x82>
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	691b      	ldr	r3, [r3, #16]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d104      	bne.n	8004c94 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	61bb      	str	r3, [r7, #24]
 8004c92:	e003      	b.n	8004c9c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004ca4:	e02a      	b.n	8004cfc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	9300      	str	r3, [sp, #0]
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	2200      	movs	r2, #0
 8004cae:	2180      	movs	r1, #128	; 0x80
 8004cb0:	68f8      	ldr	r0, [r7, #12]
 8004cb2:	f000 f840 	bl	8004d36 <UART_WaitOnFlagUntilTimeout>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d001      	beq.n	8004cc0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004cbc:	2303      	movs	r3, #3
 8004cbe:	e036      	b.n	8004d2e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d10b      	bne.n	8004cde <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	881b      	ldrh	r3, [r3, #0]
 8004cca:	461a      	mov	r2, r3
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cd4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	3302      	adds	r3, #2
 8004cda:	61bb      	str	r3, [r7, #24]
 8004cdc:	e007      	b.n	8004cee <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cde:	69fb      	ldr	r3, [r7, #28]
 8004ce0:	781a      	ldrb	r2, [r3, #0]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ce8:	69fb      	ldr	r3, [r7, #28]
 8004cea:	3301      	adds	r3, #1
 8004cec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	3b01      	subs	r3, #1
 8004cf6:	b29a      	uxth	r2, r3
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d1cf      	bne.n	8004ca6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	2140      	movs	r1, #64	; 0x40
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f000 f810 	bl	8004d36 <UART_WaitOnFlagUntilTimeout>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d001      	beq.n	8004d20 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e006      	b.n	8004d2e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2220      	movs	r2, #32
 8004d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	e000      	b.n	8004d2e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004d2c:	2302      	movs	r3, #2
  }
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3720      	adds	r7, #32
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b090      	sub	sp, #64	; 0x40
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	60f8      	str	r0, [r7, #12]
 8004d3e:	60b9      	str	r1, [r7, #8]
 8004d40:	603b      	str	r3, [r7, #0]
 8004d42:	4613      	mov	r3, r2
 8004d44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d46:	e050      	b.n	8004dea <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d4e:	d04c      	beq.n	8004dea <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004d50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d007      	beq.n	8004d66 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d56:	f7fd fc2b 	bl	80025b0 <HAL_GetTick>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	1ad3      	subs	r3, r2, r3
 8004d60:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d241      	bcs.n	8004dea <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	330c      	adds	r3, #12
 8004d6c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d70:	e853 3f00 	ldrex	r3, [r3]
 8004d74:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d78:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d7c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	330c      	adds	r3, #12
 8004d84:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d86:	637a      	str	r2, [r7, #52]	; 0x34
 8004d88:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d8a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d8c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d8e:	e841 2300 	strex	r3, r2, [r1]
 8004d92:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d1e5      	bne.n	8004d66 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	3314      	adds	r3, #20
 8004da0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	e853 3f00 	ldrex	r3, [r3]
 8004da8:	613b      	str	r3, [r7, #16]
   return(result);
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	f023 0301 	bic.w	r3, r3, #1
 8004db0:	63bb      	str	r3, [r7, #56]	; 0x38
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	3314      	adds	r3, #20
 8004db8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004dba:	623a      	str	r2, [r7, #32]
 8004dbc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dbe:	69f9      	ldr	r1, [r7, #28]
 8004dc0:	6a3a      	ldr	r2, [r7, #32]
 8004dc2:	e841 2300 	strex	r3, r2, [r1]
 8004dc6:	61bb      	str	r3, [r7, #24]
   return(result);
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1e5      	bne.n	8004d9a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2220      	movs	r2, #32
 8004dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2220      	movs	r2, #32
 8004dda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e00f      	b.n	8004e0a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	4013      	ands	r3, r2
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	bf0c      	ite	eq
 8004dfa:	2301      	moveq	r3, #1
 8004dfc:	2300      	movne	r3, #0
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	461a      	mov	r2, r3
 8004e02:	79fb      	ldrb	r3, [r7, #7]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d09f      	beq.n	8004d48 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e08:	2300      	movs	r3, #0
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3740      	adds	r7, #64	; 0x40
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
	...

08004e14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e18:	b0c0      	sub	sp, #256	; 0x100
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e30:	68d9      	ldr	r1, [r3, #12]
 8004e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	ea40 0301 	orr.w	r3, r0, r1
 8004e3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e42:	689a      	ldr	r2, [r3, #8]
 8004e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e50:	695b      	ldr	r3, [r3, #20]
 8004e52:	431a      	orrs	r2, r3
 8004e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e58:	69db      	ldr	r3, [r3, #28]
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	68db      	ldr	r3, [r3, #12]
 8004e68:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004e6c:	f021 010c 	bic.w	r1, r1, #12
 8004e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004e7a:	430b      	orrs	r3, r1
 8004e7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	695b      	ldr	r3, [r3, #20]
 8004e86:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e8e:	6999      	ldr	r1, [r3, #24]
 8004e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	ea40 0301 	orr.w	r3, r0, r1
 8004e9a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	4b8f      	ldr	r3, [pc, #572]	; (80050e0 <UART_SetConfig+0x2cc>)
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d005      	beq.n	8004eb4 <UART_SetConfig+0xa0>
 8004ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	4b8d      	ldr	r3, [pc, #564]	; (80050e4 <UART_SetConfig+0x2d0>)
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d104      	bne.n	8004ebe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004eb4:	f7ff fe4c 	bl	8004b50 <HAL_RCC_GetPCLK2Freq>
 8004eb8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004ebc:	e003      	b.n	8004ec6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004ebe:	f7ff fe33 	bl	8004b28 <HAL_RCC_GetPCLK1Freq>
 8004ec2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004eca:	69db      	ldr	r3, [r3, #28]
 8004ecc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ed0:	f040 810c 	bne.w	80050ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ed4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004ede:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004ee2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004ee6:	4622      	mov	r2, r4
 8004ee8:	462b      	mov	r3, r5
 8004eea:	1891      	adds	r1, r2, r2
 8004eec:	65b9      	str	r1, [r7, #88]	; 0x58
 8004eee:	415b      	adcs	r3, r3
 8004ef0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004ef2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004ef6:	4621      	mov	r1, r4
 8004ef8:	eb12 0801 	adds.w	r8, r2, r1
 8004efc:	4629      	mov	r1, r5
 8004efe:	eb43 0901 	adc.w	r9, r3, r1
 8004f02:	f04f 0200 	mov.w	r2, #0
 8004f06:	f04f 0300 	mov.w	r3, #0
 8004f0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f16:	4690      	mov	r8, r2
 8004f18:	4699      	mov	r9, r3
 8004f1a:	4623      	mov	r3, r4
 8004f1c:	eb18 0303 	adds.w	r3, r8, r3
 8004f20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004f24:	462b      	mov	r3, r5
 8004f26:	eb49 0303 	adc.w	r3, r9, r3
 8004f2a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004f3a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004f3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004f42:	460b      	mov	r3, r1
 8004f44:	18db      	adds	r3, r3, r3
 8004f46:	653b      	str	r3, [r7, #80]	; 0x50
 8004f48:	4613      	mov	r3, r2
 8004f4a:	eb42 0303 	adc.w	r3, r2, r3
 8004f4e:	657b      	str	r3, [r7, #84]	; 0x54
 8004f50:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004f54:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004f58:	f7fb fe96 	bl	8000c88 <__aeabi_uldivmod>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	460b      	mov	r3, r1
 8004f60:	4b61      	ldr	r3, [pc, #388]	; (80050e8 <UART_SetConfig+0x2d4>)
 8004f62:	fba3 2302 	umull	r2, r3, r3, r2
 8004f66:	095b      	lsrs	r3, r3, #5
 8004f68:	011c      	lsls	r4, r3, #4
 8004f6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004f74:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004f78:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004f7c:	4642      	mov	r2, r8
 8004f7e:	464b      	mov	r3, r9
 8004f80:	1891      	adds	r1, r2, r2
 8004f82:	64b9      	str	r1, [r7, #72]	; 0x48
 8004f84:	415b      	adcs	r3, r3
 8004f86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f88:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004f8c:	4641      	mov	r1, r8
 8004f8e:	eb12 0a01 	adds.w	sl, r2, r1
 8004f92:	4649      	mov	r1, r9
 8004f94:	eb43 0b01 	adc.w	fp, r3, r1
 8004f98:	f04f 0200 	mov.w	r2, #0
 8004f9c:	f04f 0300 	mov.w	r3, #0
 8004fa0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004fa4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004fa8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004fac:	4692      	mov	sl, r2
 8004fae:	469b      	mov	fp, r3
 8004fb0:	4643      	mov	r3, r8
 8004fb2:	eb1a 0303 	adds.w	r3, sl, r3
 8004fb6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004fba:	464b      	mov	r3, r9
 8004fbc:	eb4b 0303 	adc.w	r3, fp, r3
 8004fc0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004fd0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004fd4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004fd8:	460b      	mov	r3, r1
 8004fda:	18db      	adds	r3, r3, r3
 8004fdc:	643b      	str	r3, [r7, #64]	; 0x40
 8004fde:	4613      	mov	r3, r2
 8004fe0:	eb42 0303 	adc.w	r3, r2, r3
 8004fe4:	647b      	str	r3, [r7, #68]	; 0x44
 8004fe6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004fea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004fee:	f7fb fe4b 	bl	8000c88 <__aeabi_uldivmod>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	460b      	mov	r3, r1
 8004ff6:	4611      	mov	r1, r2
 8004ff8:	4b3b      	ldr	r3, [pc, #236]	; (80050e8 <UART_SetConfig+0x2d4>)
 8004ffa:	fba3 2301 	umull	r2, r3, r3, r1
 8004ffe:	095b      	lsrs	r3, r3, #5
 8005000:	2264      	movs	r2, #100	; 0x64
 8005002:	fb02 f303 	mul.w	r3, r2, r3
 8005006:	1acb      	subs	r3, r1, r3
 8005008:	00db      	lsls	r3, r3, #3
 800500a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800500e:	4b36      	ldr	r3, [pc, #216]	; (80050e8 <UART_SetConfig+0x2d4>)
 8005010:	fba3 2302 	umull	r2, r3, r3, r2
 8005014:	095b      	lsrs	r3, r3, #5
 8005016:	005b      	lsls	r3, r3, #1
 8005018:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800501c:	441c      	add	r4, r3
 800501e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005022:	2200      	movs	r2, #0
 8005024:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005028:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800502c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005030:	4642      	mov	r2, r8
 8005032:	464b      	mov	r3, r9
 8005034:	1891      	adds	r1, r2, r2
 8005036:	63b9      	str	r1, [r7, #56]	; 0x38
 8005038:	415b      	adcs	r3, r3
 800503a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800503c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005040:	4641      	mov	r1, r8
 8005042:	1851      	adds	r1, r2, r1
 8005044:	6339      	str	r1, [r7, #48]	; 0x30
 8005046:	4649      	mov	r1, r9
 8005048:	414b      	adcs	r3, r1
 800504a:	637b      	str	r3, [r7, #52]	; 0x34
 800504c:	f04f 0200 	mov.w	r2, #0
 8005050:	f04f 0300 	mov.w	r3, #0
 8005054:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005058:	4659      	mov	r1, fp
 800505a:	00cb      	lsls	r3, r1, #3
 800505c:	4651      	mov	r1, sl
 800505e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005062:	4651      	mov	r1, sl
 8005064:	00ca      	lsls	r2, r1, #3
 8005066:	4610      	mov	r0, r2
 8005068:	4619      	mov	r1, r3
 800506a:	4603      	mov	r3, r0
 800506c:	4642      	mov	r2, r8
 800506e:	189b      	adds	r3, r3, r2
 8005070:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005074:	464b      	mov	r3, r9
 8005076:	460a      	mov	r2, r1
 8005078:	eb42 0303 	adc.w	r3, r2, r3
 800507c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800508c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005090:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005094:	460b      	mov	r3, r1
 8005096:	18db      	adds	r3, r3, r3
 8005098:	62bb      	str	r3, [r7, #40]	; 0x28
 800509a:	4613      	mov	r3, r2
 800509c:	eb42 0303 	adc.w	r3, r2, r3
 80050a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80050a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80050aa:	f7fb fded 	bl	8000c88 <__aeabi_uldivmod>
 80050ae:	4602      	mov	r2, r0
 80050b0:	460b      	mov	r3, r1
 80050b2:	4b0d      	ldr	r3, [pc, #52]	; (80050e8 <UART_SetConfig+0x2d4>)
 80050b4:	fba3 1302 	umull	r1, r3, r3, r2
 80050b8:	095b      	lsrs	r3, r3, #5
 80050ba:	2164      	movs	r1, #100	; 0x64
 80050bc:	fb01 f303 	mul.w	r3, r1, r3
 80050c0:	1ad3      	subs	r3, r2, r3
 80050c2:	00db      	lsls	r3, r3, #3
 80050c4:	3332      	adds	r3, #50	; 0x32
 80050c6:	4a08      	ldr	r2, [pc, #32]	; (80050e8 <UART_SetConfig+0x2d4>)
 80050c8:	fba2 2303 	umull	r2, r3, r2, r3
 80050cc:	095b      	lsrs	r3, r3, #5
 80050ce:	f003 0207 	and.w	r2, r3, #7
 80050d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4422      	add	r2, r4
 80050da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80050dc:	e105      	b.n	80052ea <UART_SetConfig+0x4d6>
 80050de:	bf00      	nop
 80050e0:	40011000 	.word	0x40011000
 80050e4:	40011400 	.word	0x40011400
 80050e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050f0:	2200      	movs	r2, #0
 80050f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80050f6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80050fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80050fe:	4642      	mov	r2, r8
 8005100:	464b      	mov	r3, r9
 8005102:	1891      	adds	r1, r2, r2
 8005104:	6239      	str	r1, [r7, #32]
 8005106:	415b      	adcs	r3, r3
 8005108:	627b      	str	r3, [r7, #36]	; 0x24
 800510a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800510e:	4641      	mov	r1, r8
 8005110:	1854      	adds	r4, r2, r1
 8005112:	4649      	mov	r1, r9
 8005114:	eb43 0501 	adc.w	r5, r3, r1
 8005118:	f04f 0200 	mov.w	r2, #0
 800511c:	f04f 0300 	mov.w	r3, #0
 8005120:	00eb      	lsls	r3, r5, #3
 8005122:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005126:	00e2      	lsls	r2, r4, #3
 8005128:	4614      	mov	r4, r2
 800512a:	461d      	mov	r5, r3
 800512c:	4643      	mov	r3, r8
 800512e:	18e3      	adds	r3, r4, r3
 8005130:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005134:	464b      	mov	r3, r9
 8005136:	eb45 0303 	adc.w	r3, r5, r3
 800513a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800513e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800514a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800514e:	f04f 0200 	mov.w	r2, #0
 8005152:	f04f 0300 	mov.w	r3, #0
 8005156:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800515a:	4629      	mov	r1, r5
 800515c:	008b      	lsls	r3, r1, #2
 800515e:	4621      	mov	r1, r4
 8005160:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005164:	4621      	mov	r1, r4
 8005166:	008a      	lsls	r2, r1, #2
 8005168:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800516c:	f7fb fd8c 	bl	8000c88 <__aeabi_uldivmod>
 8005170:	4602      	mov	r2, r0
 8005172:	460b      	mov	r3, r1
 8005174:	4b60      	ldr	r3, [pc, #384]	; (80052f8 <UART_SetConfig+0x4e4>)
 8005176:	fba3 2302 	umull	r2, r3, r3, r2
 800517a:	095b      	lsrs	r3, r3, #5
 800517c:	011c      	lsls	r4, r3, #4
 800517e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005182:	2200      	movs	r2, #0
 8005184:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005188:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800518c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005190:	4642      	mov	r2, r8
 8005192:	464b      	mov	r3, r9
 8005194:	1891      	adds	r1, r2, r2
 8005196:	61b9      	str	r1, [r7, #24]
 8005198:	415b      	adcs	r3, r3
 800519a:	61fb      	str	r3, [r7, #28]
 800519c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051a0:	4641      	mov	r1, r8
 80051a2:	1851      	adds	r1, r2, r1
 80051a4:	6139      	str	r1, [r7, #16]
 80051a6:	4649      	mov	r1, r9
 80051a8:	414b      	adcs	r3, r1
 80051aa:	617b      	str	r3, [r7, #20]
 80051ac:	f04f 0200 	mov.w	r2, #0
 80051b0:	f04f 0300 	mov.w	r3, #0
 80051b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051b8:	4659      	mov	r1, fp
 80051ba:	00cb      	lsls	r3, r1, #3
 80051bc:	4651      	mov	r1, sl
 80051be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051c2:	4651      	mov	r1, sl
 80051c4:	00ca      	lsls	r2, r1, #3
 80051c6:	4610      	mov	r0, r2
 80051c8:	4619      	mov	r1, r3
 80051ca:	4603      	mov	r3, r0
 80051cc:	4642      	mov	r2, r8
 80051ce:	189b      	adds	r3, r3, r2
 80051d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80051d4:	464b      	mov	r3, r9
 80051d6:	460a      	mov	r2, r1
 80051d8:	eb42 0303 	adc.w	r3, r2, r3
 80051dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80051e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	67bb      	str	r3, [r7, #120]	; 0x78
 80051ea:	67fa      	str	r2, [r7, #124]	; 0x7c
 80051ec:	f04f 0200 	mov.w	r2, #0
 80051f0:	f04f 0300 	mov.w	r3, #0
 80051f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80051f8:	4649      	mov	r1, r9
 80051fa:	008b      	lsls	r3, r1, #2
 80051fc:	4641      	mov	r1, r8
 80051fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005202:	4641      	mov	r1, r8
 8005204:	008a      	lsls	r2, r1, #2
 8005206:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800520a:	f7fb fd3d 	bl	8000c88 <__aeabi_uldivmod>
 800520e:	4602      	mov	r2, r0
 8005210:	460b      	mov	r3, r1
 8005212:	4b39      	ldr	r3, [pc, #228]	; (80052f8 <UART_SetConfig+0x4e4>)
 8005214:	fba3 1302 	umull	r1, r3, r3, r2
 8005218:	095b      	lsrs	r3, r3, #5
 800521a:	2164      	movs	r1, #100	; 0x64
 800521c:	fb01 f303 	mul.w	r3, r1, r3
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	011b      	lsls	r3, r3, #4
 8005224:	3332      	adds	r3, #50	; 0x32
 8005226:	4a34      	ldr	r2, [pc, #208]	; (80052f8 <UART_SetConfig+0x4e4>)
 8005228:	fba2 2303 	umull	r2, r3, r2, r3
 800522c:	095b      	lsrs	r3, r3, #5
 800522e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005232:	441c      	add	r4, r3
 8005234:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005238:	2200      	movs	r2, #0
 800523a:	673b      	str	r3, [r7, #112]	; 0x70
 800523c:	677a      	str	r2, [r7, #116]	; 0x74
 800523e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005242:	4642      	mov	r2, r8
 8005244:	464b      	mov	r3, r9
 8005246:	1891      	adds	r1, r2, r2
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	415b      	adcs	r3, r3
 800524c:	60fb      	str	r3, [r7, #12]
 800524e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005252:	4641      	mov	r1, r8
 8005254:	1851      	adds	r1, r2, r1
 8005256:	6039      	str	r1, [r7, #0]
 8005258:	4649      	mov	r1, r9
 800525a:	414b      	adcs	r3, r1
 800525c:	607b      	str	r3, [r7, #4]
 800525e:	f04f 0200 	mov.w	r2, #0
 8005262:	f04f 0300 	mov.w	r3, #0
 8005266:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800526a:	4659      	mov	r1, fp
 800526c:	00cb      	lsls	r3, r1, #3
 800526e:	4651      	mov	r1, sl
 8005270:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005274:	4651      	mov	r1, sl
 8005276:	00ca      	lsls	r2, r1, #3
 8005278:	4610      	mov	r0, r2
 800527a:	4619      	mov	r1, r3
 800527c:	4603      	mov	r3, r0
 800527e:	4642      	mov	r2, r8
 8005280:	189b      	adds	r3, r3, r2
 8005282:	66bb      	str	r3, [r7, #104]	; 0x68
 8005284:	464b      	mov	r3, r9
 8005286:	460a      	mov	r2, r1
 8005288:	eb42 0303 	adc.w	r3, r2, r3
 800528c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800528e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	663b      	str	r3, [r7, #96]	; 0x60
 8005298:	667a      	str	r2, [r7, #100]	; 0x64
 800529a:	f04f 0200 	mov.w	r2, #0
 800529e:	f04f 0300 	mov.w	r3, #0
 80052a2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80052a6:	4649      	mov	r1, r9
 80052a8:	008b      	lsls	r3, r1, #2
 80052aa:	4641      	mov	r1, r8
 80052ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052b0:	4641      	mov	r1, r8
 80052b2:	008a      	lsls	r2, r1, #2
 80052b4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80052b8:	f7fb fce6 	bl	8000c88 <__aeabi_uldivmod>
 80052bc:	4602      	mov	r2, r0
 80052be:	460b      	mov	r3, r1
 80052c0:	4b0d      	ldr	r3, [pc, #52]	; (80052f8 <UART_SetConfig+0x4e4>)
 80052c2:	fba3 1302 	umull	r1, r3, r3, r2
 80052c6:	095b      	lsrs	r3, r3, #5
 80052c8:	2164      	movs	r1, #100	; 0x64
 80052ca:	fb01 f303 	mul.w	r3, r1, r3
 80052ce:	1ad3      	subs	r3, r2, r3
 80052d0:	011b      	lsls	r3, r3, #4
 80052d2:	3332      	adds	r3, #50	; 0x32
 80052d4:	4a08      	ldr	r2, [pc, #32]	; (80052f8 <UART_SetConfig+0x4e4>)
 80052d6:	fba2 2303 	umull	r2, r3, r2, r3
 80052da:	095b      	lsrs	r3, r3, #5
 80052dc:	f003 020f 	and.w	r2, r3, #15
 80052e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4422      	add	r2, r4
 80052e8:	609a      	str	r2, [r3, #8]
}
 80052ea:	bf00      	nop
 80052ec:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80052f0:	46bd      	mov	sp, r7
 80052f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052f6:	bf00      	nop
 80052f8:	51eb851f 	.word	0x51eb851f

080052fc <__errno>:
 80052fc:	4b01      	ldr	r3, [pc, #4]	; (8005304 <__errno+0x8>)
 80052fe:	6818      	ldr	r0, [r3, #0]
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	20000048 	.word	0x20000048

08005308 <__libc_init_array>:
 8005308:	b570      	push	{r4, r5, r6, lr}
 800530a:	4d0d      	ldr	r5, [pc, #52]	; (8005340 <__libc_init_array+0x38>)
 800530c:	4c0d      	ldr	r4, [pc, #52]	; (8005344 <__libc_init_array+0x3c>)
 800530e:	1b64      	subs	r4, r4, r5
 8005310:	10a4      	asrs	r4, r4, #2
 8005312:	2600      	movs	r6, #0
 8005314:	42a6      	cmp	r6, r4
 8005316:	d109      	bne.n	800532c <__libc_init_array+0x24>
 8005318:	4d0b      	ldr	r5, [pc, #44]	; (8005348 <__libc_init_array+0x40>)
 800531a:	4c0c      	ldr	r4, [pc, #48]	; (800534c <__libc_init_array+0x44>)
 800531c:	f001 fbaa 	bl	8006a74 <_init>
 8005320:	1b64      	subs	r4, r4, r5
 8005322:	10a4      	asrs	r4, r4, #2
 8005324:	2600      	movs	r6, #0
 8005326:	42a6      	cmp	r6, r4
 8005328:	d105      	bne.n	8005336 <__libc_init_array+0x2e>
 800532a:	bd70      	pop	{r4, r5, r6, pc}
 800532c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005330:	4798      	blx	r3
 8005332:	3601      	adds	r6, #1
 8005334:	e7ee      	b.n	8005314 <__libc_init_array+0xc>
 8005336:	f855 3b04 	ldr.w	r3, [r5], #4
 800533a:	4798      	blx	r3
 800533c:	3601      	adds	r6, #1
 800533e:	e7f2      	b.n	8005326 <__libc_init_array+0x1e>
 8005340:	08006b68 	.word	0x08006b68
 8005344:	08006b68 	.word	0x08006b68
 8005348:	08006b68 	.word	0x08006b68
 800534c:	08006b6c 	.word	0x08006b6c

08005350 <memset>:
 8005350:	4402      	add	r2, r0
 8005352:	4603      	mov	r3, r0
 8005354:	4293      	cmp	r3, r2
 8005356:	d100      	bne.n	800535a <memset+0xa>
 8005358:	4770      	bx	lr
 800535a:	f803 1b01 	strb.w	r1, [r3], #1
 800535e:	e7f9      	b.n	8005354 <memset+0x4>

08005360 <siprintf>:
 8005360:	b40e      	push	{r1, r2, r3}
 8005362:	b500      	push	{lr}
 8005364:	b09c      	sub	sp, #112	; 0x70
 8005366:	ab1d      	add	r3, sp, #116	; 0x74
 8005368:	9002      	str	r0, [sp, #8]
 800536a:	9006      	str	r0, [sp, #24]
 800536c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005370:	4809      	ldr	r0, [pc, #36]	; (8005398 <siprintf+0x38>)
 8005372:	9107      	str	r1, [sp, #28]
 8005374:	9104      	str	r1, [sp, #16]
 8005376:	4909      	ldr	r1, [pc, #36]	; (800539c <siprintf+0x3c>)
 8005378:	f853 2b04 	ldr.w	r2, [r3], #4
 800537c:	9105      	str	r1, [sp, #20]
 800537e:	6800      	ldr	r0, [r0, #0]
 8005380:	9301      	str	r3, [sp, #4]
 8005382:	a902      	add	r1, sp, #8
 8005384:	f000 f868 	bl	8005458 <_svfiprintf_r>
 8005388:	9b02      	ldr	r3, [sp, #8]
 800538a:	2200      	movs	r2, #0
 800538c:	701a      	strb	r2, [r3, #0]
 800538e:	b01c      	add	sp, #112	; 0x70
 8005390:	f85d eb04 	ldr.w	lr, [sp], #4
 8005394:	b003      	add	sp, #12
 8005396:	4770      	bx	lr
 8005398:	20000048 	.word	0x20000048
 800539c:	ffff0208 	.word	0xffff0208

080053a0 <__ssputs_r>:
 80053a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053a4:	688e      	ldr	r6, [r1, #8]
 80053a6:	429e      	cmp	r6, r3
 80053a8:	4682      	mov	sl, r0
 80053aa:	460c      	mov	r4, r1
 80053ac:	4690      	mov	r8, r2
 80053ae:	461f      	mov	r7, r3
 80053b0:	d838      	bhi.n	8005424 <__ssputs_r+0x84>
 80053b2:	898a      	ldrh	r2, [r1, #12]
 80053b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80053b8:	d032      	beq.n	8005420 <__ssputs_r+0x80>
 80053ba:	6825      	ldr	r5, [r4, #0]
 80053bc:	6909      	ldr	r1, [r1, #16]
 80053be:	eba5 0901 	sub.w	r9, r5, r1
 80053c2:	6965      	ldr	r5, [r4, #20]
 80053c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80053c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80053cc:	3301      	adds	r3, #1
 80053ce:	444b      	add	r3, r9
 80053d0:	106d      	asrs	r5, r5, #1
 80053d2:	429d      	cmp	r5, r3
 80053d4:	bf38      	it	cc
 80053d6:	461d      	movcc	r5, r3
 80053d8:	0553      	lsls	r3, r2, #21
 80053da:	d531      	bpl.n	8005440 <__ssputs_r+0xa0>
 80053dc:	4629      	mov	r1, r5
 80053de:	f000 fb63 	bl	8005aa8 <_malloc_r>
 80053e2:	4606      	mov	r6, r0
 80053e4:	b950      	cbnz	r0, 80053fc <__ssputs_r+0x5c>
 80053e6:	230c      	movs	r3, #12
 80053e8:	f8ca 3000 	str.w	r3, [sl]
 80053ec:	89a3      	ldrh	r3, [r4, #12]
 80053ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053f2:	81a3      	strh	r3, [r4, #12]
 80053f4:	f04f 30ff 	mov.w	r0, #4294967295
 80053f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053fc:	6921      	ldr	r1, [r4, #16]
 80053fe:	464a      	mov	r2, r9
 8005400:	f000 fabe 	bl	8005980 <memcpy>
 8005404:	89a3      	ldrh	r3, [r4, #12]
 8005406:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800540a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800540e:	81a3      	strh	r3, [r4, #12]
 8005410:	6126      	str	r6, [r4, #16]
 8005412:	6165      	str	r5, [r4, #20]
 8005414:	444e      	add	r6, r9
 8005416:	eba5 0509 	sub.w	r5, r5, r9
 800541a:	6026      	str	r6, [r4, #0]
 800541c:	60a5      	str	r5, [r4, #8]
 800541e:	463e      	mov	r6, r7
 8005420:	42be      	cmp	r6, r7
 8005422:	d900      	bls.n	8005426 <__ssputs_r+0x86>
 8005424:	463e      	mov	r6, r7
 8005426:	6820      	ldr	r0, [r4, #0]
 8005428:	4632      	mov	r2, r6
 800542a:	4641      	mov	r1, r8
 800542c:	f000 fab6 	bl	800599c <memmove>
 8005430:	68a3      	ldr	r3, [r4, #8]
 8005432:	1b9b      	subs	r3, r3, r6
 8005434:	60a3      	str	r3, [r4, #8]
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	4433      	add	r3, r6
 800543a:	6023      	str	r3, [r4, #0]
 800543c:	2000      	movs	r0, #0
 800543e:	e7db      	b.n	80053f8 <__ssputs_r+0x58>
 8005440:	462a      	mov	r2, r5
 8005442:	f000 fba5 	bl	8005b90 <_realloc_r>
 8005446:	4606      	mov	r6, r0
 8005448:	2800      	cmp	r0, #0
 800544a:	d1e1      	bne.n	8005410 <__ssputs_r+0x70>
 800544c:	6921      	ldr	r1, [r4, #16]
 800544e:	4650      	mov	r0, sl
 8005450:	f000 fabe 	bl	80059d0 <_free_r>
 8005454:	e7c7      	b.n	80053e6 <__ssputs_r+0x46>
	...

08005458 <_svfiprintf_r>:
 8005458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800545c:	4698      	mov	r8, r3
 800545e:	898b      	ldrh	r3, [r1, #12]
 8005460:	061b      	lsls	r3, r3, #24
 8005462:	b09d      	sub	sp, #116	; 0x74
 8005464:	4607      	mov	r7, r0
 8005466:	460d      	mov	r5, r1
 8005468:	4614      	mov	r4, r2
 800546a:	d50e      	bpl.n	800548a <_svfiprintf_r+0x32>
 800546c:	690b      	ldr	r3, [r1, #16]
 800546e:	b963      	cbnz	r3, 800548a <_svfiprintf_r+0x32>
 8005470:	2140      	movs	r1, #64	; 0x40
 8005472:	f000 fb19 	bl	8005aa8 <_malloc_r>
 8005476:	6028      	str	r0, [r5, #0]
 8005478:	6128      	str	r0, [r5, #16]
 800547a:	b920      	cbnz	r0, 8005486 <_svfiprintf_r+0x2e>
 800547c:	230c      	movs	r3, #12
 800547e:	603b      	str	r3, [r7, #0]
 8005480:	f04f 30ff 	mov.w	r0, #4294967295
 8005484:	e0d1      	b.n	800562a <_svfiprintf_r+0x1d2>
 8005486:	2340      	movs	r3, #64	; 0x40
 8005488:	616b      	str	r3, [r5, #20]
 800548a:	2300      	movs	r3, #0
 800548c:	9309      	str	r3, [sp, #36]	; 0x24
 800548e:	2320      	movs	r3, #32
 8005490:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005494:	f8cd 800c 	str.w	r8, [sp, #12]
 8005498:	2330      	movs	r3, #48	; 0x30
 800549a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005644 <_svfiprintf_r+0x1ec>
 800549e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80054a2:	f04f 0901 	mov.w	r9, #1
 80054a6:	4623      	mov	r3, r4
 80054a8:	469a      	mov	sl, r3
 80054aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054ae:	b10a      	cbz	r2, 80054b4 <_svfiprintf_r+0x5c>
 80054b0:	2a25      	cmp	r2, #37	; 0x25
 80054b2:	d1f9      	bne.n	80054a8 <_svfiprintf_r+0x50>
 80054b4:	ebba 0b04 	subs.w	fp, sl, r4
 80054b8:	d00b      	beq.n	80054d2 <_svfiprintf_r+0x7a>
 80054ba:	465b      	mov	r3, fp
 80054bc:	4622      	mov	r2, r4
 80054be:	4629      	mov	r1, r5
 80054c0:	4638      	mov	r0, r7
 80054c2:	f7ff ff6d 	bl	80053a0 <__ssputs_r>
 80054c6:	3001      	adds	r0, #1
 80054c8:	f000 80aa 	beq.w	8005620 <_svfiprintf_r+0x1c8>
 80054cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054ce:	445a      	add	r2, fp
 80054d0:	9209      	str	r2, [sp, #36]	; 0x24
 80054d2:	f89a 3000 	ldrb.w	r3, [sl]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	f000 80a2 	beq.w	8005620 <_svfiprintf_r+0x1c8>
 80054dc:	2300      	movs	r3, #0
 80054de:	f04f 32ff 	mov.w	r2, #4294967295
 80054e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80054e6:	f10a 0a01 	add.w	sl, sl, #1
 80054ea:	9304      	str	r3, [sp, #16]
 80054ec:	9307      	str	r3, [sp, #28]
 80054ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80054f2:	931a      	str	r3, [sp, #104]	; 0x68
 80054f4:	4654      	mov	r4, sl
 80054f6:	2205      	movs	r2, #5
 80054f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054fc:	4851      	ldr	r0, [pc, #324]	; (8005644 <_svfiprintf_r+0x1ec>)
 80054fe:	f7fa fe6f 	bl	80001e0 <memchr>
 8005502:	9a04      	ldr	r2, [sp, #16]
 8005504:	b9d8      	cbnz	r0, 800553e <_svfiprintf_r+0xe6>
 8005506:	06d0      	lsls	r0, r2, #27
 8005508:	bf44      	itt	mi
 800550a:	2320      	movmi	r3, #32
 800550c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005510:	0711      	lsls	r1, r2, #28
 8005512:	bf44      	itt	mi
 8005514:	232b      	movmi	r3, #43	; 0x2b
 8005516:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800551a:	f89a 3000 	ldrb.w	r3, [sl]
 800551e:	2b2a      	cmp	r3, #42	; 0x2a
 8005520:	d015      	beq.n	800554e <_svfiprintf_r+0xf6>
 8005522:	9a07      	ldr	r2, [sp, #28]
 8005524:	4654      	mov	r4, sl
 8005526:	2000      	movs	r0, #0
 8005528:	f04f 0c0a 	mov.w	ip, #10
 800552c:	4621      	mov	r1, r4
 800552e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005532:	3b30      	subs	r3, #48	; 0x30
 8005534:	2b09      	cmp	r3, #9
 8005536:	d94e      	bls.n	80055d6 <_svfiprintf_r+0x17e>
 8005538:	b1b0      	cbz	r0, 8005568 <_svfiprintf_r+0x110>
 800553a:	9207      	str	r2, [sp, #28]
 800553c:	e014      	b.n	8005568 <_svfiprintf_r+0x110>
 800553e:	eba0 0308 	sub.w	r3, r0, r8
 8005542:	fa09 f303 	lsl.w	r3, r9, r3
 8005546:	4313      	orrs	r3, r2
 8005548:	9304      	str	r3, [sp, #16]
 800554a:	46a2      	mov	sl, r4
 800554c:	e7d2      	b.n	80054f4 <_svfiprintf_r+0x9c>
 800554e:	9b03      	ldr	r3, [sp, #12]
 8005550:	1d19      	adds	r1, r3, #4
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	9103      	str	r1, [sp, #12]
 8005556:	2b00      	cmp	r3, #0
 8005558:	bfbb      	ittet	lt
 800555a:	425b      	neglt	r3, r3
 800555c:	f042 0202 	orrlt.w	r2, r2, #2
 8005560:	9307      	strge	r3, [sp, #28]
 8005562:	9307      	strlt	r3, [sp, #28]
 8005564:	bfb8      	it	lt
 8005566:	9204      	strlt	r2, [sp, #16]
 8005568:	7823      	ldrb	r3, [r4, #0]
 800556a:	2b2e      	cmp	r3, #46	; 0x2e
 800556c:	d10c      	bne.n	8005588 <_svfiprintf_r+0x130>
 800556e:	7863      	ldrb	r3, [r4, #1]
 8005570:	2b2a      	cmp	r3, #42	; 0x2a
 8005572:	d135      	bne.n	80055e0 <_svfiprintf_r+0x188>
 8005574:	9b03      	ldr	r3, [sp, #12]
 8005576:	1d1a      	adds	r2, r3, #4
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	9203      	str	r2, [sp, #12]
 800557c:	2b00      	cmp	r3, #0
 800557e:	bfb8      	it	lt
 8005580:	f04f 33ff 	movlt.w	r3, #4294967295
 8005584:	3402      	adds	r4, #2
 8005586:	9305      	str	r3, [sp, #20]
 8005588:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005654 <_svfiprintf_r+0x1fc>
 800558c:	7821      	ldrb	r1, [r4, #0]
 800558e:	2203      	movs	r2, #3
 8005590:	4650      	mov	r0, sl
 8005592:	f7fa fe25 	bl	80001e0 <memchr>
 8005596:	b140      	cbz	r0, 80055aa <_svfiprintf_r+0x152>
 8005598:	2340      	movs	r3, #64	; 0x40
 800559a:	eba0 000a 	sub.w	r0, r0, sl
 800559e:	fa03 f000 	lsl.w	r0, r3, r0
 80055a2:	9b04      	ldr	r3, [sp, #16]
 80055a4:	4303      	orrs	r3, r0
 80055a6:	3401      	adds	r4, #1
 80055a8:	9304      	str	r3, [sp, #16]
 80055aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055ae:	4826      	ldr	r0, [pc, #152]	; (8005648 <_svfiprintf_r+0x1f0>)
 80055b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80055b4:	2206      	movs	r2, #6
 80055b6:	f7fa fe13 	bl	80001e0 <memchr>
 80055ba:	2800      	cmp	r0, #0
 80055bc:	d038      	beq.n	8005630 <_svfiprintf_r+0x1d8>
 80055be:	4b23      	ldr	r3, [pc, #140]	; (800564c <_svfiprintf_r+0x1f4>)
 80055c0:	bb1b      	cbnz	r3, 800560a <_svfiprintf_r+0x1b2>
 80055c2:	9b03      	ldr	r3, [sp, #12]
 80055c4:	3307      	adds	r3, #7
 80055c6:	f023 0307 	bic.w	r3, r3, #7
 80055ca:	3308      	adds	r3, #8
 80055cc:	9303      	str	r3, [sp, #12]
 80055ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055d0:	4433      	add	r3, r6
 80055d2:	9309      	str	r3, [sp, #36]	; 0x24
 80055d4:	e767      	b.n	80054a6 <_svfiprintf_r+0x4e>
 80055d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80055da:	460c      	mov	r4, r1
 80055dc:	2001      	movs	r0, #1
 80055de:	e7a5      	b.n	800552c <_svfiprintf_r+0xd4>
 80055e0:	2300      	movs	r3, #0
 80055e2:	3401      	adds	r4, #1
 80055e4:	9305      	str	r3, [sp, #20]
 80055e6:	4619      	mov	r1, r3
 80055e8:	f04f 0c0a 	mov.w	ip, #10
 80055ec:	4620      	mov	r0, r4
 80055ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80055f2:	3a30      	subs	r2, #48	; 0x30
 80055f4:	2a09      	cmp	r2, #9
 80055f6:	d903      	bls.n	8005600 <_svfiprintf_r+0x1a8>
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d0c5      	beq.n	8005588 <_svfiprintf_r+0x130>
 80055fc:	9105      	str	r1, [sp, #20]
 80055fe:	e7c3      	b.n	8005588 <_svfiprintf_r+0x130>
 8005600:	fb0c 2101 	mla	r1, ip, r1, r2
 8005604:	4604      	mov	r4, r0
 8005606:	2301      	movs	r3, #1
 8005608:	e7f0      	b.n	80055ec <_svfiprintf_r+0x194>
 800560a:	ab03      	add	r3, sp, #12
 800560c:	9300      	str	r3, [sp, #0]
 800560e:	462a      	mov	r2, r5
 8005610:	4b0f      	ldr	r3, [pc, #60]	; (8005650 <_svfiprintf_r+0x1f8>)
 8005612:	a904      	add	r1, sp, #16
 8005614:	4638      	mov	r0, r7
 8005616:	f3af 8000 	nop.w
 800561a:	1c42      	adds	r2, r0, #1
 800561c:	4606      	mov	r6, r0
 800561e:	d1d6      	bne.n	80055ce <_svfiprintf_r+0x176>
 8005620:	89ab      	ldrh	r3, [r5, #12]
 8005622:	065b      	lsls	r3, r3, #25
 8005624:	f53f af2c 	bmi.w	8005480 <_svfiprintf_r+0x28>
 8005628:	9809      	ldr	r0, [sp, #36]	; 0x24
 800562a:	b01d      	add	sp, #116	; 0x74
 800562c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005630:	ab03      	add	r3, sp, #12
 8005632:	9300      	str	r3, [sp, #0]
 8005634:	462a      	mov	r2, r5
 8005636:	4b06      	ldr	r3, [pc, #24]	; (8005650 <_svfiprintf_r+0x1f8>)
 8005638:	a904      	add	r1, sp, #16
 800563a:	4638      	mov	r0, r7
 800563c:	f000 f87a 	bl	8005734 <_printf_i>
 8005640:	e7eb      	b.n	800561a <_svfiprintf_r+0x1c2>
 8005642:	bf00      	nop
 8005644:	08006af8 	.word	0x08006af8
 8005648:	08006b02 	.word	0x08006b02
 800564c:	00000000 	.word	0x00000000
 8005650:	080053a1 	.word	0x080053a1
 8005654:	08006afe 	.word	0x08006afe

08005658 <_printf_common>:
 8005658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800565c:	4616      	mov	r6, r2
 800565e:	4699      	mov	r9, r3
 8005660:	688a      	ldr	r2, [r1, #8]
 8005662:	690b      	ldr	r3, [r1, #16]
 8005664:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005668:	4293      	cmp	r3, r2
 800566a:	bfb8      	it	lt
 800566c:	4613      	movlt	r3, r2
 800566e:	6033      	str	r3, [r6, #0]
 8005670:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005674:	4607      	mov	r7, r0
 8005676:	460c      	mov	r4, r1
 8005678:	b10a      	cbz	r2, 800567e <_printf_common+0x26>
 800567a:	3301      	adds	r3, #1
 800567c:	6033      	str	r3, [r6, #0]
 800567e:	6823      	ldr	r3, [r4, #0]
 8005680:	0699      	lsls	r1, r3, #26
 8005682:	bf42      	ittt	mi
 8005684:	6833      	ldrmi	r3, [r6, #0]
 8005686:	3302      	addmi	r3, #2
 8005688:	6033      	strmi	r3, [r6, #0]
 800568a:	6825      	ldr	r5, [r4, #0]
 800568c:	f015 0506 	ands.w	r5, r5, #6
 8005690:	d106      	bne.n	80056a0 <_printf_common+0x48>
 8005692:	f104 0a19 	add.w	sl, r4, #25
 8005696:	68e3      	ldr	r3, [r4, #12]
 8005698:	6832      	ldr	r2, [r6, #0]
 800569a:	1a9b      	subs	r3, r3, r2
 800569c:	42ab      	cmp	r3, r5
 800569e:	dc26      	bgt.n	80056ee <_printf_common+0x96>
 80056a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80056a4:	1e13      	subs	r3, r2, #0
 80056a6:	6822      	ldr	r2, [r4, #0]
 80056a8:	bf18      	it	ne
 80056aa:	2301      	movne	r3, #1
 80056ac:	0692      	lsls	r2, r2, #26
 80056ae:	d42b      	bmi.n	8005708 <_printf_common+0xb0>
 80056b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056b4:	4649      	mov	r1, r9
 80056b6:	4638      	mov	r0, r7
 80056b8:	47c0      	blx	r8
 80056ba:	3001      	adds	r0, #1
 80056bc:	d01e      	beq.n	80056fc <_printf_common+0xa4>
 80056be:	6823      	ldr	r3, [r4, #0]
 80056c0:	68e5      	ldr	r5, [r4, #12]
 80056c2:	6832      	ldr	r2, [r6, #0]
 80056c4:	f003 0306 	and.w	r3, r3, #6
 80056c8:	2b04      	cmp	r3, #4
 80056ca:	bf08      	it	eq
 80056cc:	1aad      	subeq	r5, r5, r2
 80056ce:	68a3      	ldr	r3, [r4, #8]
 80056d0:	6922      	ldr	r2, [r4, #16]
 80056d2:	bf0c      	ite	eq
 80056d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80056d8:	2500      	movne	r5, #0
 80056da:	4293      	cmp	r3, r2
 80056dc:	bfc4      	itt	gt
 80056de:	1a9b      	subgt	r3, r3, r2
 80056e0:	18ed      	addgt	r5, r5, r3
 80056e2:	2600      	movs	r6, #0
 80056e4:	341a      	adds	r4, #26
 80056e6:	42b5      	cmp	r5, r6
 80056e8:	d11a      	bne.n	8005720 <_printf_common+0xc8>
 80056ea:	2000      	movs	r0, #0
 80056ec:	e008      	b.n	8005700 <_printf_common+0xa8>
 80056ee:	2301      	movs	r3, #1
 80056f0:	4652      	mov	r2, sl
 80056f2:	4649      	mov	r1, r9
 80056f4:	4638      	mov	r0, r7
 80056f6:	47c0      	blx	r8
 80056f8:	3001      	adds	r0, #1
 80056fa:	d103      	bne.n	8005704 <_printf_common+0xac>
 80056fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005704:	3501      	adds	r5, #1
 8005706:	e7c6      	b.n	8005696 <_printf_common+0x3e>
 8005708:	18e1      	adds	r1, r4, r3
 800570a:	1c5a      	adds	r2, r3, #1
 800570c:	2030      	movs	r0, #48	; 0x30
 800570e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005712:	4422      	add	r2, r4
 8005714:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005718:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800571c:	3302      	adds	r3, #2
 800571e:	e7c7      	b.n	80056b0 <_printf_common+0x58>
 8005720:	2301      	movs	r3, #1
 8005722:	4622      	mov	r2, r4
 8005724:	4649      	mov	r1, r9
 8005726:	4638      	mov	r0, r7
 8005728:	47c0      	blx	r8
 800572a:	3001      	adds	r0, #1
 800572c:	d0e6      	beq.n	80056fc <_printf_common+0xa4>
 800572e:	3601      	adds	r6, #1
 8005730:	e7d9      	b.n	80056e6 <_printf_common+0x8e>
	...

08005734 <_printf_i>:
 8005734:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005738:	7e0f      	ldrb	r7, [r1, #24]
 800573a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800573c:	2f78      	cmp	r7, #120	; 0x78
 800573e:	4691      	mov	r9, r2
 8005740:	4680      	mov	r8, r0
 8005742:	460c      	mov	r4, r1
 8005744:	469a      	mov	sl, r3
 8005746:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800574a:	d807      	bhi.n	800575c <_printf_i+0x28>
 800574c:	2f62      	cmp	r7, #98	; 0x62
 800574e:	d80a      	bhi.n	8005766 <_printf_i+0x32>
 8005750:	2f00      	cmp	r7, #0
 8005752:	f000 80d8 	beq.w	8005906 <_printf_i+0x1d2>
 8005756:	2f58      	cmp	r7, #88	; 0x58
 8005758:	f000 80a3 	beq.w	80058a2 <_printf_i+0x16e>
 800575c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005760:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005764:	e03a      	b.n	80057dc <_printf_i+0xa8>
 8005766:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800576a:	2b15      	cmp	r3, #21
 800576c:	d8f6      	bhi.n	800575c <_printf_i+0x28>
 800576e:	a101      	add	r1, pc, #4	; (adr r1, 8005774 <_printf_i+0x40>)
 8005770:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005774:	080057cd 	.word	0x080057cd
 8005778:	080057e1 	.word	0x080057e1
 800577c:	0800575d 	.word	0x0800575d
 8005780:	0800575d 	.word	0x0800575d
 8005784:	0800575d 	.word	0x0800575d
 8005788:	0800575d 	.word	0x0800575d
 800578c:	080057e1 	.word	0x080057e1
 8005790:	0800575d 	.word	0x0800575d
 8005794:	0800575d 	.word	0x0800575d
 8005798:	0800575d 	.word	0x0800575d
 800579c:	0800575d 	.word	0x0800575d
 80057a0:	080058ed 	.word	0x080058ed
 80057a4:	08005811 	.word	0x08005811
 80057a8:	080058cf 	.word	0x080058cf
 80057ac:	0800575d 	.word	0x0800575d
 80057b0:	0800575d 	.word	0x0800575d
 80057b4:	0800590f 	.word	0x0800590f
 80057b8:	0800575d 	.word	0x0800575d
 80057bc:	08005811 	.word	0x08005811
 80057c0:	0800575d 	.word	0x0800575d
 80057c4:	0800575d 	.word	0x0800575d
 80057c8:	080058d7 	.word	0x080058d7
 80057cc:	682b      	ldr	r3, [r5, #0]
 80057ce:	1d1a      	adds	r2, r3, #4
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	602a      	str	r2, [r5, #0]
 80057d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80057dc:	2301      	movs	r3, #1
 80057de:	e0a3      	b.n	8005928 <_printf_i+0x1f4>
 80057e0:	6820      	ldr	r0, [r4, #0]
 80057e2:	6829      	ldr	r1, [r5, #0]
 80057e4:	0606      	lsls	r6, r0, #24
 80057e6:	f101 0304 	add.w	r3, r1, #4
 80057ea:	d50a      	bpl.n	8005802 <_printf_i+0xce>
 80057ec:	680e      	ldr	r6, [r1, #0]
 80057ee:	602b      	str	r3, [r5, #0]
 80057f0:	2e00      	cmp	r6, #0
 80057f2:	da03      	bge.n	80057fc <_printf_i+0xc8>
 80057f4:	232d      	movs	r3, #45	; 0x2d
 80057f6:	4276      	negs	r6, r6
 80057f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057fc:	485e      	ldr	r0, [pc, #376]	; (8005978 <_printf_i+0x244>)
 80057fe:	230a      	movs	r3, #10
 8005800:	e019      	b.n	8005836 <_printf_i+0x102>
 8005802:	680e      	ldr	r6, [r1, #0]
 8005804:	602b      	str	r3, [r5, #0]
 8005806:	f010 0f40 	tst.w	r0, #64	; 0x40
 800580a:	bf18      	it	ne
 800580c:	b236      	sxthne	r6, r6
 800580e:	e7ef      	b.n	80057f0 <_printf_i+0xbc>
 8005810:	682b      	ldr	r3, [r5, #0]
 8005812:	6820      	ldr	r0, [r4, #0]
 8005814:	1d19      	adds	r1, r3, #4
 8005816:	6029      	str	r1, [r5, #0]
 8005818:	0601      	lsls	r1, r0, #24
 800581a:	d501      	bpl.n	8005820 <_printf_i+0xec>
 800581c:	681e      	ldr	r6, [r3, #0]
 800581e:	e002      	b.n	8005826 <_printf_i+0xf2>
 8005820:	0646      	lsls	r6, r0, #25
 8005822:	d5fb      	bpl.n	800581c <_printf_i+0xe8>
 8005824:	881e      	ldrh	r6, [r3, #0]
 8005826:	4854      	ldr	r0, [pc, #336]	; (8005978 <_printf_i+0x244>)
 8005828:	2f6f      	cmp	r7, #111	; 0x6f
 800582a:	bf0c      	ite	eq
 800582c:	2308      	moveq	r3, #8
 800582e:	230a      	movne	r3, #10
 8005830:	2100      	movs	r1, #0
 8005832:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005836:	6865      	ldr	r5, [r4, #4]
 8005838:	60a5      	str	r5, [r4, #8]
 800583a:	2d00      	cmp	r5, #0
 800583c:	bfa2      	ittt	ge
 800583e:	6821      	ldrge	r1, [r4, #0]
 8005840:	f021 0104 	bicge.w	r1, r1, #4
 8005844:	6021      	strge	r1, [r4, #0]
 8005846:	b90e      	cbnz	r6, 800584c <_printf_i+0x118>
 8005848:	2d00      	cmp	r5, #0
 800584a:	d04d      	beq.n	80058e8 <_printf_i+0x1b4>
 800584c:	4615      	mov	r5, r2
 800584e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005852:	fb03 6711 	mls	r7, r3, r1, r6
 8005856:	5dc7      	ldrb	r7, [r0, r7]
 8005858:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800585c:	4637      	mov	r7, r6
 800585e:	42bb      	cmp	r3, r7
 8005860:	460e      	mov	r6, r1
 8005862:	d9f4      	bls.n	800584e <_printf_i+0x11a>
 8005864:	2b08      	cmp	r3, #8
 8005866:	d10b      	bne.n	8005880 <_printf_i+0x14c>
 8005868:	6823      	ldr	r3, [r4, #0]
 800586a:	07de      	lsls	r6, r3, #31
 800586c:	d508      	bpl.n	8005880 <_printf_i+0x14c>
 800586e:	6923      	ldr	r3, [r4, #16]
 8005870:	6861      	ldr	r1, [r4, #4]
 8005872:	4299      	cmp	r1, r3
 8005874:	bfde      	ittt	le
 8005876:	2330      	movle	r3, #48	; 0x30
 8005878:	f805 3c01 	strble.w	r3, [r5, #-1]
 800587c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005880:	1b52      	subs	r2, r2, r5
 8005882:	6122      	str	r2, [r4, #16]
 8005884:	f8cd a000 	str.w	sl, [sp]
 8005888:	464b      	mov	r3, r9
 800588a:	aa03      	add	r2, sp, #12
 800588c:	4621      	mov	r1, r4
 800588e:	4640      	mov	r0, r8
 8005890:	f7ff fee2 	bl	8005658 <_printf_common>
 8005894:	3001      	adds	r0, #1
 8005896:	d14c      	bne.n	8005932 <_printf_i+0x1fe>
 8005898:	f04f 30ff 	mov.w	r0, #4294967295
 800589c:	b004      	add	sp, #16
 800589e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058a2:	4835      	ldr	r0, [pc, #212]	; (8005978 <_printf_i+0x244>)
 80058a4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80058a8:	6829      	ldr	r1, [r5, #0]
 80058aa:	6823      	ldr	r3, [r4, #0]
 80058ac:	f851 6b04 	ldr.w	r6, [r1], #4
 80058b0:	6029      	str	r1, [r5, #0]
 80058b2:	061d      	lsls	r5, r3, #24
 80058b4:	d514      	bpl.n	80058e0 <_printf_i+0x1ac>
 80058b6:	07df      	lsls	r7, r3, #31
 80058b8:	bf44      	itt	mi
 80058ba:	f043 0320 	orrmi.w	r3, r3, #32
 80058be:	6023      	strmi	r3, [r4, #0]
 80058c0:	b91e      	cbnz	r6, 80058ca <_printf_i+0x196>
 80058c2:	6823      	ldr	r3, [r4, #0]
 80058c4:	f023 0320 	bic.w	r3, r3, #32
 80058c8:	6023      	str	r3, [r4, #0]
 80058ca:	2310      	movs	r3, #16
 80058cc:	e7b0      	b.n	8005830 <_printf_i+0xfc>
 80058ce:	6823      	ldr	r3, [r4, #0]
 80058d0:	f043 0320 	orr.w	r3, r3, #32
 80058d4:	6023      	str	r3, [r4, #0]
 80058d6:	2378      	movs	r3, #120	; 0x78
 80058d8:	4828      	ldr	r0, [pc, #160]	; (800597c <_printf_i+0x248>)
 80058da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80058de:	e7e3      	b.n	80058a8 <_printf_i+0x174>
 80058e0:	0659      	lsls	r1, r3, #25
 80058e2:	bf48      	it	mi
 80058e4:	b2b6      	uxthmi	r6, r6
 80058e6:	e7e6      	b.n	80058b6 <_printf_i+0x182>
 80058e8:	4615      	mov	r5, r2
 80058ea:	e7bb      	b.n	8005864 <_printf_i+0x130>
 80058ec:	682b      	ldr	r3, [r5, #0]
 80058ee:	6826      	ldr	r6, [r4, #0]
 80058f0:	6961      	ldr	r1, [r4, #20]
 80058f2:	1d18      	adds	r0, r3, #4
 80058f4:	6028      	str	r0, [r5, #0]
 80058f6:	0635      	lsls	r5, r6, #24
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	d501      	bpl.n	8005900 <_printf_i+0x1cc>
 80058fc:	6019      	str	r1, [r3, #0]
 80058fe:	e002      	b.n	8005906 <_printf_i+0x1d2>
 8005900:	0670      	lsls	r0, r6, #25
 8005902:	d5fb      	bpl.n	80058fc <_printf_i+0x1c8>
 8005904:	8019      	strh	r1, [r3, #0]
 8005906:	2300      	movs	r3, #0
 8005908:	6123      	str	r3, [r4, #16]
 800590a:	4615      	mov	r5, r2
 800590c:	e7ba      	b.n	8005884 <_printf_i+0x150>
 800590e:	682b      	ldr	r3, [r5, #0]
 8005910:	1d1a      	adds	r2, r3, #4
 8005912:	602a      	str	r2, [r5, #0]
 8005914:	681d      	ldr	r5, [r3, #0]
 8005916:	6862      	ldr	r2, [r4, #4]
 8005918:	2100      	movs	r1, #0
 800591a:	4628      	mov	r0, r5
 800591c:	f7fa fc60 	bl	80001e0 <memchr>
 8005920:	b108      	cbz	r0, 8005926 <_printf_i+0x1f2>
 8005922:	1b40      	subs	r0, r0, r5
 8005924:	6060      	str	r0, [r4, #4]
 8005926:	6863      	ldr	r3, [r4, #4]
 8005928:	6123      	str	r3, [r4, #16]
 800592a:	2300      	movs	r3, #0
 800592c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005930:	e7a8      	b.n	8005884 <_printf_i+0x150>
 8005932:	6923      	ldr	r3, [r4, #16]
 8005934:	462a      	mov	r2, r5
 8005936:	4649      	mov	r1, r9
 8005938:	4640      	mov	r0, r8
 800593a:	47d0      	blx	sl
 800593c:	3001      	adds	r0, #1
 800593e:	d0ab      	beq.n	8005898 <_printf_i+0x164>
 8005940:	6823      	ldr	r3, [r4, #0]
 8005942:	079b      	lsls	r3, r3, #30
 8005944:	d413      	bmi.n	800596e <_printf_i+0x23a>
 8005946:	68e0      	ldr	r0, [r4, #12]
 8005948:	9b03      	ldr	r3, [sp, #12]
 800594a:	4298      	cmp	r0, r3
 800594c:	bfb8      	it	lt
 800594e:	4618      	movlt	r0, r3
 8005950:	e7a4      	b.n	800589c <_printf_i+0x168>
 8005952:	2301      	movs	r3, #1
 8005954:	4632      	mov	r2, r6
 8005956:	4649      	mov	r1, r9
 8005958:	4640      	mov	r0, r8
 800595a:	47d0      	blx	sl
 800595c:	3001      	adds	r0, #1
 800595e:	d09b      	beq.n	8005898 <_printf_i+0x164>
 8005960:	3501      	adds	r5, #1
 8005962:	68e3      	ldr	r3, [r4, #12]
 8005964:	9903      	ldr	r1, [sp, #12]
 8005966:	1a5b      	subs	r3, r3, r1
 8005968:	42ab      	cmp	r3, r5
 800596a:	dcf2      	bgt.n	8005952 <_printf_i+0x21e>
 800596c:	e7eb      	b.n	8005946 <_printf_i+0x212>
 800596e:	2500      	movs	r5, #0
 8005970:	f104 0619 	add.w	r6, r4, #25
 8005974:	e7f5      	b.n	8005962 <_printf_i+0x22e>
 8005976:	bf00      	nop
 8005978:	08006b09 	.word	0x08006b09
 800597c:	08006b1a 	.word	0x08006b1a

08005980 <memcpy>:
 8005980:	440a      	add	r2, r1
 8005982:	4291      	cmp	r1, r2
 8005984:	f100 33ff 	add.w	r3, r0, #4294967295
 8005988:	d100      	bne.n	800598c <memcpy+0xc>
 800598a:	4770      	bx	lr
 800598c:	b510      	push	{r4, lr}
 800598e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005992:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005996:	4291      	cmp	r1, r2
 8005998:	d1f9      	bne.n	800598e <memcpy+0xe>
 800599a:	bd10      	pop	{r4, pc}

0800599c <memmove>:
 800599c:	4288      	cmp	r0, r1
 800599e:	b510      	push	{r4, lr}
 80059a0:	eb01 0402 	add.w	r4, r1, r2
 80059a4:	d902      	bls.n	80059ac <memmove+0x10>
 80059a6:	4284      	cmp	r4, r0
 80059a8:	4623      	mov	r3, r4
 80059aa:	d807      	bhi.n	80059bc <memmove+0x20>
 80059ac:	1e43      	subs	r3, r0, #1
 80059ae:	42a1      	cmp	r1, r4
 80059b0:	d008      	beq.n	80059c4 <memmove+0x28>
 80059b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80059b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80059ba:	e7f8      	b.n	80059ae <memmove+0x12>
 80059bc:	4402      	add	r2, r0
 80059be:	4601      	mov	r1, r0
 80059c0:	428a      	cmp	r2, r1
 80059c2:	d100      	bne.n	80059c6 <memmove+0x2a>
 80059c4:	bd10      	pop	{r4, pc}
 80059c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80059ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80059ce:	e7f7      	b.n	80059c0 <memmove+0x24>

080059d0 <_free_r>:
 80059d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80059d2:	2900      	cmp	r1, #0
 80059d4:	d044      	beq.n	8005a60 <_free_r+0x90>
 80059d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059da:	9001      	str	r0, [sp, #4]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	f1a1 0404 	sub.w	r4, r1, #4
 80059e2:	bfb8      	it	lt
 80059e4:	18e4      	addlt	r4, r4, r3
 80059e6:	f000 f913 	bl	8005c10 <__malloc_lock>
 80059ea:	4a1e      	ldr	r2, [pc, #120]	; (8005a64 <_free_r+0x94>)
 80059ec:	9801      	ldr	r0, [sp, #4]
 80059ee:	6813      	ldr	r3, [r2, #0]
 80059f0:	b933      	cbnz	r3, 8005a00 <_free_r+0x30>
 80059f2:	6063      	str	r3, [r4, #4]
 80059f4:	6014      	str	r4, [r2, #0]
 80059f6:	b003      	add	sp, #12
 80059f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80059fc:	f000 b90e 	b.w	8005c1c <__malloc_unlock>
 8005a00:	42a3      	cmp	r3, r4
 8005a02:	d908      	bls.n	8005a16 <_free_r+0x46>
 8005a04:	6825      	ldr	r5, [r4, #0]
 8005a06:	1961      	adds	r1, r4, r5
 8005a08:	428b      	cmp	r3, r1
 8005a0a:	bf01      	itttt	eq
 8005a0c:	6819      	ldreq	r1, [r3, #0]
 8005a0e:	685b      	ldreq	r3, [r3, #4]
 8005a10:	1949      	addeq	r1, r1, r5
 8005a12:	6021      	streq	r1, [r4, #0]
 8005a14:	e7ed      	b.n	80059f2 <_free_r+0x22>
 8005a16:	461a      	mov	r2, r3
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	b10b      	cbz	r3, 8005a20 <_free_r+0x50>
 8005a1c:	42a3      	cmp	r3, r4
 8005a1e:	d9fa      	bls.n	8005a16 <_free_r+0x46>
 8005a20:	6811      	ldr	r1, [r2, #0]
 8005a22:	1855      	adds	r5, r2, r1
 8005a24:	42a5      	cmp	r5, r4
 8005a26:	d10b      	bne.n	8005a40 <_free_r+0x70>
 8005a28:	6824      	ldr	r4, [r4, #0]
 8005a2a:	4421      	add	r1, r4
 8005a2c:	1854      	adds	r4, r2, r1
 8005a2e:	42a3      	cmp	r3, r4
 8005a30:	6011      	str	r1, [r2, #0]
 8005a32:	d1e0      	bne.n	80059f6 <_free_r+0x26>
 8005a34:	681c      	ldr	r4, [r3, #0]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	6053      	str	r3, [r2, #4]
 8005a3a:	4421      	add	r1, r4
 8005a3c:	6011      	str	r1, [r2, #0]
 8005a3e:	e7da      	b.n	80059f6 <_free_r+0x26>
 8005a40:	d902      	bls.n	8005a48 <_free_r+0x78>
 8005a42:	230c      	movs	r3, #12
 8005a44:	6003      	str	r3, [r0, #0]
 8005a46:	e7d6      	b.n	80059f6 <_free_r+0x26>
 8005a48:	6825      	ldr	r5, [r4, #0]
 8005a4a:	1961      	adds	r1, r4, r5
 8005a4c:	428b      	cmp	r3, r1
 8005a4e:	bf04      	itt	eq
 8005a50:	6819      	ldreq	r1, [r3, #0]
 8005a52:	685b      	ldreq	r3, [r3, #4]
 8005a54:	6063      	str	r3, [r4, #4]
 8005a56:	bf04      	itt	eq
 8005a58:	1949      	addeq	r1, r1, r5
 8005a5a:	6021      	streq	r1, [r4, #0]
 8005a5c:	6054      	str	r4, [r2, #4]
 8005a5e:	e7ca      	b.n	80059f6 <_free_r+0x26>
 8005a60:	b003      	add	sp, #12
 8005a62:	bd30      	pop	{r4, r5, pc}
 8005a64:	20000284 	.word	0x20000284

08005a68 <sbrk_aligned>:
 8005a68:	b570      	push	{r4, r5, r6, lr}
 8005a6a:	4e0e      	ldr	r6, [pc, #56]	; (8005aa4 <sbrk_aligned+0x3c>)
 8005a6c:	460c      	mov	r4, r1
 8005a6e:	6831      	ldr	r1, [r6, #0]
 8005a70:	4605      	mov	r5, r0
 8005a72:	b911      	cbnz	r1, 8005a7a <sbrk_aligned+0x12>
 8005a74:	f000 f8bc 	bl	8005bf0 <_sbrk_r>
 8005a78:	6030      	str	r0, [r6, #0]
 8005a7a:	4621      	mov	r1, r4
 8005a7c:	4628      	mov	r0, r5
 8005a7e:	f000 f8b7 	bl	8005bf0 <_sbrk_r>
 8005a82:	1c43      	adds	r3, r0, #1
 8005a84:	d00a      	beq.n	8005a9c <sbrk_aligned+0x34>
 8005a86:	1cc4      	adds	r4, r0, #3
 8005a88:	f024 0403 	bic.w	r4, r4, #3
 8005a8c:	42a0      	cmp	r0, r4
 8005a8e:	d007      	beq.n	8005aa0 <sbrk_aligned+0x38>
 8005a90:	1a21      	subs	r1, r4, r0
 8005a92:	4628      	mov	r0, r5
 8005a94:	f000 f8ac 	bl	8005bf0 <_sbrk_r>
 8005a98:	3001      	adds	r0, #1
 8005a9a:	d101      	bne.n	8005aa0 <sbrk_aligned+0x38>
 8005a9c:	f04f 34ff 	mov.w	r4, #4294967295
 8005aa0:	4620      	mov	r0, r4
 8005aa2:	bd70      	pop	{r4, r5, r6, pc}
 8005aa4:	20000288 	.word	0x20000288

08005aa8 <_malloc_r>:
 8005aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005aac:	1ccd      	adds	r5, r1, #3
 8005aae:	f025 0503 	bic.w	r5, r5, #3
 8005ab2:	3508      	adds	r5, #8
 8005ab4:	2d0c      	cmp	r5, #12
 8005ab6:	bf38      	it	cc
 8005ab8:	250c      	movcc	r5, #12
 8005aba:	2d00      	cmp	r5, #0
 8005abc:	4607      	mov	r7, r0
 8005abe:	db01      	blt.n	8005ac4 <_malloc_r+0x1c>
 8005ac0:	42a9      	cmp	r1, r5
 8005ac2:	d905      	bls.n	8005ad0 <_malloc_r+0x28>
 8005ac4:	230c      	movs	r3, #12
 8005ac6:	603b      	str	r3, [r7, #0]
 8005ac8:	2600      	movs	r6, #0
 8005aca:	4630      	mov	r0, r6
 8005acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ad0:	4e2e      	ldr	r6, [pc, #184]	; (8005b8c <_malloc_r+0xe4>)
 8005ad2:	f000 f89d 	bl	8005c10 <__malloc_lock>
 8005ad6:	6833      	ldr	r3, [r6, #0]
 8005ad8:	461c      	mov	r4, r3
 8005ada:	bb34      	cbnz	r4, 8005b2a <_malloc_r+0x82>
 8005adc:	4629      	mov	r1, r5
 8005ade:	4638      	mov	r0, r7
 8005ae0:	f7ff ffc2 	bl	8005a68 <sbrk_aligned>
 8005ae4:	1c43      	adds	r3, r0, #1
 8005ae6:	4604      	mov	r4, r0
 8005ae8:	d14d      	bne.n	8005b86 <_malloc_r+0xde>
 8005aea:	6834      	ldr	r4, [r6, #0]
 8005aec:	4626      	mov	r6, r4
 8005aee:	2e00      	cmp	r6, #0
 8005af0:	d140      	bne.n	8005b74 <_malloc_r+0xcc>
 8005af2:	6823      	ldr	r3, [r4, #0]
 8005af4:	4631      	mov	r1, r6
 8005af6:	4638      	mov	r0, r7
 8005af8:	eb04 0803 	add.w	r8, r4, r3
 8005afc:	f000 f878 	bl	8005bf0 <_sbrk_r>
 8005b00:	4580      	cmp	r8, r0
 8005b02:	d13a      	bne.n	8005b7a <_malloc_r+0xd2>
 8005b04:	6821      	ldr	r1, [r4, #0]
 8005b06:	3503      	adds	r5, #3
 8005b08:	1a6d      	subs	r5, r5, r1
 8005b0a:	f025 0503 	bic.w	r5, r5, #3
 8005b0e:	3508      	adds	r5, #8
 8005b10:	2d0c      	cmp	r5, #12
 8005b12:	bf38      	it	cc
 8005b14:	250c      	movcc	r5, #12
 8005b16:	4629      	mov	r1, r5
 8005b18:	4638      	mov	r0, r7
 8005b1a:	f7ff ffa5 	bl	8005a68 <sbrk_aligned>
 8005b1e:	3001      	adds	r0, #1
 8005b20:	d02b      	beq.n	8005b7a <_malloc_r+0xd2>
 8005b22:	6823      	ldr	r3, [r4, #0]
 8005b24:	442b      	add	r3, r5
 8005b26:	6023      	str	r3, [r4, #0]
 8005b28:	e00e      	b.n	8005b48 <_malloc_r+0xa0>
 8005b2a:	6822      	ldr	r2, [r4, #0]
 8005b2c:	1b52      	subs	r2, r2, r5
 8005b2e:	d41e      	bmi.n	8005b6e <_malloc_r+0xc6>
 8005b30:	2a0b      	cmp	r2, #11
 8005b32:	d916      	bls.n	8005b62 <_malloc_r+0xba>
 8005b34:	1961      	adds	r1, r4, r5
 8005b36:	42a3      	cmp	r3, r4
 8005b38:	6025      	str	r5, [r4, #0]
 8005b3a:	bf18      	it	ne
 8005b3c:	6059      	strne	r1, [r3, #4]
 8005b3e:	6863      	ldr	r3, [r4, #4]
 8005b40:	bf08      	it	eq
 8005b42:	6031      	streq	r1, [r6, #0]
 8005b44:	5162      	str	r2, [r4, r5]
 8005b46:	604b      	str	r3, [r1, #4]
 8005b48:	4638      	mov	r0, r7
 8005b4a:	f104 060b 	add.w	r6, r4, #11
 8005b4e:	f000 f865 	bl	8005c1c <__malloc_unlock>
 8005b52:	f026 0607 	bic.w	r6, r6, #7
 8005b56:	1d23      	adds	r3, r4, #4
 8005b58:	1af2      	subs	r2, r6, r3
 8005b5a:	d0b6      	beq.n	8005aca <_malloc_r+0x22>
 8005b5c:	1b9b      	subs	r3, r3, r6
 8005b5e:	50a3      	str	r3, [r4, r2]
 8005b60:	e7b3      	b.n	8005aca <_malloc_r+0x22>
 8005b62:	6862      	ldr	r2, [r4, #4]
 8005b64:	42a3      	cmp	r3, r4
 8005b66:	bf0c      	ite	eq
 8005b68:	6032      	streq	r2, [r6, #0]
 8005b6a:	605a      	strne	r2, [r3, #4]
 8005b6c:	e7ec      	b.n	8005b48 <_malloc_r+0xa0>
 8005b6e:	4623      	mov	r3, r4
 8005b70:	6864      	ldr	r4, [r4, #4]
 8005b72:	e7b2      	b.n	8005ada <_malloc_r+0x32>
 8005b74:	4634      	mov	r4, r6
 8005b76:	6876      	ldr	r6, [r6, #4]
 8005b78:	e7b9      	b.n	8005aee <_malloc_r+0x46>
 8005b7a:	230c      	movs	r3, #12
 8005b7c:	603b      	str	r3, [r7, #0]
 8005b7e:	4638      	mov	r0, r7
 8005b80:	f000 f84c 	bl	8005c1c <__malloc_unlock>
 8005b84:	e7a1      	b.n	8005aca <_malloc_r+0x22>
 8005b86:	6025      	str	r5, [r4, #0]
 8005b88:	e7de      	b.n	8005b48 <_malloc_r+0xa0>
 8005b8a:	bf00      	nop
 8005b8c:	20000284 	.word	0x20000284

08005b90 <_realloc_r>:
 8005b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b94:	4680      	mov	r8, r0
 8005b96:	4614      	mov	r4, r2
 8005b98:	460e      	mov	r6, r1
 8005b9a:	b921      	cbnz	r1, 8005ba6 <_realloc_r+0x16>
 8005b9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ba0:	4611      	mov	r1, r2
 8005ba2:	f7ff bf81 	b.w	8005aa8 <_malloc_r>
 8005ba6:	b92a      	cbnz	r2, 8005bb4 <_realloc_r+0x24>
 8005ba8:	f7ff ff12 	bl	80059d0 <_free_r>
 8005bac:	4625      	mov	r5, r4
 8005bae:	4628      	mov	r0, r5
 8005bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bb4:	f000 f838 	bl	8005c28 <_malloc_usable_size_r>
 8005bb8:	4284      	cmp	r4, r0
 8005bba:	4607      	mov	r7, r0
 8005bbc:	d802      	bhi.n	8005bc4 <_realloc_r+0x34>
 8005bbe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005bc2:	d812      	bhi.n	8005bea <_realloc_r+0x5a>
 8005bc4:	4621      	mov	r1, r4
 8005bc6:	4640      	mov	r0, r8
 8005bc8:	f7ff ff6e 	bl	8005aa8 <_malloc_r>
 8005bcc:	4605      	mov	r5, r0
 8005bce:	2800      	cmp	r0, #0
 8005bd0:	d0ed      	beq.n	8005bae <_realloc_r+0x1e>
 8005bd2:	42bc      	cmp	r4, r7
 8005bd4:	4622      	mov	r2, r4
 8005bd6:	4631      	mov	r1, r6
 8005bd8:	bf28      	it	cs
 8005bda:	463a      	movcs	r2, r7
 8005bdc:	f7ff fed0 	bl	8005980 <memcpy>
 8005be0:	4631      	mov	r1, r6
 8005be2:	4640      	mov	r0, r8
 8005be4:	f7ff fef4 	bl	80059d0 <_free_r>
 8005be8:	e7e1      	b.n	8005bae <_realloc_r+0x1e>
 8005bea:	4635      	mov	r5, r6
 8005bec:	e7df      	b.n	8005bae <_realloc_r+0x1e>
	...

08005bf0 <_sbrk_r>:
 8005bf0:	b538      	push	{r3, r4, r5, lr}
 8005bf2:	4d06      	ldr	r5, [pc, #24]	; (8005c0c <_sbrk_r+0x1c>)
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	4604      	mov	r4, r0
 8005bf8:	4608      	mov	r0, r1
 8005bfa:	602b      	str	r3, [r5, #0]
 8005bfc:	f7fc fc00 	bl	8002400 <_sbrk>
 8005c00:	1c43      	adds	r3, r0, #1
 8005c02:	d102      	bne.n	8005c0a <_sbrk_r+0x1a>
 8005c04:	682b      	ldr	r3, [r5, #0]
 8005c06:	b103      	cbz	r3, 8005c0a <_sbrk_r+0x1a>
 8005c08:	6023      	str	r3, [r4, #0]
 8005c0a:	bd38      	pop	{r3, r4, r5, pc}
 8005c0c:	2000028c 	.word	0x2000028c

08005c10 <__malloc_lock>:
 8005c10:	4801      	ldr	r0, [pc, #4]	; (8005c18 <__malloc_lock+0x8>)
 8005c12:	f000 b811 	b.w	8005c38 <__retarget_lock_acquire_recursive>
 8005c16:	bf00      	nop
 8005c18:	20000290 	.word	0x20000290

08005c1c <__malloc_unlock>:
 8005c1c:	4801      	ldr	r0, [pc, #4]	; (8005c24 <__malloc_unlock+0x8>)
 8005c1e:	f000 b80c 	b.w	8005c3a <__retarget_lock_release_recursive>
 8005c22:	bf00      	nop
 8005c24:	20000290 	.word	0x20000290

08005c28 <_malloc_usable_size_r>:
 8005c28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c2c:	1f18      	subs	r0, r3, #4
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	bfbc      	itt	lt
 8005c32:	580b      	ldrlt	r3, [r1, r0]
 8005c34:	18c0      	addlt	r0, r0, r3
 8005c36:	4770      	bx	lr

08005c38 <__retarget_lock_acquire_recursive>:
 8005c38:	4770      	bx	lr

08005c3a <__retarget_lock_release_recursive>:
 8005c3a:	4770      	bx	lr

08005c3c <pow>:
 8005c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c3e:	ed2d 8b02 	vpush	{d8}
 8005c42:	eeb0 8a40 	vmov.f32	s16, s0
 8005c46:	eef0 8a60 	vmov.f32	s17, s1
 8005c4a:	ec55 4b11 	vmov	r4, r5, d1
 8005c4e:	f000 f867 	bl	8005d20 <__ieee754_pow>
 8005c52:	4622      	mov	r2, r4
 8005c54:	462b      	mov	r3, r5
 8005c56:	4620      	mov	r0, r4
 8005c58:	4629      	mov	r1, r5
 8005c5a:	ec57 6b10 	vmov	r6, r7, d0
 8005c5e:	f7fa ff65 	bl	8000b2c <__aeabi_dcmpun>
 8005c62:	2800      	cmp	r0, #0
 8005c64:	d13b      	bne.n	8005cde <pow+0xa2>
 8005c66:	ec51 0b18 	vmov	r0, r1, d8
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	f7fa ff2b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c72:	b1b8      	cbz	r0, 8005ca4 <pow+0x68>
 8005c74:	2200      	movs	r2, #0
 8005c76:	2300      	movs	r3, #0
 8005c78:	4620      	mov	r0, r4
 8005c7a:	4629      	mov	r1, r5
 8005c7c:	f7fa ff24 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c80:	2800      	cmp	r0, #0
 8005c82:	d146      	bne.n	8005d12 <pow+0xd6>
 8005c84:	ec45 4b10 	vmov	d0, r4, r5
 8005c88:	f000 fe63 	bl	8006952 <finite>
 8005c8c:	b338      	cbz	r0, 8005cde <pow+0xa2>
 8005c8e:	2200      	movs	r2, #0
 8005c90:	2300      	movs	r3, #0
 8005c92:	4620      	mov	r0, r4
 8005c94:	4629      	mov	r1, r5
 8005c96:	f7fa ff21 	bl	8000adc <__aeabi_dcmplt>
 8005c9a:	b300      	cbz	r0, 8005cde <pow+0xa2>
 8005c9c:	f7ff fb2e 	bl	80052fc <__errno>
 8005ca0:	2322      	movs	r3, #34	; 0x22
 8005ca2:	e01b      	b.n	8005cdc <pow+0xa0>
 8005ca4:	ec47 6b10 	vmov	d0, r6, r7
 8005ca8:	f000 fe53 	bl	8006952 <finite>
 8005cac:	b9e0      	cbnz	r0, 8005ce8 <pow+0xac>
 8005cae:	eeb0 0a48 	vmov.f32	s0, s16
 8005cb2:	eef0 0a68 	vmov.f32	s1, s17
 8005cb6:	f000 fe4c 	bl	8006952 <finite>
 8005cba:	b1a8      	cbz	r0, 8005ce8 <pow+0xac>
 8005cbc:	ec45 4b10 	vmov	d0, r4, r5
 8005cc0:	f000 fe47 	bl	8006952 <finite>
 8005cc4:	b180      	cbz	r0, 8005ce8 <pow+0xac>
 8005cc6:	4632      	mov	r2, r6
 8005cc8:	463b      	mov	r3, r7
 8005cca:	4630      	mov	r0, r6
 8005ccc:	4639      	mov	r1, r7
 8005cce:	f7fa ff2d 	bl	8000b2c <__aeabi_dcmpun>
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	d0e2      	beq.n	8005c9c <pow+0x60>
 8005cd6:	f7ff fb11 	bl	80052fc <__errno>
 8005cda:	2321      	movs	r3, #33	; 0x21
 8005cdc:	6003      	str	r3, [r0, #0]
 8005cde:	ecbd 8b02 	vpop	{d8}
 8005ce2:	ec47 6b10 	vmov	d0, r6, r7
 8005ce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ce8:	2200      	movs	r2, #0
 8005cea:	2300      	movs	r3, #0
 8005cec:	4630      	mov	r0, r6
 8005cee:	4639      	mov	r1, r7
 8005cf0:	f7fa feea 	bl	8000ac8 <__aeabi_dcmpeq>
 8005cf4:	2800      	cmp	r0, #0
 8005cf6:	d0f2      	beq.n	8005cde <pow+0xa2>
 8005cf8:	eeb0 0a48 	vmov.f32	s0, s16
 8005cfc:	eef0 0a68 	vmov.f32	s1, s17
 8005d00:	f000 fe27 	bl	8006952 <finite>
 8005d04:	2800      	cmp	r0, #0
 8005d06:	d0ea      	beq.n	8005cde <pow+0xa2>
 8005d08:	ec45 4b10 	vmov	d0, r4, r5
 8005d0c:	f000 fe21 	bl	8006952 <finite>
 8005d10:	e7c3      	b.n	8005c9a <pow+0x5e>
 8005d12:	4f01      	ldr	r7, [pc, #4]	; (8005d18 <pow+0xdc>)
 8005d14:	2600      	movs	r6, #0
 8005d16:	e7e2      	b.n	8005cde <pow+0xa2>
 8005d18:	3ff00000 	.word	0x3ff00000
 8005d1c:	00000000 	.word	0x00000000

08005d20 <__ieee754_pow>:
 8005d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d24:	ed2d 8b06 	vpush	{d8-d10}
 8005d28:	b089      	sub	sp, #36	; 0x24
 8005d2a:	ed8d 1b00 	vstr	d1, [sp]
 8005d2e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8005d32:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8005d36:	ea58 0102 	orrs.w	r1, r8, r2
 8005d3a:	ec57 6b10 	vmov	r6, r7, d0
 8005d3e:	d115      	bne.n	8005d6c <__ieee754_pow+0x4c>
 8005d40:	19b3      	adds	r3, r6, r6
 8005d42:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8005d46:	4152      	adcs	r2, r2
 8005d48:	4299      	cmp	r1, r3
 8005d4a:	4b89      	ldr	r3, [pc, #548]	; (8005f70 <__ieee754_pow+0x250>)
 8005d4c:	4193      	sbcs	r3, r2
 8005d4e:	f080 84d2 	bcs.w	80066f6 <__ieee754_pow+0x9d6>
 8005d52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d56:	4630      	mov	r0, r6
 8005d58:	4639      	mov	r1, r7
 8005d5a:	f7fa fa97 	bl	800028c <__adddf3>
 8005d5e:	ec41 0b10 	vmov	d0, r0, r1
 8005d62:	b009      	add	sp, #36	; 0x24
 8005d64:	ecbd 8b06 	vpop	{d8-d10}
 8005d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d6c:	4b81      	ldr	r3, [pc, #516]	; (8005f74 <__ieee754_pow+0x254>)
 8005d6e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8005d72:	429c      	cmp	r4, r3
 8005d74:	ee10 aa10 	vmov	sl, s0
 8005d78:	463d      	mov	r5, r7
 8005d7a:	dc06      	bgt.n	8005d8a <__ieee754_pow+0x6a>
 8005d7c:	d101      	bne.n	8005d82 <__ieee754_pow+0x62>
 8005d7e:	2e00      	cmp	r6, #0
 8005d80:	d1e7      	bne.n	8005d52 <__ieee754_pow+0x32>
 8005d82:	4598      	cmp	r8, r3
 8005d84:	dc01      	bgt.n	8005d8a <__ieee754_pow+0x6a>
 8005d86:	d10f      	bne.n	8005da8 <__ieee754_pow+0x88>
 8005d88:	b172      	cbz	r2, 8005da8 <__ieee754_pow+0x88>
 8005d8a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8005d8e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8005d92:	ea55 050a 	orrs.w	r5, r5, sl
 8005d96:	d1dc      	bne.n	8005d52 <__ieee754_pow+0x32>
 8005d98:	e9dd 3200 	ldrd	r3, r2, [sp]
 8005d9c:	18db      	adds	r3, r3, r3
 8005d9e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8005da2:	4152      	adcs	r2, r2
 8005da4:	429d      	cmp	r5, r3
 8005da6:	e7d0      	b.n	8005d4a <__ieee754_pow+0x2a>
 8005da8:	2d00      	cmp	r5, #0
 8005daa:	da3b      	bge.n	8005e24 <__ieee754_pow+0x104>
 8005dac:	4b72      	ldr	r3, [pc, #456]	; (8005f78 <__ieee754_pow+0x258>)
 8005dae:	4598      	cmp	r8, r3
 8005db0:	dc51      	bgt.n	8005e56 <__ieee754_pow+0x136>
 8005db2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8005db6:	4598      	cmp	r8, r3
 8005db8:	f340 84ac 	ble.w	8006714 <__ieee754_pow+0x9f4>
 8005dbc:	ea4f 5328 	mov.w	r3, r8, asr #20
 8005dc0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005dc4:	2b14      	cmp	r3, #20
 8005dc6:	dd0f      	ble.n	8005de8 <__ieee754_pow+0xc8>
 8005dc8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8005dcc:	fa22 f103 	lsr.w	r1, r2, r3
 8005dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	f040 849d 	bne.w	8006714 <__ieee754_pow+0x9f4>
 8005dda:	f001 0101 	and.w	r1, r1, #1
 8005dde:	f1c1 0302 	rsb	r3, r1, #2
 8005de2:	9304      	str	r3, [sp, #16]
 8005de4:	b182      	cbz	r2, 8005e08 <__ieee754_pow+0xe8>
 8005de6:	e05f      	b.n	8005ea8 <__ieee754_pow+0x188>
 8005de8:	2a00      	cmp	r2, #0
 8005dea:	d15b      	bne.n	8005ea4 <__ieee754_pow+0x184>
 8005dec:	f1c3 0314 	rsb	r3, r3, #20
 8005df0:	fa48 f103 	asr.w	r1, r8, r3
 8005df4:	fa01 f303 	lsl.w	r3, r1, r3
 8005df8:	4543      	cmp	r3, r8
 8005dfa:	f040 8488 	bne.w	800670e <__ieee754_pow+0x9ee>
 8005dfe:	f001 0101 	and.w	r1, r1, #1
 8005e02:	f1c1 0302 	rsb	r3, r1, #2
 8005e06:	9304      	str	r3, [sp, #16]
 8005e08:	4b5c      	ldr	r3, [pc, #368]	; (8005f7c <__ieee754_pow+0x25c>)
 8005e0a:	4598      	cmp	r8, r3
 8005e0c:	d132      	bne.n	8005e74 <__ieee754_pow+0x154>
 8005e0e:	f1b9 0f00 	cmp.w	r9, #0
 8005e12:	f280 8478 	bge.w	8006706 <__ieee754_pow+0x9e6>
 8005e16:	4959      	ldr	r1, [pc, #356]	; (8005f7c <__ieee754_pow+0x25c>)
 8005e18:	4632      	mov	r2, r6
 8005e1a:	463b      	mov	r3, r7
 8005e1c:	2000      	movs	r0, #0
 8005e1e:	f7fa fd15 	bl	800084c <__aeabi_ddiv>
 8005e22:	e79c      	b.n	8005d5e <__ieee754_pow+0x3e>
 8005e24:	2300      	movs	r3, #0
 8005e26:	9304      	str	r3, [sp, #16]
 8005e28:	2a00      	cmp	r2, #0
 8005e2a:	d13d      	bne.n	8005ea8 <__ieee754_pow+0x188>
 8005e2c:	4b51      	ldr	r3, [pc, #324]	; (8005f74 <__ieee754_pow+0x254>)
 8005e2e:	4598      	cmp	r8, r3
 8005e30:	d1ea      	bne.n	8005e08 <__ieee754_pow+0xe8>
 8005e32:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005e36:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005e3a:	ea53 030a 	orrs.w	r3, r3, sl
 8005e3e:	f000 845a 	beq.w	80066f6 <__ieee754_pow+0x9d6>
 8005e42:	4b4f      	ldr	r3, [pc, #316]	; (8005f80 <__ieee754_pow+0x260>)
 8005e44:	429c      	cmp	r4, r3
 8005e46:	dd08      	ble.n	8005e5a <__ieee754_pow+0x13a>
 8005e48:	f1b9 0f00 	cmp.w	r9, #0
 8005e4c:	f2c0 8457 	blt.w	80066fe <__ieee754_pow+0x9de>
 8005e50:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e54:	e783      	b.n	8005d5e <__ieee754_pow+0x3e>
 8005e56:	2302      	movs	r3, #2
 8005e58:	e7e5      	b.n	8005e26 <__ieee754_pow+0x106>
 8005e5a:	f1b9 0f00 	cmp.w	r9, #0
 8005e5e:	f04f 0000 	mov.w	r0, #0
 8005e62:	f04f 0100 	mov.w	r1, #0
 8005e66:	f6bf af7a 	bge.w	8005d5e <__ieee754_pow+0x3e>
 8005e6a:	e9dd 0300 	ldrd	r0, r3, [sp]
 8005e6e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005e72:	e774      	b.n	8005d5e <__ieee754_pow+0x3e>
 8005e74:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8005e78:	d106      	bne.n	8005e88 <__ieee754_pow+0x168>
 8005e7a:	4632      	mov	r2, r6
 8005e7c:	463b      	mov	r3, r7
 8005e7e:	4630      	mov	r0, r6
 8005e80:	4639      	mov	r1, r7
 8005e82:	f7fa fbb9 	bl	80005f8 <__aeabi_dmul>
 8005e86:	e76a      	b.n	8005d5e <__ieee754_pow+0x3e>
 8005e88:	4b3e      	ldr	r3, [pc, #248]	; (8005f84 <__ieee754_pow+0x264>)
 8005e8a:	4599      	cmp	r9, r3
 8005e8c:	d10c      	bne.n	8005ea8 <__ieee754_pow+0x188>
 8005e8e:	2d00      	cmp	r5, #0
 8005e90:	db0a      	blt.n	8005ea8 <__ieee754_pow+0x188>
 8005e92:	ec47 6b10 	vmov	d0, r6, r7
 8005e96:	b009      	add	sp, #36	; 0x24
 8005e98:	ecbd 8b06 	vpop	{d8-d10}
 8005e9c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ea0:	f000 bc6c 	b.w	800677c <__ieee754_sqrt>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	9304      	str	r3, [sp, #16]
 8005ea8:	ec47 6b10 	vmov	d0, r6, r7
 8005eac:	f000 fd48 	bl	8006940 <fabs>
 8005eb0:	ec51 0b10 	vmov	r0, r1, d0
 8005eb4:	f1ba 0f00 	cmp.w	sl, #0
 8005eb8:	d129      	bne.n	8005f0e <__ieee754_pow+0x1ee>
 8005eba:	b124      	cbz	r4, 8005ec6 <__ieee754_pow+0x1a6>
 8005ebc:	4b2f      	ldr	r3, [pc, #188]	; (8005f7c <__ieee754_pow+0x25c>)
 8005ebe:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d123      	bne.n	8005f0e <__ieee754_pow+0x1ee>
 8005ec6:	f1b9 0f00 	cmp.w	r9, #0
 8005eca:	da05      	bge.n	8005ed8 <__ieee754_pow+0x1b8>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	460b      	mov	r3, r1
 8005ed0:	2000      	movs	r0, #0
 8005ed2:	492a      	ldr	r1, [pc, #168]	; (8005f7c <__ieee754_pow+0x25c>)
 8005ed4:	f7fa fcba 	bl	800084c <__aeabi_ddiv>
 8005ed8:	2d00      	cmp	r5, #0
 8005eda:	f6bf af40 	bge.w	8005d5e <__ieee754_pow+0x3e>
 8005ede:	9b04      	ldr	r3, [sp, #16]
 8005ee0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005ee4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005ee8:	4323      	orrs	r3, r4
 8005eea:	d108      	bne.n	8005efe <__ieee754_pow+0x1de>
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	4610      	mov	r0, r2
 8005ef2:	4619      	mov	r1, r3
 8005ef4:	f7fa f9c8 	bl	8000288 <__aeabi_dsub>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	460b      	mov	r3, r1
 8005efc:	e78f      	b.n	8005e1e <__ieee754_pow+0xfe>
 8005efe:	9b04      	ldr	r3, [sp, #16]
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	f47f af2c 	bne.w	8005d5e <__ieee754_pow+0x3e>
 8005f06:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f0a:	4619      	mov	r1, r3
 8005f0c:	e727      	b.n	8005d5e <__ieee754_pow+0x3e>
 8005f0e:	0feb      	lsrs	r3, r5, #31
 8005f10:	3b01      	subs	r3, #1
 8005f12:	9306      	str	r3, [sp, #24]
 8005f14:	9a06      	ldr	r2, [sp, #24]
 8005f16:	9b04      	ldr	r3, [sp, #16]
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	d102      	bne.n	8005f22 <__ieee754_pow+0x202>
 8005f1c:	4632      	mov	r2, r6
 8005f1e:	463b      	mov	r3, r7
 8005f20:	e7e6      	b.n	8005ef0 <__ieee754_pow+0x1d0>
 8005f22:	4b19      	ldr	r3, [pc, #100]	; (8005f88 <__ieee754_pow+0x268>)
 8005f24:	4598      	cmp	r8, r3
 8005f26:	f340 80fb 	ble.w	8006120 <__ieee754_pow+0x400>
 8005f2a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005f2e:	4598      	cmp	r8, r3
 8005f30:	4b13      	ldr	r3, [pc, #76]	; (8005f80 <__ieee754_pow+0x260>)
 8005f32:	dd0c      	ble.n	8005f4e <__ieee754_pow+0x22e>
 8005f34:	429c      	cmp	r4, r3
 8005f36:	dc0f      	bgt.n	8005f58 <__ieee754_pow+0x238>
 8005f38:	f1b9 0f00 	cmp.w	r9, #0
 8005f3c:	da0f      	bge.n	8005f5e <__ieee754_pow+0x23e>
 8005f3e:	2000      	movs	r0, #0
 8005f40:	b009      	add	sp, #36	; 0x24
 8005f42:	ecbd 8b06 	vpop	{d8-d10}
 8005f46:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f4a:	f000 bcf0 	b.w	800692e <__math_oflow>
 8005f4e:	429c      	cmp	r4, r3
 8005f50:	dbf2      	blt.n	8005f38 <__ieee754_pow+0x218>
 8005f52:	4b0a      	ldr	r3, [pc, #40]	; (8005f7c <__ieee754_pow+0x25c>)
 8005f54:	429c      	cmp	r4, r3
 8005f56:	dd19      	ble.n	8005f8c <__ieee754_pow+0x26c>
 8005f58:	f1b9 0f00 	cmp.w	r9, #0
 8005f5c:	dcef      	bgt.n	8005f3e <__ieee754_pow+0x21e>
 8005f5e:	2000      	movs	r0, #0
 8005f60:	b009      	add	sp, #36	; 0x24
 8005f62:	ecbd 8b06 	vpop	{d8-d10}
 8005f66:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f6a:	f000 bcd7 	b.w	800691c <__math_uflow>
 8005f6e:	bf00      	nop
 8005f70:	fff00000 	.word	0xfff00000
 8005f74:	7ff00000 	.word	0x7ff00000
 8005f78:	433fffff 	.word	0x433fffff
 8005f7c:	3ff00000 	.word	0x3ff00000
 8005f80:	3fefffff 	.word	0x3fefffff
 8005f84:	3fe00000 	.word	0x3fe00000
 8005f88:	41e00000 	.word	0x41e00000
 8005f8c:	4b60      	ldr	r3, [pc, #384]	; (8006110 <__ieee754_pow+0x3f0>)
 8005f8e:	2200      	movs	r2, #0
 8005f90:	f7fa f97a 	bl	8000288 <__aeabi_dsub>
 8005f94:	a354      	add	r3, pc, #336	; (adr r3, 80060e8 <__ieee754_pow+0x3c8>)
 8005f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f9a:	4604      	mov	r4, r0
 8005f9c:	460d      	mov	r5, r1
 8005f9e:	f7fa fb2b 	bl	80005f8 <__aeabi_dmul>
 8005fa2:	a353      	add	r3, pc, #332	; (adr r3, 80060f0 <__ieee754_pow+0x3d0>)
 8005fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fa8:	4606      	mov	r6, r0
 8005faa:	460f      	mov	r7, r1
 8005fac:	4620      	mov	r0, r4
 8005fae:	4629      	mov	r1, r5
 8005fb0:	f7fa fb22 	bl	80005f8 <__aeabi_dmul>
 8005fb4:	4b57      	ldr	r3, [pc, #348]	; (8006114 <__ieee754_pow+0x3f4>)
 8005fb6:	4682      	mov	sl, r0
 8005fb8:	468b      	mov	fp, r1
 8005fba:	2200      	movs	r2, #0
 8005fbc:	4620      	mov	r0, r4
 8005fbe:	4629      	mov	r1, r5
 8005fc0:	f7fa fb1a 	bl	80005f8 <__aeabi_dmul>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	a14b      	add	r1, pc, #300	; (adr r1, 80060f8 <__ieee754_pow+0x3d8>)
 8005fca:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005fce:	f7fa f95b 	bl	8000288 <__aeabi_dsub>
 8005fd2:	4622      	mov	r2, r4
 8005fd4:	462b      	mov	r3, r5
 8005fd6:	f7fa fb0f 	bl	80005f8 <__aeabi_dmul>
 8005fda:	4602      	mov	r2, r0
 8005fdc:	460b      	mov	r3, r1
 8005fde:	2000      	movs	r0, #0
 8005fe0:	494d      	ldr	r1, [pc, #308]	; (8006118 <__ieee754_pow+0x3f8>)
 8005fe2:	f7fa f951 	bl	8000288 <__aeabi_dsub>
 8005fe6:	4622      	mov	r2, r4
 8005fe8:	4680      	mov	r8, r0
 8005fea:	4689      	mov	r9, r1
 8005fec:	462b      	mov	r3, r5
 8005fee:	4620      	mov	r0, r4
 8005ff0:	4629      	mov	r1, r5
 8005ff2:	f7fa fb01 	bl	80005f8 <__aeabi_dmul>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	460b      	mov	r3, r1
 8005ffa:	4640      	mov	r0, r8
 8005ffc:	4649      	mov	r1, r9
 8005ffe:	f7fa fafb 	bl	80005f8 <__aeabi_dmul>
 8006002:	a33f      	add	r3, pc, #252	; (adr r3, 8006100 <__ieee754_pow+0x3e0>)
 8006004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006008:	f7fa faf6 	bl	80005f8 <__aeabi_dmul>
 800600c:	4602      	mov	r2, r0
 800600e:	460b      	mov	r3, r1
 8006010:	4650      	mov	r0, sl
 8006012:	4659      	mov	r1, fp
 8006014:	f7fa f938 	bl	8000288 <__aeabi_dsub>
 8006018:	4602      	mov	r2, r0
 800601a:	460b      	mov	r3, r1
 800601c:	4680      	mov	r8, r0
 800601e:	4689      	mov	r9, r1
 8006020:	4630      	mov	r0, r6
 8006022:	4639      	mov	r1, r7
 8006024:	f7fa f932 	bl	800028c <__adddf3>
 8006028:	2000      	movs	r0, #0
 800602a:	4632      	mov	r2, r6
 800602c:	463b      	mov	r3, r7
 800602e:	4604      	mov	r4, r0
 8006030:	460d      	mov	r5, r1
 8006032:	f7fa f929 	bl	8000288 <__aeabi_dsub>
 8006036:	4602      	mov	r2, r0
 8006038:	460b      	mov	r3, r1
 800603a:	4640      	mov	r0, r8
 800603c:	4649      	mov	r1, r9
 800603e:	f7fa f923 	bl	8000288 <__aeabi_dsub>
 8006042:	9b04      	ldr	r3, [sp, #16]
 8006044:	9a06      	ldr	r2, [sp, #24]
 8006046:	3b01      	subs	r3, #1
 8006048:	4313      	orrs	r3, r2
 800604a:	4682      	mov	sl, r0
 800604c:	468b      	mov	fp, r1
 800604e:	f040 81e7 	bne.w	8006420 <__ieee754_pow+0x700>
 8006052:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8006108 <__ieee754_pow+0x3e8>
 8006056:	eeb0 8a47 	vmov.f32	s16, s14
 800605a:	eef0 8a67 	vmov.f32	s17, s15
 800605e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006062:	2600      	movs	r6, #0
 8006064:	4632      	mov	r2, r6
 8006066:	463b      	mov	r3, r7
 8006068:	e9dd 0100 	ldrd	r0, r1, [sp]
 800606c:	f7fa f90c 	bl	8000288 <__aeabi_dsub>
 8006070:	4622      	mov	r2, r4
 8006072:	462b      	mov	r3, r5
 8006074:	f7fa fac0 	bl	80005f8 <__aeabi_dmul>
 8006078:	e9dd 2300 	ldrd	r2, r3, [sp]
 800607c:	4680      	mov	r8, r0
 800607e:	4689      	mov	r9, r1
 8006080:	4650      	mov	r0, sl
 8006082:	4659      	mov	r1, fp
 8006084:	f7fa fab8 	bl	80005f8 <__aeabi_dmul>
 8006088:	4602      	mov	r2, r0
 800608a:	460b      	mov	r3, r1
 800608c:	4640      	mov	r0, r8
 800608e:	4649      	mov	r1, r9
 8006090:	f7fa f8fc 	bl	800028c <__adddf3>
 8006094:	4632      	mov	r2, r6
 8006096:	463b      	mov	r3, r7
 8006098:	4680      	mov	r8, r0
 800609a:	4689      	mov	r9, r1
 800609c:	4620      	mov	r0, r4
 800609e:	4629      	mov	r1, r5
 80060a0:	f7fa faaa 	bl	80005f8 <__aeabi_dmul>
 80060a4:	460b      	mov	r3, r1
 80060a6:	4604      	mov	r4, r0
 80060a8:	460d      	mov	r5, r1
 80060aa:	4602      	mov	r2, r0
 80060ac:	4649      	mov	r1, r9
 80060ae:	4640      	mov	r0, r8
 80060b0:	f7fa f8ec 	bl	800028c <__adddf3>
 80060b4:	4b19      	ldr	r3, [pc, #100]	; (800611c <__ieee754_pow+0x3fc>)
 80060b6:	4299      	cmp	r1, r3
 80060b8:	ec45 4b19 	vmov	d9, r4, r5
 80060bc:	4606      	mov	r6, r0
 80060be:	460f      	mov	r7, r1
 80060c0:	468b      	mov	fp, r1
 80060c2:	f340 82f1 	ble.w	80066a8 <__ieee754_pow+0x988>
 80060c6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80060ca:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80060ce:	4303      	orrs	r3, r0
 80060d0:	f000 81e4 	beq.w	800649c <__ieee754_pow+0x77c>
 80060d4:	ec51 0b18 	vmov	r0, r1, d8
 80060d8:	2200      	movs	r2, #0
 80060da:	2300      	movs	r3, #0
 80060dc:	f7fa fcfe 	bl	8000adc <__aeabi_dcmplt>
 80060e0:	3800      	subs	r0, #0
 80060e2:	bf18      	it	ne
 80060e4:	2001      	movne	r0, #1
 80060e6:	e72b      	b.n	8005f40 <__ieee754_pow+0x220>
 80060e8:	60000000 	.word	0x60000000
 80060ec:	3ff71547 	.word	0x3ff71547
 80060f0:	f85ddf44 	.word	0xf85ddf44
 80060f4:	3e54ae0b 	.word	0x3e54ae0b
 80060f8:	55555555 	.word	0x55555555
 80060fc:	3fd55555 	.word	0x3fd55555
 8006100:	652b82fe 	.word	0x652b82fe
 8006104:	3ff71547 	.word	0x3ff71547
 8006108:	00000000 	.word	0x00000000
 800610c:	bff00000 	.word	0xbff00000
 8006110:	3ff00000 	.word	0x3ff00000
 8006114:	3fd00000 	.word	0x3fd00000
 8006118:	3fe00000 	.word	0x3fe00000
 800611c:	408fffff 	.word	0x408fffff
 8006120:	4bd5      	ldr	r3, [pc, #852]	; (8006478 <__ieee754_pow+0x758>)
 8006122:	402b      	ands	r3, r5
 8006124:	2200      	movs	r2, #0
 8006126:	b92b      	cbnz	r3, 8006134 <__ieee754_pow+0x414>
 8006128:	4bd4      	ldr	r3, [pc, #848]	; (800647c <__ieee754_pow+0x75c>)
 800612a:	f7fa fa65 	bl	80005f8 <__aeabi_dmul>
 800612e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8006132:	460c      	mov	r4, r1
 8006134:	1523      	asrs	r3, r4, #20
 8006136:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800613a:	4413      	add	r3, r2
 800613c:	9305      	str	r3, [sp, #20]
 800613e:	4bd0      	ldr	r3, [pc, #832]	; (8006480 <__ieee754_pow+0x760>)
 8006140:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006144:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8006148:	429c      	cmp	r4, r3
 800614a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800614e:	dd08      	ble.n	8006162 <__ieee754_pow+0x442>
 8006150:	4bcc      	ldr	r3, [pc, #816]	; (8006484 <__ieee754_pow+0x764>)
 8006152:	429c      	cmp	r4, r3
 8006154:	f340 8162 	ble.w	800641c <__ieee754_pow+0x6fc>
 8006158:	9b05      	ldr	r3, [sp, #20]
 800615a:	3301      	adds	r3, #1
 800615c:	9305      	str	r3, [sp, #20]
 800615e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8006162:	2400      	movs	r4, #0
 8006164:	00e3      	lsls	r3, r4, #3
 8006166:	9307      	str	r3, [sp, #28]
 8006168:	4bc7      	ldr	r3, [pc, #796]	; (8006488 <__ieee754_pow+0x768>)
 800616a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800616e:	ed93 7b00 	vldr	d7, [r3]
 8006172:	4629      	mov	r1, r5
 8006174:	ec53 2b17 	vmov	r2, r3, d7
 8006178:	eeb0 9a47 	vmov.f32	s18, s14
 800617c:	eef0 9a67 	vmov.f32	s19, s15
 8006180:	4682      	mov	sl, r0
 8006182:	f7fa f881 	bl	8000288 <__aeabi_dsub>
 8006186:	4652      	mov	r2, sl
 8006188:	4606      	mov	r6, r0
 800618a:	460f      	mov	r7, r1
 800618c:	462b      	mov	r3, r5
 800618e:	ec51 0b19 	vmov	r0, r1, d9
 8006192:	f7fa f87b 	bl	800028c <__adddf3>
 8006196:	4602      	mov	r2, r0
 8006198:	460b      	mov	r3, r1
 800619a:	2000      	movs	r0, #0
 800619c:	49bb      	ldr	r1, [pc, #748]	; (800648c <__ieee754_pow+0x76c>)
 800619e:	f7fa fb55 	bl	800084c <__aeabi_ddiv>
 80061a2:	ec41 0b1a 	vmov	d10, r0, r1
 80061a6:	4602      	mov	r2, r0
 80061a8:	460b      	mov	r3, r1
 80061aa:	4630      	mov	r0, r6
 80061ac:	4639      	mov	r1, r7
 80061ae:	f7fa fa23 	bl	80005f8 <__aeabi_dmul>
 80061b2:	2300      	movs	r3, #0
 80061b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061b8:	9302      	str	r3, [sp, #8]
 80061ba:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80061be:	46ab      	mov	fp, r5
 80061c0:	106d      	asrs	r5, r5, #1
 80061c2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80061c6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80061ca:	ec41 0b18 	vmov	d8, r0, r1
 80061ce:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80061d2:	2200      	movs	r2, #0
 80061d4:	4640      	mov	r0, r8
 80061d6:	4649      	mov	r1, r9
 80061d8:	4614      	mov	r4, r2
 80061da:	461d      	mov	r5, r3
 80061dc:	f7fa fa0c 	bl	80005f8 <__aeabi_dmul>
 80061e0:	4602      	mov	r2, r0
 80061e2:	460b      	mov	r3, r1
 80061e4:	4630      	mov	r0, r6
 80061e6:	4639      	mov	r1, r7
 80061e8:	f7fa f84e 	bl	8000288 <__aeabi_dsub>
 80061ec:	ec53 2b19 	vmov	r2, r3, d9
 80061f0:	4606      	mov	r6, r0
 80061f2:	460f      	mov	r7, r1
 80061f4:	4620      	mov	r0, r4
 80061f6:	4629      	mov	r1, r5
 80061f8:	f7fa f846 	bl	8000288 <__aeabi_dsub>
 80061fc:	4602      	mov	r2, r0
 80061fe:	460b      	mov	r3, r1
 8006200:	4650      	mov	r0, sl
 8006202:	4659      	mov	r1, fp
 8006204:	f7fa f840 	bl	8000288 <__aeabi_dsub>
 8006208:	4642      	mov	r2, r8
 800620a:	464b      	mov	r3, r9
 800620c:	f7fa f9f4 	bl	80005f8 <__aeabi_dmul>
 8006210:	4602      	mov	r2, r0
 8006212:	460b      	mov	r3, r1
 8006214:	4630      	mov	r0, r6
 8006216:	4639      	mov	r1, r7
 8006218:	f7fa f836 	bl	8000288 <__aeabi_dsub>
 800621c:	ec53 2b1a 	vmov	r2, r3, d10
 8006220:	f7fa f9ea 	bl	80005f8 <__aeabi_dmul>
 8006224:	ec53 2b18 	vmov	r2, r3, d8
 8006228:	ec41 0b19 	vmov	d9, r0, r1
 800622c:	ec51 0b18 	vmov	r0, r1, d8
 8006230:	f7fa f9e2 	bl	80005f8 <__aeabi_dmul>
 8006234:	a37c      	add	r3, pc, #496	; (adr r3, 8006428 <__ieee754_pow+0x708>)
 8006236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800623a:	4604      	mov	r4, r0
 800623c:	460d      	mov	r5, r1
 800623e:	f7fa f9db 	bl	80005f8 <__aeabi_dmul>
 8006242:	a37b      	add	r3, pc, #492	; (adr r3, 8006430 <__ieee754_pow+0x710>)
 8006244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006248:	f7fa f820 	bl	800028c <__adddf3>
 800624c:	4622      	mov	r2, r4
 800624e:	462b      	mov	r3, r5
 8006250:	f7fa f9d2 	bl	80005f8 <__aeabi_dmul>
 8006254:	a378      	add	r3, pc, #480	; (adr r3, 8006438 <__ieee754_pow+0x718>)
 8006256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625a:	f7fa f817 	bl	800028c <__adddf3>
 800625e:	4622      	mov	r2, r4
 8006260:	462b      	mov	r3, r5
 8006262:	f7fa f9c9 	bl	80005f8 <__aeabi_dmul>
 8006266:	a376      	add	r3, pc, #472	; (adr r3, 8006440 <__ieee754_pow+0x720>)
 8006268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800626c:	f7fa f80e 	bl	800028c <__adddf3>
 8006270:	4622      	mov	r2, r4
 8006272:	462b      	mov	r3, r5
 8006274:	f7fa f9c0 	bl	80005f8 <__aeabi_dmul>
 8006278:	a373      	add	r3, pc, #460	; (adr r3, 8006448 <__ieee754_pow+0x728>)
 800627a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800627e:	f7fa f805 	bl	800028c <__adddf3>
 8006282:	4622      	mov	r2, r4
 8006284:	462b      	mov	r3, r5
 8006286:	f7fa f9b7 	bl	80005f8 <__aeabi_dmul>
 800628a:	a371      	add	r3, pc, #452	; (adr r3, 8006450 <__ieee754_pow+0x730>)
 800628c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006290:	f7f9 fffc 	bl	800028c <__adddf3>
 8006294:	4622      	mov	r2, r4
 8006296:	4606      	mov	r6, r0
 8006298:	460f      	mov	r7, r1
 800629a:	462b      	mov	r3, r5
 800629c:	4620      	mov	r0, r4
 800629e:	4629      	mov	r1, r5
 80062a0:	f7fa f9aa 	bl	80005f8 <__aeabi_dmul>
 80062a4:	4602      	mov	r2, r0
 80062a6:	460b      	mov	r3, r1
 80062a8:	4630      	mov	r0, r6
 80062aa:	4639      	mov	r1, r7
 80062ac:	f7fa f9a4 	bl	80005f8 <__aeabi_dmul>
 80062b0:	4642      	mov	r2, r8
 80062b2:	4604      	mov	r4, r0
 80062b4:	460d      	mov	r5, r1
 80062b6:	464b      	mov	r3, r9
 80062b8:	ec51 0b18 	vmov	r0, r1, d8
 80062bc:	f7f9 ffe6 	bl	800028c <__adddf3>
 80062c0:	ec53 2b19 	vmov	r2, r3, d9
 80062c4:	f7fa f998 	bl	80005f8 <__aeabi_dmul>
 80062c8:	4622      	mov	r2, r4
 80062ca:	462b      	mov	r3, r5
 80062cc:	f7f9 ffde 	bl	800028c <__adddf3>
 80062d0:	4642      	mov	r2, r8
 80062d2:	4682      	mov	sl, r0
 80062d4:	468b      	mov	fp, r1
 80062d6:	464b      	mov	r3, r9
 80062d8:	4640      	mov	r0, r8
 80062da:	4649      	mov	r1, r9
 80062dc:	f7fa f98c 	bl	80005f8 <__aeabi_dmul>
 80062e0:	4b6b      	ldr	r3, [pc, #428]	; (8006490 <__ieee754_pow+0x770>)
 80062e2:	2200      	movs	r2, #0
 80062e4:	4606      	mov	r6, r0
 80062e6:	460f      	mov	r7, r1
 80062e8:	f7f9 ffd0 	bl	800028c <__adddf3>
 80062ec:	4652      	mov	r2, sl
 80062ee:	465b      	mov	r3, fp
 80062f0:	f7f9 ffcc 	bl	800028c <__adddf3>
 80062f4:	2000      	movs	r0, #0
 80062f6:	4604      	mov	r4, r0
 80062f8:	460d      	mov	r5, r1
 80062fa:	4602      	mov	r2, r0
 80062fc:	460b      	mov	r3, r1
 80062fe:	4640      	mov	r0, r8
 8006300:	4649      	mov	r1, r9
 8006302:	f7fa f979 	bl	80005f8 <__aeabi_dmul>
 8006306:	4b62      	ldr	r3, [pc, #392]	; (8006490 <__ieee754_pow+0x770>)
 8006308:	4680      	mov	r8, r0
 800630a:	4689      	mov	r9, r1
 800630c:	2200      	movs	r2, #0
 800630e:	4620      	mov	r0, r4
 8006310:	4629      	mov	r1, r5
 8006312:	f7f9 ffb9 	bl	8000288 <__aeabi_dsub>
 8006316:	4632      	mov	r2, r6
 8006318:	463b      	mov	r3, r7
 800631a:	f7f9 ffb5 	bl	8000288 <__aeabi_dsub>
 800631e:	4602      	mov	r2, r0
 8006320:	460b      	mov	r3, r1
 8006322:	4650      	mov	r0, sl
 8006324:	4659      	mov	r1, fp
 8006326:	f7f9 ffaf 	bl	8000288 <__aeabi_dsub>
 800632a:	ec53 2b18 	vmov	r2, r3, d8
 800632e:	f7fa f963 	bl	80005f8 <__aeabi_dmul>
 8006332:	4622      	mov	r2, r4
 8006334:	4606      	mov	r6, r0
 8006336:	460f      	mov	r7, r1
 8006338:	462b      	mov	r3, r5
 800633a:	ec51 0b19 	vmov	r0, r1, d9
 800633e:	f7fa f95b 	bl	80005f8 <__aeabi_dmul>
 8006342:	4602      	mov	r2, r0
 8006344:	460b      	mov	r3, r1
 8006346:	4630      	mov	r0, r6
 8006348:	4639      	mov	r1, r7
 800634a:	f7f9 ff9f 	bl	800028c <__adddf3>
 800634e:	4606      	mov	r6, r0
 8006350:	460f      	mov	r7, r1
 8006352:	4602      	mov	r2, r0
 8006354:	460b      	mov	r3, r1
 8006356:	4640      	mov	r0, r8
 8006358:	4649      	mov	r1, r9
 800635a:	f7f9 ff97 	bl	800028c <__adddf3>
 800635e:	a33e      	add	r3, pc, #248	; (adr r3, 8006458 <__ieee754_pow+0x738>)
 8006360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006364:	2000      	movs	r0, #0
 8006366:	4604      	mov	r4, r0
 8006368:	460d      	mov	r5, r1
 800636a:	f7fa f945 	bl	80005f8 <__aeabi_dmul>
 800636e:	4642      	mov	r2, r8
 8006370:	ec41 0b18 	vmov	d8, r0, r1
 8006374:	464b      	mov	r3, r9
 8006376:	4620      	mov	r0, r4
 8006378:	4629      	mov	r1, r5
 800637a:	f7f9 ff85 	bl	8000288 <__aeabi_dsub>
 800637e:	4602      	mov	r2, r0
 8006380:	460b      	mov	r3, r1
 8006382:	4630      	mov	r0, r6
 8006384:	4639      	mov	r1, r7
 8006386:	f7f9 ff7f 	bl	8000288 <__aeabi_dsub>
 800638a:	a335      	add	r3, pc, #212	; (adr r3, 8006460 <__ieee754_pow+0x740>)
 800638c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006390:	f7fa f932 	bl	80005f8 <__aeabi_dmul>
 8006394:	a334      	add	r3, pc, #208	; (adr r3, 8006468 <__ieee754_pow+0x748>)
 8006396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800639a:	4606      	mov	r6, r0
 800639c:	460f      	mov	r7, r1
 800639e:	4620      	mov	r0, r4
 80063a0:	4629      	mov	r1, r5
 80063a2:	f7fa f929 	bl	80005f8 <__aeabi_dmul>
 80063a6:	4602      	mov	r2, r0
 80063a8:	460b      	mov	r3, r1
 80063aa:	4630      	mov	r0, r6
 80063ac:	4639      	mov	r1, r7
 80063ae:	f7f9 ff6d 	bl	800028c <__adddf3>
 80063b2:	9a07      	ldr	r2, [sp, #28]
 80063b4:	4b37      	ldr	r3, [pc, #220]	; (8006494 <__ieee754_pow+0x774>)
 80063b6:	4413      	add	r3, r2
 80063b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063bc:	f7f9 ff66 	bl	800028c <__adddf3>
 80063c0:	4682      	mov	sl, r0
 80063c2:	9805      	ldr	r0, [sp, #20]
 80063c4:	468b      	mov	fp, r1
 80063c6:	f7fa f8ad 	bl	8000524 <__aeabi_i2d>
 80063ca:	9a07      	ldr	r2, [sp, #28]
 80063cc:	4b32      	ldr	r3, [pc, #200]	; (8006498 <__ieee754_pow+0x778>)
 80063ce:	4413      	add	r3, r2
 80063d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80063d4:	4606      	mov	r6, r0
 80063d6:	460f      	mov	r7, r1
 80063d8:	4652      	mov	r2, sl
 80063da:	465b      	mov	r3, fp
 80063dc:	ec51 0b18 	vmov	r0, r1, d8
 80063e0:	f7f9 ff54 	bl	800028c <__adddf3>
 80063e4:	4642      	mov	r2, r8
 80063e6:	464b      	mov	r3, r9
 80063e8:	f7f9 ff50 	bl	800028c <__adddf3>
 80063ec:	4632      	mov	r2, r6
 80063ee:	463b      	mov	r3, r7
 80063f0:	f7f9 ff4c 	bl	800028c <__adddf3>
 80063f4:	2000      	movs	r0, #0
 80063f6:	4632      	mov	r2, r6
 80063f8:	463b      	mov	r3, r7
 80063fa:	4604      	mov	r4, r0
 80063fc:	460d      	mov	r5, r1
 80063fe:	f7f9 ff43 	bl	8000288 <__aeabi_dsub>
 8006402:	4642      	mov	r2, r8
 8006404:	464b      	mov	r3, r9
 8006406:	f7f9 ff3f 	bl	8000288 <__aeabi_dsub>
 800640a:	ec53 2b18 	vmov	r2, r3, d8
 800640e:	f7f9 ff3b 	bl	8000288 <__aeabi_dsub>
 8006412:	4602      	mov	r2, r0
 8006414:	460b      	mov	r3, r1
 8006416:	4650      	mov	r0, sl
 8006418:	4659      	mov	r1, fp
 800641a:	e610      	b.n	800603e <__ieee754_pow+0x31e>
 800641c:	2401      	movs	r4, #1
 800641e:	e6a1      	b.n	8006164 <__ieee754_pow+0x444>
 8006420:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8006470 <__ieee754_pow+0x750>
 8006424:	e617      	b.n	8006056 <__ieee754_pow+0x336>
 8006426:	bf00      	nop
 8006428:	4a454eef 	.word	0x4a454eef
 800642c:	3fca7e28 	.word	0x3fca7e28
 8006430:	93c9db65 	.word	0x93c9db65
 8006434:	3fcd864a 	.word	0x3fcd864a
 8006438:	a91d4101 	.word	0xa91d4101
 800643c:	3fd17460 	.word	0x3fd17460
 8006440:	518f264d 	.word	0x518f264d
 8006444:	3fd55555 	.word	0x3fd55555
 8006448:	db6fabff 	.word	0xdb6fabff
 800644c:	3fdb6db6 	.word	0x3fdb6db6
 8006450:	33333303 	.word	0x33333303
 8006454:	3fe33333 	.word	0x3fe33333
 8006458:	e0000000 	.word	0xe0000000
 800645c:	3feec709 	.word	0x3feec709
 8006460:	dc3a03fd 	.word	0xdc3a03fd
 8006464:	3feec709 	.word	0x3feec709
 8006468:	145b01f5 	.word	0x145b01f5
 800646c:	be3e2fe0 	.word	0xbe3e2fe0
 8006470:	00000000 	.word	0x00000000
 8006474:	3ff00000 	.word	0x3ff00000
 8006478:	7ff00000 	.word	0x7ff00000
 800647c:	43400000 	.word	0x43400000
 8006480:	0003988e 	.word	0x0003988e
 8006484:	000bb679 	.word	0x000bb679
 8006488:	08006b30 	.word	0x08006b30
 800648c:	3ff00000 	.word	0x3ff00000
 8006490:	40080000 	.word	0x40080000
 8006494:	08006b50 	.word	0x08006b50
 8006498:	08006b40 	.word	0x08006b40
 800649c:	a3b5      	add	r3, pc, #724	; (adr r3, 8006774 <__ieee754_pow+0xa54>)
 800649e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a2:	4640      	mov	r0, r8
 80064a4:	4649      	mov	r1, r9
 80064a6:	f7f9 fef1 	bl	800028c <__adddf3>
 80064aa:	4622      	mov	r2, r4
 80064ac:	ec41 0b1a 	vmov	d10, r0, r1
 80064b0:	462b      	mov	r3, r5
 80064b2:	4630      	mov	r0, r6
 80064b4:	4639      	mov	r1, r7
 80064b6:	f7f9 fee7 	bl	8000288 <__aeabi_dsub>
 80064ba:	4602      	mov	r2, r0
 80064bc:	460b      	mov	r3, r1
 80064be:	ec51 0b1a 	vmov	r0, r1, d10
 80064c2:	f7fa fb29 	bl	8000b18 <__aeabi_dcmpgt>
 80064c6:	2800      	cmp	r0, #0
 80064c8:	f47f ae04 	bne.w	80060d4 <__ieee754_pow+0x3b4>
 80064cc:	4aa4      	ldr	r2, [pc, #656]	; (8006760 <__ieee754_pow+0xa40>)
 80064ce:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80064d2:	4293      	cmp	r3, r2
 80064d4:	f340 8108 	ble.w	80066e8 <__ieee754_pow+0x9c8>
 80064d8:	151b      	asrs	r3, r3, #20
 80064da:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80064de:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80064e2:	fa4a f303 	asr.w	r3, sl, r3
 80064e6:	445b      	add	r3, fp
 80064e8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80064ec:	4e9d      	ldr	r6, [pc, #628]	; (8006764 <__ieee754_pow+0xa44>)
 80064ee:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80064f2:	4116      	asrs	r6, r2
 80064f4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80064f8:	2000      	movs	r0, #0
 80064fa:	ea23 0106 	bic.w	r1, r3, r6
 80064fe:	f1c2 0214 	rsb	r2, r2, #20
 8006502:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8006506:	fa4a fa02 	asr.w	sl, sl, r2
 800650a:	f1bb 0f00 	cmp.w	fp, #0
 800650e:	4602      	mov	r2, r0
 8006510:	460b      	mov	r3, r1
 8006512:	4620      	mov	r0, r4
 8006514:	4629      	mov	r1, r5
 8006516:	bfb8      	it	lt
 8006518:	f1ca 0a00 	rsblt	sl, sl, #0
 800651c:	f7f9 feb4 	bl	8000288 <__aeabi_dsub>
 8006520:	ec41 0b19 	vmov	d9, r0, r1
 8006524:	4642      	mov	r2, r8
 8006526:	464b      	mov	r3, r9
 8006528:	ec51 0b19 	vmov	r0, r1, d9
 800652c:	f7f9 feae 	bl	800028c <__adddf3>
 8006530:	a37b      	add	r3, pc, #492	; (adr r3, 8006720 <__ieee754_pow+0xa00>)
 8006532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006536:	2000      	movs	r0, #0
 8006538:	4604      	mov	r4, r0
 800653a:	460d      	mov	r5, r1
 800653c:	f7fa f85c 	bl	80005f8 <__aeabi_dmul>
 8006540:	ec53 2b19 	vmov	r2, r3, d9
 8006544:	4606      	mov	r6, r0
 8006546:	460f      	mov	r7, r1
 8006548:	4620      	mov	r0, r4
 800654a:	4629      	mov	r1, r5
 800654c:	f7f9 fe9c 	bl	8000288 <__aeabi_dsub>
 8006550:	4602      	mov	r2, r0
 8006552:	460b      	mov	r3, r1
 8006554:	4640      	mov	r0, r8
 8006556:	4649      	mov	r1, r9
 8006558:	f7f9 fe96 	bl	8000288 <__aeabi_dsub>
 800655c:	a372      	add	r3, pc, #456	; (adr r3, 8006728 <__ieee754_pow+0xa08>)
 800655e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006562:	f7fa f849 	bl	80005f8 <__aeabi_dmul>
 8006566:	a372      	add	r3, pc, #456	; (adr r3, 8006730 <__ieee754_pow+0xa10>)
 8006568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800656c:	4680      	mov	r8, r0
 800656e:	4689      	mov	r9, r1
 8006570:	4620      	mov	r0, r4
 8006572:	4629      	mov	r1, r5
 8006574:	f7fa f840 	bl	80005f8 <__aeabi_dmul>
 8006578:	4602      	mov	r2, r0
 800657a:	460b      	mov	r3, r1
 800657c:	4640      	mov	r0, r8
 800657e:	4649      	mov	r1, r9
 8006580:	f7f9 fe84 	bl	800028c <__adddf3>
 8006584:	4604      	mov	r4, r0
 8006586:	460d      	mov	r5, r1
 8006588:	4602      	mov	r2, r0
 800658a:	460b      	mov	r3, r1
 800658c:	4630      	mov	r0, r6
 800658e:	4639      	mov	r1, r7
 8006590:	f7f9 fe7c 	bl	800028c <__adddf3>
 8006594:	4632      	mov	r2, r6
 8006596:	463b      	mov	r3, r7
 8006598:	4680      	mov	r8, r0
 800659a:	4689      	mov	r9, r1
 800659c:	f7f9 fe74 	bl	8000288 <__aeabi_dsub>
 80065a0:	4602      	mov	r2, r0
 80065a2:	460b      	mov	r3, r1
 80065a4:	4620      	mov	r0, r4
 80065a6:	4629      	mov	r1, r5
 80065a8:	f7f9 fe6e 	bl	8000288 <__aeabi_dsub>
 80065ac:	4642      	mov	r2, r8
 80065ae:	4606      	mov	r6, r0
 80065b0:	460f      	mov	r7, r1
 80065b2:	464b      	mov	r3, r9
 80065b4:	4640      	mov	r0, r8
 80065b6:	4649      	mov	r1, r9
 80065b8:	f7fa f81e 	bl	80005f8 <__aeabi_dmul>
 80065bc:	a35e      	add	r3, pc, #376	; (adr r3, 8006738 <__ieee754_pow+0xa18>)
 80065be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c2:	4604      	mov	r4, r0
 80065c4:	460d      	mov	r5, r1
 80065c6:	f7fa f817 	bl	80005f8 <__aeabi_dmul>
 80065ca:	a35d      	add	r3, pc, #372	; (adr r3, 8006740 <__ieee754_pow+0xa20>)
 80065cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065d0:	f7f9 fe5a 	bl	8000288 <__aeabi_dsub>
 80065d4:	4622      	mov	r2, r4
 80065d6:	462b      	mov	r3, r5
 80065d8:	f7fa f80e 	bl	80005f8 <__aeabi_dmul>
 80065dc:	a35a      	add	r3, pc, #360	; (adr r3, 8006748 <__ieee754_pow+0xa28>)
 80065de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e2:	f7f9 fe53 	bl	800028c <__adddf3>
 80065e6:	4622      	mov	r2, r4
 80065e8:	462b      	mov	r3, r5
 80065ea:	f7fa f805 	bl	80005f8 <__aeabi_dmul>
 80065ee:	a358      	add	r3, pc, #352	; (adr r3, 8006750 <__ieee754_pow+0xa30>)
 80065f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f4:	f7f9 fe48 	bl	8000288 <__aeabi_dsub>
 80065f8:	4622      	mov	r2, r4
 80065fa:	462b      	mov	r3, r5
 80065fc:	f7f9 fffc 	bl	80005f8 <__aeabi_dmul>
 8006600:	a355      	add	r3, pc, #340	; (adr r3, 8006758 <__ieee754_pow+0xa38>)
 8006602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006606:	f7f9 fe41 	bl	800028c <__adddf3>
 800660a:	4622      	mov	r2, r4
 800660c:	462b      	mov	r3, r5
 800660e:	f7f9 fff3 	bl	80005f8 <__aeabi_dmul>
 8006612:	4602      	mov	r2, r0
 8006614:	460b      	mov	r3, r1
 8006616:	4640      	mov	r0, r8
 8006618:	4649      	mov	r1, r9
 800661a:	f7f9 fe35 	bl	8000288 <__aeabi_dsub>
 800661e:	4604      	mov	r4, r0
 8006620:	460d      	mov	r5, r1
 8006622:	4602      	mov	r2, r0
 8006624:	460b      	mov	r3, r1
 8006626:	4640      	mov	r0, r8
 8006628:	4649      	mov	r1, r9
 800662a:	f7f9 ffe5 	bl	80005f8 <__aeabi_dmul>
 800662e:	2200      	movs	r2, #0
 8006630:	ec41 0b19 	vmov	d9, r0, r1
 8006634:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006638:	4620      	mov	r0, r4
 800663a:	4629      	mov	r1, r5
 800663c:	f7f9 fe24 	bl	8000288 <__aeabi_dsub>
 8006640:	4602      	mov	r2, r0
 8006642:	460b      	mov	r3, r1
 8006644:	ec51 0b19 	vmov	r0, r1, d9
 8006648:	f7fa f900 	bl	800084c <__aeabi_ddiv>
 800664c:	4632      	mov	r2, r6
 800664e:	4604      	mov	r4, r0
 8006650:	460d      	mov	r5, r1
 8006652:	463b      	mov	r3, r7
 8006654:	4640      	mov	r0, r8
 8006656:	4649      	mov	r1, r9
 8006658:	f7f9 ffce 	bl	80005f8 <__aeabi_dmul>
 800665c:	4632      	mov	r2, r6
 800665e:	463b      	mov	r3, r7
 8006660:	f7f9 fe14 	bl	800028c <__adddf3>
 8006664:	4602      	mov	r2, r0
 8006666:	460b      	mov	r3, r1
 8006668:	4620      	mov	r0, r4
 800666a:	4629      	mov	r1, r5
 800666c:	f7f9 fe0c 	bl	8000288 <__aeabi_dsub>
 8006670:	4642      	mov	r2, r8
 8006672:	464b      	mov	r3, r9
 8006674:	f7f9 fe08 	bl	8000288 <__aeabi_dsub>
 8006678:	460b      	mov	r3, r1
 800667a:	4602      	mov	r2, r0
 800667c:	493a      	ldr	r1, [pc, #232]	; (8006768 <__ieee754_pow+0xa48>)
 800667e:	2000      	movs	r0, #0
 8006680:	f7f9 fe02 	bl	8000288 <__aeabi_dsub>
 8006684:	ec41 0b10 	vmov	d0, r0, r1
 8006688:	ee10 3a90 	vmov	r3, s1
 800668c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8006690:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006694:	da2b      	bge.n	80066ee <__ieee754_pow+0x9ce>
 8006696:	4650      	mov	r0, sl
 8006698:	f000 f966 	bl	8006968 <scalbn>
 800669c:	ec51 0b10 	vmov	r0, r1, d0
 80066a0:	ec53 2b18 	vmov	r2, r3, d8
 80066a4:	f7ff bbed 	b.w	8005e82 <__ieee754_pow+0x162>
 80066a8:	4b30      	ldr	r3, [pc, #192]	; (800676c <__ieee754_pow+0xa4c>)
 80066aa:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80066ae:	429e      	cmp	r6, r3
 80066b0:	f77f af0c 	ble.w	80064cc <__ieee754_pow+0x7ac>
 80066b4:	4b2e      	ldr	r3, [pc, #184]	; (8006770 <__ieee754_pow+0xa50>)
 80066b6:	440b      	add	r3, r1
 80066b8:	4303      	orrs	r3, r0
 80066ba:	d009      	beq.n	80066d0 <__ieee754_pow+0x9b0>
 80066bc:	ec51 0b18 	vmov	r0, r1, d8
 80066c0:	2200      	movs	r2, #0
 80066c2:	2300      	movs	r3, #0
 80066c4:	f7fa fa0a 	bl	8000adc <__aeabi_dcmplt>
 80066c8:	3800      	subs	r0, #0
 80066ca:	bf18      	it	ne
 80066cc:	2001      	movne	r0, #1
 80066ce:	e447      	b.n	8005f60 <__ieee754_pow+0x240>
 80066d0:	4622      	mov	r2, r4
 80066d2:	462b      	mov	r3, r5
 80066d4:	f7f9 fdd8 	bl	8000288 <__aeabi_dsub>
 80066d8:	4642      	mov	r2, r8
 80066da:	464b      	mov	r3, r9
 80066dc:	f7fa fa12 	bl	8000b04 <__aeabi_dcmpge>
 80066e0:	2800      	cmp	r0, #0
 80066e2:	f43f aef3 	beq.w	80064cc <__ieee754_pow+0x7ac>
 80066e6:	e7e9      	b.n	80066bc <__ieee754_pow+0x99c>
 80066e8:	f04f 0a00 	mov.w	sl, #0
 80066ec:	e71a      	b.n	8006524 <__ieee754_pow+0x804>
 80066ee:	ec51 0b10 	vmov	r0, r1, d0
 80066f2:	4619      	mov	r1, r3
 80066f4:	e7d4      	b.n	80066a0 <__ieee754_pow+0x980>
 80066f6:	491c      	ldr	r1, [pc, #112]	; (8006768 <__ieee754_pow+0xa48>)
 80066f8:	2000      	movs	r0, #0
 80066fa:	f7ff bb30 	b.w	8005d5e <__ieee754_pow+0x3e>
 80066fe:	2000      	movs	r0, #0
 8006700:	2100      	movs	r1, #0
 8006702:	f7ff bb2c 	b.w	8005d5e <__ieee754_pow+0x3e>
 8006706:	4630      	mov	r0, r6
 8006708:	4639      	mov	r1, r7
 800670a:	f7ff bb28 	b.w	8005d5e <__ieee754_pow+0x3e>
 800670e:	9204      	str	r2, [sp, #16]
 8006710:	f7ff bb7a 	b.w	8005e08 <__ieee754_pow+0xe8>
 8006714:	2300      	movs	r3, #0
 8006716:	f7ff bb64 	b.w	8005de2 <__ieee754_pow+0xc2>
 800671a:	bf00      	nop
 800671c:	f3af 8000 	nop.w
 8006720:	00000000 	.word	0x00000000
 8006724:	3fe62e43 	.word	0x3fe62e43
 8006728:	fefa39ef 	.word	0xfefa39ef
 800672c:	3fe62e42 	.word	0x3fe62e42
 8006730:	0ca86c39 	.word	0x0ca86c39
 8006734:	be205c61 	.word	0xbe205c61
 8006738:	72bea4d0 	.word	0x72bea4d0
 800673c:	3e663769 	.word	0x3e663769
 8006740:	c5d26bf1 	.word	0xc5d26bf1
 8006744:	3ebbbd41 	.word	0x3ebbbd41
 8006748:	af25de2c 	.word	0xaf25de2c
 800674c:	3f11566a 	.word	0x3f11566a
 8006750:	16bebd93 	.word	0x16bebd93
 8006754:	3f66c16c 	.word	0x3f66c16c
 8006758:	5555553e 	.word	0x5555553e
 800675c:	3fc55555 	.word	0x3fc55555
 8006760:	3fe00000 	.word	0x3fe00000
 8006764:	000fffff 	.word	0x000fffff
 8006768:	3ff00000 	.word	0x3ff00000
 800676c:	4090cbff 	.word	0x4090cbff
 8006770:	3f6f3400 	.word	0x3f6f3400
 8006774:	652b82fe 	.word	0x652b82fe
 8006778:	3c971547 	.word	0x3c971547

0800677c <__ieee754_sqrt>:
 800677c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006780:	ec55 4b10 	vmov	r4, r5, d0
 8006784:	4e55      	ldr	r6, [pc, #340]	; (80068dc <__ieee754_sqrt+0x160>)
 8006786:	43ae      	bics	r6, r5
 8006788:	ee10 0a10 	vmov	r0, s0
 800678c:	ee10 3a10 	vmov	r3, s0
 8006790:	462a      	mov	r2, r5
 8006792:	4629      	mov	r1, r5
 8006794:	d110      	bne.n	80067b8 <__ieee754_sqrt+0x3c>
 8006796:	ee10 2a10 	vmov	r2, s0
 800679a:	462b      	mov	r3, r5
 800679c:	f7f9 ff2c 	bl	80005f8 <__aeabi_dmul>
 80067a0:	4602      	mov	r2, r0
 80067a2:	460b      	mov	r3, r1
 80067a4:	4620      	mov	r0, r4
 80067a6:	4629      	mov	r1, r5
 80067a8:	f7f9 fd70 	bl	800028c <__adddf3>
 80067ac:	4604      	mov	r4, r0
 80067ae:	460d      	mov	r5, r1
 80067b0:	ec45 4b10 	vmov	d0, r4, r5
 80067b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067b8:	2d00      	cmp	r5, #0
 80067ba:	dc10      	bgt.n	80067de <__ieee754_sqrt+0x62>
 80067bc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80067c0:	4330      	orrs	r0, r6
 80067c2:	d0f5      	beq.n	80067b0 <__ieee754_sqrt+0x34>
 80067c4:	b15d      	cbz	r5, 80067de <__ieee754_sqrt+0x62>
 80067c6:	ee10 2a10 	vmov	r2, s0
 80067ca:	462b      	mov	r3, r5
 80067cc:	ee10 0a10 	vmov	r0, s0
 80067d0:	f7f9 fd5a 	bl	8000288 <__aeabi_dsub>
 80067d4:	4602      	mov	r2, r0
 80067d6:	460b      	mov	r3, r1
 80067d8:	f7fa f838 	bl	800084c <__aeabi_ddiv>
 80067dc:	e7e6      	b.n	80067ac <__ieee754_sqrt+0x30>
 80067de:	1512      	asrs	r2, r2, #20
 80067e0:	d074      	beq.n	80068cc <__ieee754_sqrt+0x150>
 80067e2:	07d4      	lsls	r4, r2, #31
 80067e4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80067e8:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80067ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80067f0:	bf5e      	ittt	pl
 80067f2:	0fda      	lsrpl	r2, r3, #31
 80067f4:	005b      	lslpl	r3, r3, #1
 80067f6:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80067fa:	2400      	movs	r4, #0
 80067fc:	0fda      	lsrs	r2, r3, #31
 80067fe:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8006802:	107f      	asrs	r7, r7, #1
 8006804:	005b      	lsls	r3, r3, #1
 8006806:	2516      	movs	r5, #22
 8006808:	4620      	mov	r0, r4
 800680a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800680e:	1886      	adds	r6, r0, r2
 8006810:	428e      	cmp	r6, r1
 8006812:	bfde      	ittt	le
 8006814:	1b89      	suble	r1, r1, r6
 8006816:	18b0      	addle	r0, r6, r2
 8006818:	18a4      	addle	r4, r4, r2
 800681a:	0049      	lsls	r1, r1, #1
 800681c:	3d01      	subs	r5, #1
 800681e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8006822:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8006826:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800682a:	d1f0      	bne.n	800680e <__ieee754_sqrt+0x92>
 800682c:	462a      	mov	r2, r5
 800682e:	f04f 0e20 	mov.w	lr, #32
 8006832:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8006836:	4281      	cmp	r1, r0
 8006838:	eb06 0c05 	add.w	ip, r6, r5
 800683c:	dc02      	bgt.n	8006844 <__ieee754_sqrt+0xc8>
 800683e:	d113      	bne.n	8006868 <__ieee754_sqrt+0xec>
 8006840:	459c      	cmp	ip, r3
 8006842:	d811      	bhi.n	8006868 <__ieee754_sqrt+0xec>
 8006844:	f1bc 0f00 	cmp.w	ip, #0
 8006848:	eb0c 0506 	add.w	r5, ip, r6
 800684c:	da43      	bge.n	80068d6 <__ieee754_sqrt+0x15a>
 800684e:	2d00      	cmp	r5, #0
 8006850:	db41      	blt.n	80068d6 <__ieee754_sqrt+0x15a>
 8006852:	f100 0801 	add.w	r8, r0, #1
 8006856:	1a09      	subs	r1, r1, r0
 8006858:	459c      	cmp	ip, r3
 800685a:	bf88      	it	hi
 800685c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8006860:	eba3 030c 	sub.w	r3, r3, ip
 8006864:	4432      	add	r2, r6
 8006866:	4640      	mov	r0, r8
 8006868:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800686c:	f1be 0e01 	subs.w	lr, lr, #1
 8006870:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8006874:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006878:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800687c:	d1db      	bne.n	8006836 <__ieee754_sqrt+0xba>
 800687e:	430b      	orrs	r3, r1
 8006880:	d006      	beq.n	8006890 <__ieee754_sqrt+0x114>
 8006882:	1c50      	adds	r0, r2, #1
 8006884:	bf13      	iteet	ne
 8006886:	3201      	addne	r2, #1
 8006888:	3401      	addeq	r4, #1
 800688a:	4672      	moveq	r2, lr
 800688c:	f022 0201 	bicne.w	r2, r2, #1
 8006890:	1063      	asrs	r3, r4, #1
 8006892:	0852      	lsrs	r2, r2, #1
 8006894:	07e1      	lsls	r1, r4, #31
 8006896:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800689a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800689e:	bf48      	it	mi
 80068a0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80068a4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80068a8:	4614      	mov	r4, r2
 80068aa:	e781      	b.n	80067b0 <__ieee754_sqrt+0x34>
 80068ac:	0ad9      	lsrs	r1, r3, #11
 80068ae:	3815      	subs	r0, #21
 80068b0:	055b      	lsls	r3, r3, #21
 80068b2:	2900      	cmp	r1, #0
 80068b4:	d0fa      	beq.n	80068ac <__ieee754_sqrt+0x130>
 80068b6:	02cd      	lsls	r5, r1, #11
 80068b8:	d50a      	bpl.n	80068d0 <__ieee754_sqrt+0x154>
 80068ba:	f1c2 0420 	rsb	r4, r2, #32
 80068be:	fa23 f404 	lsr.w	r4, r3, r4
 80068c2:	1e55      	subs	r5, r2, #1
 80068c4:	4093      	lsls	r3, r2
 80068c6:	4321      	orrs	r1, r4
 80068c8:	1b42      	subs	r2, r0, r5
 80068ca:	e78a      	b.n	80067e2 <__ieee754_sqrt+0x66>
 80068cc:	4610      	mov	r0, r2
 80068ce:	e7f0      	b.n	80068b2 <__ieee754_sqrt+0x136>
 80068d0:	0049      	lsls	r1, r1, #1
 80068d2:	3201      	adds	r2, #1
 80068d4:	e7ef      	b.n	80068b6 <__ieee754_sqrt+0x13a>
 80068d6:	4680      	mov	r8, r0
 80068d8:	e7bd      	b.n	8006856 <__ieee754_sqrt+0xda>
 80068da:	bf00      	nop
 80068dc:	7ff00000 	.word	0x7ff00000

080068e0 <with_errno>:
 80068e0:	b570      	push	{r4, r5, r6, lr}
 80068e2:	4604      	mov	r4, r0
 80068e4:	460d      	mov	r5, r1
 80068e6:	4616      	mov	r6, r2
 80068e8:	f7fe fd08 	bl	80052fc <__errno>
 80068ec:	4629      	mov	r1, r5
 80068ee:	6006      	str	r6, [r0, #0]
 80068f0:	4620      	mov	r0, r4
 80068f2:	bd70      	pop	{r4, r5, r6, pc}

080068f4 <xflow>:
 80068f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80068f6:	4614      	mov	r4, r2
 80068f8:	461d      	mov	r5, r3
 80068fa:	b108      	cbz	r0, 8006900 <xflow+0xc>
 80068fc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006900:	e9cd 2300 	strd	r2, r3, [sp]
 8006904:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006908:	4620      	mov	r0, r4
 800690a:	4629      	mov	r1, r5
 800690c:	f7f9 fe74 	bl	80005f8 <__aeabi_dmul>
 8006910:	2222      	movs	r2, #34	; 0x22
 8006912:	b003      	add	sp, #12
 8006914:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006918:	f7ff bfe2 	b.w	80068e0 <with_errno>

0800691c <__math_uflow>:
 800691c:	b508      	push	{r3, lr}
 800691e:	2200      	movs	r2, #0
 8006920:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006924:	f7ff ffe6 	bl	80068f4 <xflow>
 8006928:	ec41 0b10 	vmov	d0, r0, r1
 800692c:	bd08      	pop	{r3, pc}

0800692e <__math_oflow>:
 800692e:	b508      	push	{r3, lr}
 8006930:	2200      	movs	r2, #0
 8006932:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8006936:	f7ff ffdd 	bl	80068f4 <xflow>
 800693a:	ec41 0b10 	vmov	d0, r0, r1
 800693e:	bd08      	pop	{r3, pc}

08006940 <fabs>:
 8006940:	ec51 0b10 	vmov	r0, r1, d0
 8006944:	ee10 2a10 	vmov	r2, s0
 8006948:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800694c:	ec43 2b10 	vmov	d0, r2, r3
 8006950:	4770      	bx	lr

08006952 <finite>:
 8006952:	b082      	sub	sp, #8
 8006954:	ed8d 0b00 	vstr	d0, [sp]
 8006958:	9801      	ldr	r0, [sp, #4]
 800695a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800695e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8006962:	0fc0      	lsrs	r0, r0, #31
 8006964:	b002      	add	sp, #8
 8006966:	4770      	bx	lr

08006968 <scalbn>:
 8006968:	b570      	push	{r4, r5, r6, lr}
 800696a:	ec55 4b10 	vmov	r4, r5, d0
 800696e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8006972:	4606      	mov	r6, r0
 8006974:	462b      	mov	r3, r5
 8006976:	b99a      	cbnz	r2, 80069a0 <scalbn+0x38>
 8006978:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800697c:	4323      	orrs	r3, r4
 800697e:	d036      	beq.n	80069ee <scalbn+0x86>
 8006980:	4b39      	ldr	r3, [pc, #228]	; (8006a68 <scalbn+0x100>)
 8006982:	4629      	mov	r1, r5
 8006984:	ee10 0a10 	vmov	r0, s0
 8006988:	2200      	movs	r2, #0
 800698a:	f7f9 fe35 	bl	80005f8 <__aeabi_dmul>
 800698e:	4b37      	ldr	r3, [pc, #220]	; (8006a6c <scalbn+0x104>)
 8006990:	429e      	cmp	r6, r3
 8006992:	4604      	mov	r4, r0
 8006994:	460d      	mov	r5, r1
 8006996:	da10      	bge.n	80069ba <scalbn+0x52>
 8006998:	a32b      	add	r3, pc, #172	; (adr r3, 8006a48 <scalbn+0xe0>)
 800699a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800699e:	e03a      	b.n	8006a16 <scalbn+0xae>
 80069a0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80069a4:	428a      	cmp	r2, r1
 80069a6:	d10c      	bne.n	80069c2 <scalbn+0x5a>
 80069a8:	ee10 2a10 	vmov	r2, s0
 80069ac:	4620      	mov	r0, r4
 80069ae:	4629      	mov	r1, r5
 80069b0:	f7f9 fc6c 	bl	800028c <__adddf3>
 80069b4:	4604      	mov	r4, r0
 80069b6:	460d      	mov	r5, r1
 80069b8:	e019      	b.n	80069ee <scalbn+0x86>
 80069ba:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80069be:	460b      	mov	r3, r1
 80069c0:	3a36      	subs	r2, #54	; 0x36
 80069c2:	4432      	add	r2, r6
 80069c4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80069c8:	428a      	cmp	r2, r1
 80069ca:	dd08      	ble.n	80069de <scalbn+0x76>
 80069cc:	2d00      	cmp	r5, #0
 80069ce:	a120      	add	r1, pc, #128	; (adr r1, 8006a50 <scalbn+0xe8>)
 80069d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80069d4:	da1c      	bge.n	8006a10 <scalbn+0xa8>
 80069d6:	a120      	add	r1, pc, #128	; (adr r1, 8006a58 <scalbn+0xf0>)
 80069d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80069dc:	e018      	b.n	8006a10 <scalbn+0xa8>
 80069de:	2a00      	cmp	r2, #0
 80069e0:	dd08      	ble.n	80069f4 <scalbn+0x8c>
 80069e2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80069e6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80069ea:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80069ee:	ec45 4b10 	vmov	d0, r4, r5
 80069f2:	bd70      	pop	{r4, r5, r6, pc}
 80069f4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80069f8:	da19      	bge.n	8006a2e <scalbn+0xc6>
 80069fa:	f24c 3350 	movw	r3, #50000	; 0xc350
 80069fe:	429e      	cmp	r6, r3
 8006a00:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8006a04:	dd0a      	ble.n	8006a1c <scalbn+0xb4>
 8006a06:	a112      	add	r1, pc, #72	; (adr r1, 8006a50 <scalbn+0xe8>)
 8006a08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1e2      	bne.n	80069d6 <scalbn+0x6e>
 8006a10:	a30f      	add	r3, pc, #60	; (adr r3, 8006a50 <scalbn+0xe8>)
 8006a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a16:	f7f9 fdef 	bl	80005f8 <__aeabi_dmul>
 8006a1a:	e7cb      	b.n	80069b4 <scalbn+0x4c>
 8006a1c:	a10a      	add	r1, pc, #40	; (adr r1, 8006a48 <scalbn+0xe0>)
 8006a1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d0b8      	beq.n	8006998 <scalbn+0x30>
 8006a26:	a10e      	add	r1, pc, #56	; (adr r1, 8006a60 <scalbn+0xf8>)
 8006a28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a2c:	e7b4      	b.n	8006998 <scalbn+0x30>
 8006a2e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006a32:	3236      	adds	r2, #54	; 0x36
 8006a34:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006a38:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8006a3c:	4620      	mov	r0, r4
 8006a3e:	4b0c      	ldr	r3, [pc, #48]	; (8006a70 <scalbn+0x108>)
 8006a40:	2200      	movs	r2, #0
 8006a42:	e7e8      	b.n	8006a16 <scalbn+0xae>
 8006a44:	f3af 8000 	nop.w
 8006a48:	c2f8f359 	.word	0xc2f8f359
 8006a4c:	01a56e1f 	.word	0x01a56e1f
 8006a50:	8800759c 	.word	0x8800759c
 8006a54:	7e37e43c 	.word	0x7e37e43c
 8006a58:	8800759c 	.word	0x8800759c
 8006a5c:	fe37e43c 	.word	0xfe37e43c
 8006a60:	c2f8f359 	.word	0xc2f8f359
 8006a64:	81a56e1f 	.word	0x81a56e1f
 8006a68:	43500000 	.word	0x43500000
 8006a6c:	ffff3cb0 	.word	0xffff3cb0
 8006a70:	3c900000 	.word	0x3c900000

08006a74 <_init>:
 8006a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a76:	bf00      	nop
 8006a78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a7a:	bc08      	pop	{r3}
 8006a7c:	469e      	mov	lr, r3
 8006a7e:	4770      	bx	lr

08006a80 <_fini>:
 8006a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a82:	bf00      	nop
 8006a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a86:	bc08      	pop	{r3}
 8006a88:	469e      	mov	lr, r3
 8006a8a:	4770      	bx	lr
