Warning (10268): Verilog HDL information at reaction.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/lab7/challenge 4/reaction.v Line: 13
