// Seed: 1059383385
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  uwire id_5 = id_3;
  wire  id_6;
  wire  id_7;
  id_8(
      .id_0(),
      .id_1(1),
      .id_2(-1),
      .id_3(-1 - 1),
      .id_4(-1),
      .id_5(),
      .id_6(id_5),
      .id_7(-1'h0),
      .id_8(id_2)
  );
endmodule
module module_1 (
    inout  logic id_0,
    output wor   id_1,
    input  tri1  id_2,
    id_4
);
  always id_0 <= -1'h0;
  wire id_5;
  initial if (id_2);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  assign modCall_1.type_9 = 0;
endmodule
