-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity shift_led is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    led_o_V : OUT STD_LOGIC_VECTOR (7 downto 0);
    led_o_V_ap_vld : OUT STD_LOGIC;
    led_i_V : IN STD_LOGIC_VECTOR (7 downto 0);
    led_i_V_ap_vld : IN STD_LOGIC );
end;


architecture behav of shift_led is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "shift_led,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku115-flva1517-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.460875,HLS_SYN_LAT=50000001,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=45,HLS_SYN_LUT=144,HLS_VERSION=2018_3}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv26_2FAF080 : STD_LOGIC_VECTOR (25 downto 0) := "10111110101111000010000000";
    constant ap_const_lv26_1 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    constant ap_const_lv26_2FAF07E : STD_LOGIC_VECTOR (25 downto 0) := "10111110101111000001111110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal led_i_V_preg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal led_i_V_in_sig : STD_LOGIC_VECTOR (7 downto 0);
    signal led_i_V_ap_vld_preg : STD_LOGIC := '0';
    signal led_i_V_ap_vld_in_sig : STD_LOGIC;
    signal led_i_V_blk_n : STD_LOGIC;
    signal i_V_fu_83_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal p_Val2_s_reg_61 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal exitcond_fu_77_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_44 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_led_V_fu_110_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_89_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_106_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_fu_98_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    led_i_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                led_i_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((exitcond_fu_77_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    led_i_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (led_i_V_ap_vld = ap_const_logic_1))) then 
                    led_i_V_ap_vld_preg <= led_i_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    led_i_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                led_i_V_preg <= ap_const_lv8_0;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (led_i_V_ap_vld = ap_const_logic_1))) then 
                    led_i_V_preg <= led_i_V;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_s_reg_61_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_77_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_Val2_s_reg_61 <= i_V_fu_83_p2;
            elsif ((not(((ap_start = ap_const_logic_0) or (led_i_V_ap_vld_in_sig = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_61 <= ap_const_lv26_0;
            end if; 
        end if;
    end process;

    p_s_fu_44_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_89_p2 = ap_const_lv1_1) and (exitcond_fu_77_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_s_fu_44 <= tmp_led_V_fu_110_p3;
            elsif ((not(((ap_start = ap_const_logic_0) or (led_i_V_ap_vld_in_sig = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_s_fu_44 <= led_i_V_in_sig;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, led_i_V_ap_vld_in_sig, ap_CS_fsm_state2, exitcond_fu_77_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (led_i_V_ap_vld_in_sig = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond_fu_77_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_block_state1_assign_proc : process(ap_start, led_i_V_ap_vld_in_sig)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (led_i_V_ap_vld_in_sig = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, exitcond_fu_77_p2)
    begin
        if (((exitcond_fu_77_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, exitcond_fu_77_p2)
    begin
        if (((exitcond_fu_77_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_fu_77_p2 <= "1" when (p_Val2_s_reg_61 = ap_const_lv26_2FAF080) else "0";
    i_V_fu_83_p2 <= std_logic_vector(unsigned(p_Val2_s_reg_61) + unsigned(ap_const_lv26_1));

    led_i_V_ap_vld_in_sig_assign_proc : process(led_i_V_ap_vld, led_i_V_ap_vld_preg)
    begin
        if ((led_i_V_ap_vld = ap_const_logic_1)) then 
            led_i_V_ap_vld_in_sig <= led_i_V_ap_vld;
        else 
            led_i_V_ap_vld_in_sig <= led_i_V_ap_vld_preg;
        end if; 
    end process;


    led_i_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_state1, led_i_V_ap_vld)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            led_i_V_blk_n <= led_i_V_ap_vld;
        else 
            led_i_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    led_i_V_in_sig_assign_proc : process(led_i_V, led_i_V_preg, led_i_V_ap_vld)
    begin
        if ((led_i_V_ap_vld = ap_const_logic_1)) then 
            led_i_V_in_sig <= led_i_V;
        else 
            led_i_V_in_sig <= led_i_V_preg;
        end if; 
    end process;

    led_o_V <= (tmp_2_fu_106_p1 & tmp_1_fu_98_p3);

    led_o_V_ap_vld_assign_proc : process(ap_CS_fsm_state2, exitcond_fu_77_p2, tmp_fu_89_p2)
    begin
        if (((tmp_fu_89_p2 = ap_const_lv1_1) and (exitcond_fu_77_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            led_o_V_ap_vld <= ap_const_logic_1;
        else 
            led_o_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_98_p3 <= p_s_fu_44(7 downto 7);
    tmp_2_fu_106_p1 <= p_s_fu_44(7 - 1 downto 0);
    tmp_fu_89_p2 <= "1" when (p_Val2_s_reg_61 = ap_const_lv26_2FAF07E) else "0";
    tmp_led_V_fu_110_p3 <= (tmp_2_fu_106_p1 & tmp_1_fu_98_p3);
end behav;
