0.7
2020.2
May 22 2024
18:54:44
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.ip_user_files/bd/design_1/sim/design_1.v,1725844492,verilog,,,,design_1,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/N_bit_adder_tb.sv,1727035225,systemVerilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/full_adder_tb.sv,,N_bit_adder_tb,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/full_adder_tb.sv,1725859486,systemVerilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_subtract.sv,,full_adder_tb,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_comparator.sv,1727234502,systemVerilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv,,tb_N_bit_comparator,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv,1727237060,systemVerilog,,,,tb_N_bit_logical,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_subtract.sv,1726995598,systemVerilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_shiftreg.sv,,tb_N_bit_subtract,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_shift_add_mult.sv,1727136740,systemVerilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_comparator.sv,,tb_shift_add_mult,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_shiftreg.sv,1726368580,systemVerilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_shift_add_mult.sv,,tb_shiftreg,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_AND.sv,1727156658,systemVerilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_compare.sv,,N_bit_AND;one_bit_AND,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_adder.sv,1727035154,systemVerilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_subtract.sv,,N_bit_adder,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_compare.sv,1727235997,systemVerilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_logical.sv,,N_bit_comparator,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_logical.sv,1727237186,systemVerilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/N_bit_adder_tb.sv,,N_bit_logical_operators,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_subtract.sv,1727035481,systemVerilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_subtract.sv,,N_bit_subtract,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/alu.v,1725579833,verilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.ip_user_files/bd/design_1/sim/design_1.v,,alu,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/flopr.sv,1726273189,systemVerilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/flopren.sv,,flopr,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/flopren.sv,1726273192,systemVerilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/shiftreg.sv,,flopren,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/one_bit_adder.v,1727064733,verilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/N_bit_adder_tb.v,,one_bit_adder,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/shift_add_mult.sv,1727136786,systemVerilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_AND.sv,,shift_add_mult,,uvm,,,,,,
/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/shiftreg.sv,1726365784,systemVerilog,,/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/shift_add_mult.sv,,shiftreg,,uvm,,,,,,
