scr1_top_tb_ahb
[0;34m---Test:                          add.hex[0m
Detect AND command
Detect AND command
[0;32mTest passed[0m

#--------------------------------------
# Summary: 1/1 tests passed
#--------------------------------------

- /home/quang/lab3/SCR1/src/tb/scr1_top_tb_runtests.sv:199: Verilog $finish
