<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Document Of Source Code: Advanced-control timers (TIM1 and TIM8) specific features</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Document Of Source Code
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Advanced-control timers (TIM1 and TIM8) specific features<div class="ingroups"><a class="el" href="group__STM32F4xx__StdPeriph__Driver.html">STM32F4xx_StdPeriph_Driver</a> &raquo; <a class="el" href="group__TIM.html">TIM</a> &raquo; <a class="el" href="group__TIM__Private__Functions.html">TIM_Private_Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Advanced-control timers (TIM1 and TIM8) specific features.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3df4ba3f0727f63ce621e2b2e6035d4f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group4.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">TIM_BDTRConfig</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, <a class="el" href="structTIM__BDTRInitTypeDef.html">TIM_BDTRInitTypeDef</a> *TIM_BDTRInitStruct)</td></tr>
<tr class="memdesc:ga3df4ba3f0727f63ce621e2b2e6035d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the Break feature, dead time, Lock level, OSSI/OSSR State and the AOE(automatic output enable).  <a href="#ga3df4ba3f0727f63ce621e2b2e6035d4f">More...</a><br /></td></tr>
<tr class="separator:ga3df4ba3f0727f63ce621e2b2e6035d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea0f49938cda8ae0738162194798afc6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group4.html#gaea0f49938cda8ae0738162194798afc6">TIM_BDTRStructInit</a> (<a class="el" href="structTIM__BDTRInitTypeDef.html">TIM_BDTRInitTypeDef</a> *TIM_BDTRInitStruct)</td></tr>
<tr class="memdesc:gaea0f49938cda8ae0738162194798afc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each TIM_BDTRInitStruct member with its default value.  <a href="#gaea0f49938cda8ae0738162194798afc6">More...</a><br /></td></tr>
<tr class="separator:gaea0f49938cda8ae0738162194798afc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e59ebced2ab8e0b817c460f1670e97d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group4.html#ga3e59ebced2ab8e0b817c460f1670e97d">TIM_CtrlPWMOutputs</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, <a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga3e59ebced2ab8e0b817c460f1670e97d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the TIM peripheral Main Outputs.  <a href="#ga3e59ebced2ab8e0b817c460f1670e97d">More...</a><br /></td></tr>
<tr class="separator:ga3e59ebced2ab8e0b817c460f1670e97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff2e7f9959b1b36e830df028c14accc8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group4.html#gaff2e7f9959b1b36e830df028c14accc8">TIM_SelectCOM</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, <a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaff2e7f9959b1b36e830df028c14accc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the TIM peripheral Commutation event.  <a href="#gaff2e7f9959b1b36e830df028c14accc8">More...</a><br /></td></tr>
<tr class="separator:gaff2e7f9959b1b36e830df028c14accc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a935254e44312b1d78e8684a58db3c1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIM__Group4.html#ga0a935254e44312b1d78e8684a58db3c1">TIM_CCPreloadControl</a> (<a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, <a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga0a935254e44312b1d78e8684a58db3c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets or Resets the TIM peripheral Capture Compare Preload Control bit.  <a href="#ga0a935254e44312b1d78e8684a58db3c1">More...</a><br /></td></tr>
<tr class="separator:ga0a935254e44312b1d78e8684a58db3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Advanced-control timers (TIM1 and TIM8) specific features. </p>
<pre class="fragment"> ===============================================================================
          Advanced-control timers (TIM1 and TIM8) specific features
 ===============================================================================  
  
       ===================================================================      
              TIM Driver: how to use the Break feature
       =================================================================== 
       After configuring the Timer channel(s) in the appropriate Output Compare mode: 
                         
       1. Fill the TIM_BDTRInitStruct with the desired parameters for the Timer
          Break Polarity, dead time, Lock level, the OSSI/OSSR State and the 
          AOE(automatic output enable).
               
       2. Call TIM_BDTRConfig(TIMx, &amp;TIM_BDTRInitStruct) to configure the Timer
          
       3. Enable the Main Output using TIM_CtrlPWMOutputs(TIM1, ENABLE) 
          
       4. Once the break even occurs, the Timer's output signals are put in reset
          state or in a known state (according to the configuration made in
          TIM_BDTRConfig() function).</pre> <h2 class="groupheader">Function Documentation</h2>
<a id="ga3df4ba3f0727f63ce621e2b2e6035d4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3df4ba3f0727f63ce621e2b2e6035d4f">&#9670;&nbsp;</a></span>TIM_BDTRConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_BDTRConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structTIM__BDTRInitTypeDef.html">TIM_BDTRInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIM_BDTRInitStruct</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the Break feature, dead time, Lock level, OSSI/OSSR State and the AOE(automatic output enable). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 or 8 to select the TIM </td></tr>
    <tr><td class="paramname">TIM_BDTRInitStruct</td><td>pointer to a <a class="el" href="structTIM__BDTRInitTypeDef.html" title="BDTR structure definition. ">TIM_BDTRInitTypeDef</a> structure that contains the BDTR Register configuration information for the TIM peripheral. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l02211">2211</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>
<div class="fragment"><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;{</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__OSSR__Off__State__Selection__for__Run__mode__state.html#ga48b4f15f6346e28087edbb9af2ba4f63">IS_TIM_OSSR_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#a5d0ca05d766b82cde0a56a6b61c02f8b">TIM_OSSRState</a>));</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state.html#gad24fc8836152903b408239284cecfab1">IS_TIM_OSSI_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#afc160a2e65a93ea65c81bf05aa6f085d">TIM_OSSIState</a>));</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Lock__level.html#gacf5e70717f6d13af301331bb043f5d48">IS_TIM_LOCK_LEVEL</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#acba399df603976d328261af5cd9ae011">TIM_LOCKLevel</a>));</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Break__Input__enable__disable.html#ga29dd5484bdc69a467387bd8059b69f0e">IS_TIM_BREAK_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#a7f141e06bab7928bc0b8327f0d20e664">TIM_Break</a>));</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Break__Polarity.html#gaa29e33e74c5ff10972357ddd3f47f078">IS_TIM_BREAK_POLARITY</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#a71f25c4b4d7207152436dd716a6cb2f1">TIM_BreakPolarity</a>));</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__AOE__Bit__Set__Reset.html#gaabce6b8865d80929bf69c6c3c7780846">IS_TIM_AUTOMATIC_OUTPUT_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#a85ef0b5598749ffd67dd360e615bcf9a">TIM_AutomaticOutput</a>));</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;  <span class="comment">/* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="comment">     the OSSI State, the dead time value and the Automatic Output Enable Bit */</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a112c0403ac38905a70cf5aaa9c8cc38a">BDTR</a> = (uint32_t)TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#a5d0ca05d766b82cde0a56a6b61c02f8b">TIM_OSSRState</a> | TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#afc160a2e65a93ea65c81bf05aa6f085d">TIM_OSSIState</a> |</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;             TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#acba399df603976d328261af5cd9ae011">TIM_LOCKLevel</a> | TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#a136119743510d706b94e605f86b31f82">TIM_DeadTime</a> |</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;             TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#a7f141e06bab7928bc0b8327f0d20e664">TIM_Break</a> | TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#a71f25c4b4d7207152436dd716a6cb2f1">TIM_BreakPolarity</a> |</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;             TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#a85ef0b5598749ffd67dd360e615bcf9a">TIM_AutomaticOutput</a>;</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;}</div><div class="ttc" id="structTIM__BDTRInitTypeDef_html_acba399df603976d328261af5cd9ae011"><div class="ttname"><a href="structTIM__BDTRInitTypeDef.html#acba399df603976d328261af5cd9ae011">TIM_BDTRInitTypeDef::TIM_LOCKLevel</a></div><div class="ttdeci">uint16_t TIM_LOCKLevel</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00146">stm32f4xx_tim.h:146</a></div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_afc160a2e65a93ea65c81bf05aa6f085d"><div class="ttname"><a href="structTIM__BDTRInitTypeDef.html#afc160a2e65a93ea65c81bf05aa6f085d">TIM_BDTRInitTypeDef::TIM_OSSIState</a></div><div class="ttdeci">uint16_t TIM_OSSIState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00143">stm32f4xx_tim.h:143</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__TIM__Break__Input__enable__disable_html_ga29dd5484bdc69a467387bd8059b69f0e"><div class="ttname"><a href="group__TIM__Break__Input__enable__disable.html#ga29dd5484bdc69a467387bd8059b69f0e">IS_TIM_BREAK_STATE</a></div><div class="ttdeci">#define IS_TIM_BREAK_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00403">stm32f4xx_tim.h:403</a></div></div>
<div class="ttc" id="group__TIM__AOE__Bit__Set__Reset_html_gaabce6b8865d80929bf69c6c3c7780846"><div class="ttname"><a href="group__TIM__AOE__Bit__Set__Reset.html#gaabce6b8865d80929bf69c6c3c7780846">IS_TIM_AUTOMATIC_OUTPUT_STATE</a></div><div class="ttdeci">#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00427">stm32f4xx_tim.h:427</a></div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_a71f25c4b4d7207152436dd716a6cb2f1"><div class="ttname"><a href="structTIM__BDTRInitTypeDef.html#a71f25c4b4d7207152436dd716a6cb2f1">TIM_BDTRInitTypeDef::TIM_BreakPolarity</a></div><div class="ttdeci">uint16_t TIM_BreakPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00156">stm32f4xx_tim.h:156</a></div></div>
<div class="ttc" id="group__TIM__Break__Polarity_html_gaa29e33e74c5ff10972357ddd3f47f078"><div class="ttname"><a href="group__TIM__Break__Polarity.html#gaa29e33e74c5ff10972357ddd3f47f078">IS_TIM_BREAK_POLARITY</a></div><div class="ttdeci">#define IS_TIM_BREAK_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00415">stm32f4xx_tim.h:415</a></div></div>
<div class="ttc" id="group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state_html_gad24fc8836152903b408239284cecfab1"><div class="ttname"><a href="group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state.html#gad24fc8836152903b408239284cecfab1">IS_TIM_OSSI_STATE</a></div><div class="ttdeci">#define IS_TIM_OSSI_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00455">stm32f4xx_tim.h:455</a></div></div>
<div class="ttc" id="group__TIM__Lock__level_html_gacf5e70717f6d13af301331bb043f5d48"><div class="ttname"><a href="group__TIM__Lock__level.html#gacf5e70717f6d13af301331bb043f5d48">IS_TIM_LOCK_LEVEL</a></div><div class="ttdeci">#define IS_TIM_LOCK_LEVEL(LEVEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00441">stm32f4xx_tim.h:441</a></div></div>
<div class="ttc" id="group__TIM__OSSR__Off__State__Selection__for__Run__mode__state_html_ga48b4f15f6346e28087edbb9af2ba4f63"><div class="ttname"><a href="group__TIM__OSSR__Off__State__Selection__for__Run__mode__state.html#ga48b4f15f6346e28087edbb9af2ba4f63">IS_TIM_OSSR_STATE</a></div><div class="ttdeci">#define IS_TIM_OSSR_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00467">stm32f4xx_tim.h:467</a></div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_a5d0ca05d766b82cde0a56a6b61c02f8b"><div class="ttname"><a href="structTIM__BDTRInitTypeDef.html#a5d0ca05d766b82cde0a56a6b61c02f8b">TIM_BDTRInitTypeDef::TIM_OSSRState</a></div><div class="ttdeci">uint16_t TIM_OSSRState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00140">stm32f4xx_tim.h:140</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga9c2699fd3d0c0901f8ac706c3d2dfe10"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST4_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00214">stm32f4xx_tim.h:214</a></div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_a136119743510d706b94e605f86b31f82"><div class="ttname"><a href="structTIM__BDTRInitTypeDef.html#a136119743510d706b94e605f86b31f82">TIM_BDTRInitTypeDef::TIM_DeadTime</a></div><div class="ttdeci">uint16_t TIM_DeadTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00149">stm32f4xx_tim.h:149</a></div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_a85ef0b5598749ffd67dd360e615bcf9a"><div class="ttname"><a href="structTIM__BDTRInitTypeDef.html#a85ef0b5598749ffd67dd360e615bcf9a">TIM_BDTRInitTypeDef::TIM_AutomaticOutput</a></div><div class="ttdeci">uint16_t TIM_AutomaticOutput</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00159">stm32f4xx_tim.h:159</a></div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_a7f141e06bab7928bc0b8327f0d20e664"><div class="ttname"><a href="structTIM__BDTRInitTypeDef.html#a7f141e06bab7928bc0b8327f0d20e664">TIM_BDTRInitTypeDef::TIM_Break</a></div><div class="ttdeci">uint16_t TIM_Break</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00153">stm32f4xx_tim.h:153</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a112c0403ac38905a70cf5aaa9c8cc38a"><div class="ttname"><a href="structTIM__TypeDef.html#a112c0403ac38905a70cf5aaa9c8cc38a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint16_t BDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00905">stm32f4xx.h:905</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaea0f49938cda8ae0738162194798afc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea0f49938cda8ae0738162194798afc6">&#9670;&nbsp;</a></span>TIM_BDTRStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_BDTRStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__BDTRInitTypeDef.html">TIM_BDTRInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIM_BDTRInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each TIM_BDTRInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIM_BDTRInitStruct</td><td>pointer to a <a class="el" href="structTIM__BDTRInitTypeDef.html" title="BDTR structure definition. ">TIM_BDTRInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l02236">2236</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__tim_8h_source.html#l00159">TIM_BDTRInitTypeDef::TIM_AutomaticOutput</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00153">TIM_BDTRInitTypeDef::TIM_Break</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00156">TIM_BDTRInitTypeDef::TIM_BreakPolarity</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00149">TIM_BDTRInitTypeDef::TIM_DeadTime</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00146">TIM_BDTRInitTypeDef::TIM_LOCKLevel</a>, <a class="el" href="stm32f4xx__tim_8h_source.html#l00143">TIM_BDTRInitTypeDef::TIM_OSSIState</a>, and <a class="el" href="stm32f4xx__tim_8h_source.html#l00140">TIM_BDTRInitTypeDef::TIM_OSSRState</a>.</p>
<div class="fragment"><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;{</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;  <span class="comment">/* Set the default configuration */</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#a5d0ca05d766b82cde0a56a6b61c02f8b">TIM_OSSRState</a> = <a class="code" href="group__TIM__OSSR__Off__State__Selection__for__Run__mode__state.html#ga766dfd8b3c32ec1b8b446f0e2dbe7b97">TIM_OSSRState_Disable</a>;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#afc160a2e65a93ea65c81bf05aa6f085d">TIM_OSSIState</a> = <a class="code" href="group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state.html#gae1962736fd5cad82e97a5814ef6758bd">TIM_OSSIState_Disable</a>;</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#acba399df603976d328261af5cd9ae011">TIM_LOCKLevel</a> = <a class="code" href="group__TIM__Lock__level.html#ga84d318c62d3e5dfe7082610d03e11f2f">TIM_LOCKLevel_OFF</a>;</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#a136119743510d706b94e605f86b31f82">TIM_DeadTime</a> = 0x00;</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#a7f141e06bab7928bc0b8327f0d20e664">TIM_Break</a> = <a class="code" href="group__TIM__Break__Input__enable__disable.html#ga31ba16dd70ad4d99adc911f7bf6662e5">TIM_Break_Disable</a>;</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#a71f25c4b4d7207152436dd716a6cb2f1">TIM_BreakPolarity</a> = <a class="code" href="group__TIM__Break__Polarity.html#ga565656ca81d17f9a1807afe3971dff6e">TIM_BreakPolarity_Low</a>;</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="structTIM__BDTRInitTypeDef.html#a85ef0b5598749ffd67dd360e615bcf9a">TIM_AutomaticOutput</a> = <a class="code" href="group__TIM__AOE__Bit__Set__Reset.html#ga0f80ba4fbadd434bc82ca63e904ace41">TIM_AutomaticOutput_Disable</a>;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;}</div><div class="ttc" id="structTIM__BDTRInitTypeDef_html_acba399df603976d328261af5cd9ae011"><div class="ttname"><a href="structTIM__BDTRInitTypeDef.html#acba399df603976d328261af5cd9ae011">TIM_BDTRInitTypeDef::TIM_LOCKLevel</a></div><div class="ttdeci">uint16_t TIM_LOCKLevel</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00146">stm32f4xx_tim.h:146</a></div></div>
<div class="ttc" id="group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state_html_gae1962736fd5cad82e97a5814ef6758bd"><div class="ttname"><a href="group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state.html#gae1962736fd5cad82e97a5814ef6758bd">TIM_OSSIState_Disable</a></div><div class="ttdeci">#define TIM_OSSIState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00454">stm32f4xx_tim.h:454</a></div></div>
<div class="ttc" id="group__TIM__AOE__Bit__Set__Reset_html_ga0f80ba4fbadd434bc82ca63e904ace41"><div class="ttname"><a href="group__TIM__AOE__Bit__Set__Reset.html#ga0f80ba4fbadd434bc82ca63e904ace41">TIM_AutomaticOutput_Disable</a></div><div class="ttdeci">#define TIM_AutomaticOutput_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00426">stm32f4xx_tim.h:426</a></div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_afc160a2e65a93ea65c81bf05aa6f085d"><div class="ttname"><a href="structTIM__BDTRInitTypeDef.html#afc160a2e65a93ea65c81bf05aa6f085d">TIM_BDTRInitTypeDef::TIM_OSSIState</a></div><div class="ttdeci">uint16_t TIM_OSSIState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00143">stm32f4xx_tim.h:143</a></div></div>
<div class="ttc" id="group__TIM__Lock__level_html_ga84d318c62d3e5dfe7082610d03e11f2f"><div class="ttname"><a href="group__TIM__Lock__level.html#ga84d318c62d3e5dfe7082610d03e11f2f">TIM_LOCKLevel_OFF</a></div><div class="ttdeci">#define TIM_LOCKLevel_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00437">stm32f4xx_tim.h:437</a></div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_a71f25c4b4d7207152436dd716a6cb2f1"><div class="ttname"><a href="structTIM__BDTRInitTypeDef.html#a71f25c4b4d7207152436dd716a6cb2f1">TIM_BDTRInitTypeDef::TIM_BreakPolarity</a></div><div class="ttdeci">uint16_t TIM_BreakPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00156">stm32f4xx_tim.h:156</a></div></div>
<div class="ttc" id="group__TIM__OSSR__Off__State__Selection__for__Run__mode__state_html_ga766dfd8b3c32ec1b8b446f0e2dbe7b97"><div class="ttname"><a href="group__TIM__OSSR__Off__State__Selection__for__Run__mode__state.html#ga766dfd8b3c32ec1b8b446f0e2dbe7b97">TIM_OSSRState_Disable</a></div><div class="ttdeci">#define TIM_OSSRState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00466">stm32f4xx_tim.h:466</a></div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_a5d0ca05d766b82cde0a56a6b61c02f8b"><div class="ttname"><a href="structTIM__BDTRInitTypeDef.html#a5d0ca05d766b82cde0a56a6b61c02f8b">TIM_BDTRInitTypeDef::TIM_OSSRState</a></div><div class="ttdeci">uint16_t TIM_OSSRState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00140">stm32f4xx_tim.h:140</a></div></div>
<div class="ttc" id="group__TIM__Break__Polarity_html_ga565656ca81d17f9a1807afe3971dff6e"><div class="ttname"><a href="group__TIM__Break__Polarity.html#ga565656ca81d17f9a1807afe3971dff6e">TIM_BreakPolarity_Low</a></div><div class="ttdeci">#define TIM_BreakPolarity_Low</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00413">stm32f4xx_tim.h:413</a></div></div>
<div class="ttc" id="group__TIM__Break__Input__enable__disable_html_ga31ba16dd70ad4d99adc911f7bf6662e5"><div class="ttname"><a href="group__TIM__Break__Input__enable__disable.html#ga31ba16dd70ad4d99adc911f7bf6662e5">TIM_Break_Disable</a></div><div class="ttdeci">#define TIM_Break_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00402">stm32f4xx_tim.h:402</a></div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_a136119743510d706b94e605f86b31f82"><div class="ttname"><a href="structTIM__BDTRInitTypeDef.html#a136119743510d706b94e605f86b31f82">TIM_BDTRInitTypeDef::TIM_DeadTime</a></div><div class="ttdeci">uint16_t TIM_DeadTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00149">stm32f4xx_tim.h:149</a></div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_a85ef0b5598749ffd67dd360e615bcf9a"><div class="ttname"><a href="structTIM__BDTRInitTypeDef.html#a85ef0b5598749ffd67dd360e615bcf9a">TIM_BDTRInitTypeDef::TIM_AutomaticOutput</a></div><div class="ttdeci">uint16_t TIM_AutomaticOutput</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00159">stm32f4xx_tim.h:159</a></div></div>
<div class="ttc" id="structTIM__BDTRInitTypeDef_html_a7f141e06bab7928bc0b8327f0d20e664"><div class="ttname"><a href="structTIM__BDTRInitTypeDef.html#a7f141e06bab7928bc0b8327f0d20e664">TIM_BDTRInitTypeDef::TIM_Break</a></div><div class="ttdeci">uint16_t TIM_Break</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00153">stm32f4xx_tim.h:153</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0a935254e44312b1d78e8684a58db3c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a935254e44312b1d78e8684a58db3c1">&#9670;&nbsp;</a></span>TIM_CCPreloadControl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_CCPreloadControl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets or Resets the TIM peripheral Capture Compare Preload Control bit. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 or 8 to select the TIMx peripheral </td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the Capture Compare Preload Control bit This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l02305">2305</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;{ </div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;  {</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;    <span class="comment">/* Set the CCPC Bit */</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;    TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> |= <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>;</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;  }</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;  {</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;    <span class="comment">/* Reset the CCPC Bit */</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;    TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;  }</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00290">stm32f4xx.h:290</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06081">stm32f4xx.h:6081</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga9c2699fd3d0c0901f8ac706c3d2dfe10"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST4_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00214">stm32f4xx_tim.h:214</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a2a3e81bd118d1bc52d24a0b0772e6a0c"><div class="ttname"><a href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00879">stm32f4xx.h:879</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3e59ebced2ab8e0b817c460f1670e97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e59ebced2ab8e0b817c460f1670e97d">&#9670;&nbsp;</a></span>TIM_CtrlPWMOutputs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_CtrlPWMOutputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the TIM peripheral Main Outputs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 or 8 to select the TIMx peripheral. </td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the TIM peripheral Main Outputs. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l02255">2255</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;{</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;  {</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;    <span class="comment">/* Enable the TIM Main Output */</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;    TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a112c0403ac38905a70cf5aaa9c8cc38a">BDTR</a> |= <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;  }</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;  {</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;    <span class="comment">/* Disable the TIM Main Output */</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a112c0403ac38905a70cf5aaa9c8cc38a">BDTR</a> &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>;</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;  }  </div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00290">stm32f4xx.h:290</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga277a096614829feba2d0a4fbb7d3dffc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a></div><div class="ttdeci">#define TIM_BDTR_MOE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06329">stm32f4xx.h:6329</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga9c2699fd3d0c0901f8ac706c3d2dfe10"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST4_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00214">stm32f4xx_tim.h:214</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a112c0403ac38905a70cf5aaa9c8cc38a"><div class="ttname"><a href="structTIM__TypeDef.html#a112c0403ac38905a70cf5aaa9c8cc38a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint16_t BDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00905">stm32f4xx.h:905</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaff2e7f9959b1b36e830df028c14accc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff2e7f9959b1b36e830df028c14accc8">&#9670;&nbsp;</a></span>TIM_SelectCOM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TIM_SelectCOM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structTIM__TypeDef.html">TIM_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>TIMx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects the TIM peripheral Commutation event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TIMx</td><td>where x can be 1 or 8 to select the TIMx peripheral </td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the Commutation event. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__tim_8c_source.html#l02280">2280</a> of file <a class="el" href="stm32f4xx__tim_8c_source.html">stm32f4xx_tim.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;{</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  {</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;    <span class="comment">/* Set the COM Bit */</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;    TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> |= <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  }</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  {</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;    <span class="comment">/* Reset the COM Bit */</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> &amp;= (uint16_t)~<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>;</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  }</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00290">stm32f4xx.h:290</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="group__TIM__Exported__constants_html_ga9c2699fd3d0c0901f8ac706c3d2dfe10"><div class="ttname"><a href="group__TIM__Exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST4_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00214">stm32f4xx_tim.h:214</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06082">stm32f4xx.h:6082</a></div></div>
<div class="ttc" id="structTIM__TypeDef_html_a2a3e81bd118d1bc52d24a0b0772e6a0c"><div class="ttname"><a href="structTIM__TypeDef.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00879">stm32f4xx.h:879</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
