<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AVR.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUMulBlock.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUMulBlock.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUMulBlock.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUMulBlock_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_TEST.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_TEST.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_TEST.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_TEST_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1422229540" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1422229540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422236678" xil_pn:in_ck="-7716512179648095509" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1422236678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUAddBlock.vhd"/>
      <outfile xil_pn:name="ALUCommands.vhd"/>
      <outfile xil_pn:name="ALUFBlock.vhd"/>
      <outfile xil_pn:name="ALUMulBlock.vhd"/>
      <outfile xil_pn:name="ALUShiftBlock.vhd"/>
      <outfile xil_pn:name="ALUStatus.vhd"/>
      <outfile xil_pn:name="ALUTest.vhd"/>
      <outfile xil_pn:name="ALU_TEST_TB.vhd"/>
      <outfile xil_pn:name="AVRControl.vhd"/>
      <outfile xil_pn:name="AVRRegisters.vhd"/>
      <outfile xil_pn:name="REG_TEST_TB.vhd"/>
      <outfile xil_pn:name="RegTest.vhd"/>
      <outfile xil_pn:name="opcodes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1422229540" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9044832904953873877" xil_pn:start_ts="1422229540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1422229540" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3418866178078708973" xil_pn:start_ts="1422229540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1422229540" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1353014483060485307" xil_pn:start_ts="1422229540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
