// Seed: 665545840
module module_0 (
    input tri id_0,
    input wor id_1,
    output wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wand id_6,
    output tri1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input uwire id_10,
    input tri id_11,
    output tri id_12
);
  logic id_14;
  wire  id_15;
  logic id_16;
  ;
  assign id_14 = 1;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input supply0 id_2,
    input uwire id_3,
    input wand id_4,
    input supply0 id_5,
    input supply0 id_6,
    input tri id_7,
    input wor id_8,
    input uwire id_9,
    input wor id_10
    , id_16,
    input uwire id_11,
    output uwire id_12,
    input tri id_13,
    input supply1 id_14 id_17
);
  always @(posedge -1'b0 or posedge -1) begin : LABEL_0
    $signed(27);
    ;
    id_0 <= -1;
  end
  module_0 modCall_1 (
      id_6,
      id_11,
      id_12,
      id_5,
      id_1,
      id_5,
      id_8,
      id_12,
      id_17,
      id_7,
      id_9,
      id_9,
      id_12
  );
endmodule
