# Make & Makefile

## Linux Compiler
- gcc (GNU C)
- gcc [options] filename
    - Options
        - -c : create only object files (.o)
        - -o : specify execution file name (default: a.out)

## Make, Makefile
### Makefile
- File that specifies compile methods
    - Related file information, compile commands, execution files
- Useful for projects that comprises of multiple files

### Make
- Executes compile according to given makefile
- After initial compile, only compiles files that have differences

### Usage
- Without makefile, have to compile individual files and create executable every time
```sh
gcc -c -o main.o main.c
gcc -c -o foo.o foo.c
gcc -c -o bar.o bar.c
gcc -o apop.out main.o foo.o bar.o
```
- With makefile, able to run the compile commands above with single command "make" 
- Makefile has to be located in directory of source code
- Example
```
app.out: main.o foo.o bar.o
    gcc -o app.out main.o foo.o bar.o

main.o: foo.h bar.h main.c
    gcc -c -o main.o main.c

foo.o: foo.h foo.c
    gcc -c -o foo.o foo.c

bar.o: bar.h bar.c
    gcc -c -o bar.o bar.c

// --> run "make" command
```

### Conventions & syntax
- Rule block
```
<Target>: <Dependencies>
    <Recipe>
```
    - Target: build target name, usually the final file name
    - Dependency: File list that Build target depends on
    - Recipe: Command that creates Build taret
- Implicit rules (Built-in rules)
    - automatically handles frequently used rules
        - ex. compiling sources (.c) to create object (.o)
        - Example
        ```
        app.out: main.o foo.o bar.o
            gcc -o app.out main.o foo.o bar.o

        main.o: foo.h bar.h main.c
        foo.o: foo.h foo.c
        bar.o: bar.h bar.c
        ```
    - !! You have to specify dependencies of the target
- Macros (Variables)
```
CC=gcc                      # compiler
CFLAGS=-g -Wall             # options to use
OBJS=main.o foo.o bar.o     # object files
TARGET=app.out

$(TARGET): $(OBJS)
    $(CC) -o $A $(OBJS)     # $@ is for current target name

main.o: foo.h bar.h main.c
foo.o: foo.h foo.c
bar.o: bar.h bar.c
```

### Clean rule
- Rule to delete files created by build
- Used for Clean build
```
clean:
    rm -f *.o
    rm -f $(TARGET)

// -> run "make clean" to run the clean command
```

### Makefile basic pattern
```
CC=gcc                      
CFLAGS=-g -Wall             
OBJS=main.o foo.o bar.o     
# LDFLAGS=<options for linker>
# LDLIBS=<a list of library to link>
TARGET=app.out

all $(TARGET)

$(TARGET): $(OBJS)
    $(CC) -o $A $(OBJS)     

main.o: foo.h bar.h main.c
foo.o: foo.h foo.c
bar.o: bar.h bar.c

clean:
    rm -f *.o
    rm -f $(TARGET)
```