// Seed: 769619214
module module_0;
  logic id_0 = id_0;
  defparam id_1.id_2 = id_0;
  logic id_3;
  generate
    for (id_4 = id_3; 1'd0; id_4 = 1 == 1) begin
      always @(posedge 1'b0, posedge 1) begin
        SystemTFIdentifier(1);
        if (1 - 1) begin
          if (id_1) begin
            id_2 = id_1;
            if (id_1) assert (1);
            if (1'b0) if (id_3) id_4 = 1;
          end
        end
      end
    end
  endgenerate
endmodule
