Summary
======
Overall execution cycle = 914775702
Total execution cycles per core:
- Processor 0 = 913145789
- Processor 1 = 911280002
- Processor 2 = 914775702
- Processor 3 = 914084498
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 902715475
- Processor 1 = 900896726
- Processor 2 = 904345364
- Processor 3 = 903689594
======
Data cache miss rate for each core
- Processor 0 = 0.784338112134107 (1958766/2497349)
- Processor 1 = 0.7842413554400217 (1953128/2490468)
- Processor 2 = 0.7848307152846667 (1969185/2509057)
- Processor 3 = 0.7841080376664867 (1962722/2503127)
======
Amount of Data traffic in bytes on the bus
= 100337216
======
Number of invalidations or updates on the bus
= 2465167
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2443466, numSharedAccess = 53883
- Cache 1: numPrivateAccess = 2441054, numSharedAccess = 49414
- Cache 2: numPrivateAccess = 2464891, numSharedAccess = 44166
- Cache 3: numPrivateAccess = 2445680, numSharedAccess = 57447
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 0
- Cache 2: numO = 0
- Cache 3: numO = 0
