E:/Aria/T4/Lab/DLD_CA_lab/carry_look_ahead12/cla12_tb.v {2 {vlog -work work -stats=none E:/Aria/T4/Lab/DLD_CA_lab/carry_look_ahead12/cla12_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cla12
-- Compiling module adder12_tb
** Warning: E:/Aria/T4/Lab/DLD_CA_lab/carry_look_ahead12/cla12_tb.v(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	adder12_tb

} {} {}}
