INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/tasks/Micro_Circuits_Design/Task1/project_1/project_1.srcs/sources_1/new/task1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/tasks/Micro_Circuits_Design/Task1/project_1/project_1.srcs/sim_1/new/tb_task1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_task1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/it/Desktop/tasks/Micro_Circuits_Design/Task1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
