
##################################################
# autogenerated file
# created by tb create on: 20-Jan-2021 (08:35:52)
# created by tb create for test: mpl_mtc
##################################################

##############################################################################
#
# THE USER MUST NOT EDIT THESE LINES
#
##############################################################################

$(info *** SIM_BUILD=$(SIM_BUILD))
$(info *** TESTBENCH_TOPLEVEL=$(TESTBENCH_TOPLEVEL))
$(info *** TESTBENCH_TEST_MODULE=$(TESTBENCH_TEST_MODULE))
$(info *** COMPONENTS_LIB_DIR=$(COMPONENTS_LIB_DIR))


# CocoTB configuration
TOPLEVEL=$(TESTBENCH_TOPLEVEL)
MODULE=$(TESTBENCH_TEST_MODULE)

##############################################################################
#
# BELOW HERE THE USER CAN EDIT THE LINES
#
##############################################################################

SIM ?= questa

# Location of HDL source files
SRCDIR = $(PWD)/../../../../../../../
SBDIR = $(SRCDIR)/shared/SpyBuffer/src
USERLOGIC = $(SRCDIR)/UserLogic

# Specify TopLevel language for cocotb
TOPLEVEL_LANG=verilog
DFDIR     = $(SRCDIR)/dataformats
MTCDIR    = $(USERLOGIC)/mtc/src
LSFDIR    = $(USERLOGIC)/lsf/src
CSFDIR    = $(USERLOGIC)/csf/src
MPTDIR    = $(USERLOGIC)/ptc_mpi/src
HPSDIR    = $(USERLOGIC)/hps/src
HPDIR     = $(USERLOGIC)/hp/src
HEGDIR    = $(USERLOGIC)/heg/src
MPLDIR    = $(USERLOGIC)/mpl/src
SLDIR     = $(USERLOGIC)/sl/src
TARDIR    = $(USERLOGIC)/tar/src
TDCDIR    = $(USERLOGIC)/tdc/src
UCMDIR    = $(USERLOGIC)/ucm/src
UCMHPSDIR = $(USERLOGIC)/ucm_hps/src
ULTDIR    = $(USERLOGIC)/ult/src
UPTDIR    = $(USERLOGIC)/upt/src
SHAREDDIR = $(SRCDIR)/shared
HAL       = $(SRCDIR)/HAL


# Verilog source files
VERILOG_SOURCES = \
    $(XILINX_HOME)/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv \
    $(DFDIR)/l0mdt_buses_constants.svh \
    $(PWD)/$(TESTBENCH_TOPLEVEL).v \
    $(SBDIR)/SpyBuffer.v \
    $(SBDIR)/asym_ram_tdp_read_first.v \
    $(SBDIR)/SpyController.v \
    $(SBDIR)/SpyMemory.v \
    $(SBDIR)/SpyPlayback.v \
    $(SBDIR)/aFifo/aFifo.v \
    $(SBDIR)/aFifo/fifomem.v \
    $(SBDIR)/aFifo/rptr_empty.v \
    $(SBDIR)/aFifo/sync_r2w.v \
    $(SBDIR)/aFifo/sync_w2r.v \
    $(SBDIR)/aFifo/wptr_full.v \
    $(SBDIR)/asym_ram_tdp_read_first.v \
    $(MTCDIR)/mtc_builder_verilog.sv

# VHDL source files
VHDL_SOURCES = \
    $(MPLDIR)/mpl.vhd \
    $(MPLDIR)/mpl_csw.vhd \
    $(MTCDIR)/../top_mtc.vhd





VHDL_SOURCES_project_lib = \
    $(PWD)/prj_cfg.vhd


VHDL_SOURCES_mpl_lib = \
    $(PWD)/prj_cfg.vhd \
    $(SHAREDDIR)/config/config_pkg.vhd 	\
    $(MPLDIR)/../pkg/mpl_pkg.vhd \
    $(MPLDIR)/mpl_csw.vhd \
    $(MPLDIR)/mpl_supervisor.vhd \
    $(MPLDIR)/mpl_pl.vhd \
    $(MPLDIR)/mpl.vhd \
    $(PWD)/mpl_top_tb.vhd




include ../../../creator/Makefile_vhdl_lib

# Set the include path and compilation flags for CocoTB
EXTRA_ARGS += +incdir+$(SRCDIR)/IP_repository +incdir+$(DFDIR) +incdir+$($(XILINX_HOME)/data/ip/xpm/xpm_memory/hdl) -L $(COMPONENTS_LIB_DIR)/unisims_ver  -L $(SIM_BUILD)/shared_lib -L $(SIM_BUILD)/work -L $(SIM_BUILD)/mpl_lib
VSIM_ARGS  += -debugDB -voptargs=+acc -wlf $(SIM_BUILD)/$(TESTBENCH_TEST_MODULE).wlf
VCOM_ARGS  += -2008
##############################################################################
#
# THE USER MUST NOT EDIT THESE LINES
#
##############################################################################
include $(shell cocotb-config --makefiles)/Makefile.inc
include $(shell cocotb-config --makefiles)/Makefile.sim
