$date
  Mon Apr 07 19:04:17 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 4 ! b_tb[3:0] $end
$var reg 4 " x_tb[3:0] $end
$scope module uut $end
$var reg 4 # b[3:0] $end
$var reg 4 $ x[3:0] $end
$var reg 3 % bit_transfer[2:0] $end
$scope module gen_bec(1) $end
$scope module bec_one_bit $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) f $end
$upscope $end
$upscope $end
$scope module gen_bec(2) $end
$scope module bec_one_bit $end
$var reg 1 * a $end
$var reg 1 + b $end
$var reg 1 , c $end
$var reg 1 - f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
