{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/740-US20210134366(Pending) (Done on website already).pdf"}, "page_content": "[ 0007 ]\n\nIn an embodiment of the first aspect , the plurality\n\nof sub - tables includes mxn sub - tables , wherein m equals to\n\nof pairs of lookup tables and registers define a plurality of\n\na number of sub - tables in a column and n equals to a number\n\nslices in the FPGA device .\n\nof sub - tables in a row , and wherein mxn equals to the\n\n[ 0008 ]\n\nIn an embodiment of the first aspect , the plurality\n\nnumber of basic memory blocks in the electronic memory\n\nof registers includes a plurality of flip - flops .\n\ndevice .\n\n[ 0009 ]\n\nIn an embodiment of the first aspect , the plurality\n\n[ 0023 ]\n\nIn accordance with a fourth aspect of the present\n\nof flip - flops are connected between two stages of the pipe\n\ninvention , there is provided a method of manipulating an\n\nlining memory structure .\n\nelectronic memory device in accordance with the first\n\n[ 0010 ]\n\nIn an embodiment of the first aspect , the two stages\n\naspect , comprising the step of : providing an input search key\n\nincluding a first stage of the plurality of basic memory\n\nto an input of the electronic memory device ; dividing the\n\nblocks and a second stage of an AND operation logic gate .\n\ninput search key into a plurality of sub - words , wherein each\n\n[ 0011 ]\n\nIn an embodiment of the first aspect , the memory\n\nof the sub - words are provided as address input of each of the\n\ndevice further comprises a priority encoder arranged to\n\nplurality of basic memory blocks ; generating a plurality of\n\nconvert an output from the second stage to an address of data\n\nmatchline vectors ; converting the matchlines associated\n\nstored in the electronic memory device .\n\nwith the plurality of matchline vectors to a potential match\n\naddress representing location of data stored in the electronic\n\n[ 0012 ]\n\nIn an embodiment of the first aspect , the address is\n\na matching address obtained in response to a searching\n\nmemory device matching with the input search key ; and\n\noperation .\n\noutputting the potential match address .", "type": "Document"}}