# FPGA with Xilinx Vitis HLS 2020.2
# -2- FPGA AXI and VHDL

Undergraduate internship Dec. 2020 ~ Feb. 2021  
[Accelerated Computing Systems Lab](http://acsys.yonsei.ac.kr/) affiliated with CS, Yonsei University, South Korea.  
Device: xc7z020clg484-1  

[AXI and VHDL Simple Multiplier](AXI%20and%20VHDL%20Simple%20Multiplier.md)  
[AXI and VHDL DoGain](AXI%20and%20VHDL%20DoGain.md)  
[AXI Dogain srcs](https://github.com/hajin-kim/FPGA_AXI_and_VHDL/tree/main/AXI%20Dogain%20srcs)  

---

#### (Previous) -1- FPGA Tutorial with HLS

[https://github.com/hajin-kim/FPGA_Tutorial_with_HLS](https://github.com/hajin-kim/FPGA_Tutorial_with_HLS)  

#### (Next) -3- FPGA Tiny CPU

[https://github.com/hajin-kim/FPGA_Tiny_CPU](https://github.com/hajin-kim/FPGA_Tiny_CPU)  
