{"vcs1":{"timestamp_begin":1704219137.479300639, "rt":0.99, "ut":0.45, "st":0.18}}
{"vcselab":{"timestamp_begin":1704219138.548363997, "rt":0.80, "ut":0.34, "st":0.11}}
{"link":{"timestamp_begin":1704219139.408601404, "rt":0.27, "ut":0.20, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704219137.048144564}
{"VCS_COMP_START_TIME": 1704219137.048144564}
{"VCS_COMP_END_TIME": 1704219141.455080364}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 342036}}
{"vcselab": {"peak_mem": 227164}}
