{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461097012418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461097012418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 22:16:51 2016 " "Processing started: Tue Apr 19 22:16:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461097012418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461097012418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO --analyze_file=C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/19_4_IP/Qbert_Map_Color.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO --analyze_file=C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/19_4_IP/Qbert_Map_Color.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461097012418 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sdram_control/Sdram_RD_RAM.qip " "Tcl Script File sdram_control/Sdram_RD_RAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip " "set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1461097013433 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1461097013433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1461097015090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jump JUMP Menu_game.sv(261) " "Verilog HDL Declaration information at Menu_game.sv(261): object \"jump\" differs only in case from object \"JUMP\" in the same scope" {  } { { "19_4_IP/Menu_game.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/19_4_IP/Menu_game.sv" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461097044514 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Draw_Line.sv(21) " "Verilog HDL information at Draw_Line.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "19_4_IP/Draw_Line.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/19_4_IP/Draw_Line.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461097044514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461097044592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461097044592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461097044592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461097044592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461097044592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461097044592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mtl_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461097044608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mtl_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mtl_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1461097044608 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Draw_Line.sv(21) " "Verilog HDL information at Draw_Line.sv(21): always construct contains both blocking and non-blocking assignments" {  } { { "nios_mtl/synthesis/submodules/Draw_Line.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/nios_mtl/synthesis/submodules/Draw_Line.sv" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461097044655 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE0_NANO.sv(207) " "Verilog HDL information at DE0_NANO.sv(207): always construct contains both blocking and non-blocking assignments" {  } { { "DE0_NANO.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/DE0_NANO.sv" 207 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461097044702 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" qbert_map_color.sv(404) " "Verilog HDL syntax error at qbert_map_color.sv(404) near text \"(\";  expecting \";\"" {  } { { "19_4_ip/qbert_map_color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/19_4_ip/qbert_map_color.sv" 404 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1461097044717 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Qbert_Map_Color qbert_map_color.sv(5) " "Ignored design unit \"Qbert_Map_Color\" at qbert_map_color.sv(5) due to previous errors" {  } { { "19_4_ip/qbert_map_color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/19_4_ip/qbert_map_color.sv" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1461097044717 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "in_game_RGB qbert_map_color.sv(515) " "Ignored design unit \"in_game_RGB\" at qbert_map_color.sv(515) due to previous errors" {  } { { "19_4_ip/qbert_map_color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/19_4_ip/qbert_map_color.sv" 515 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1461097044717 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hitbox_top_generator qbert_map_color.sv(589) " "Ignored design unit \"hitbox_top_generator\" at qbert_map_color.sv(589) due to previous errors" {  } { { "19_4_ip/qbert_map_color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/19_4_ip/qbert_map_color.sv" 589 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1461097044717 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "monster_position qbert_map_color.sv(608) " "Ignored design unit \"monster_position\" at qbert_map_color.sv(608) due to previous errors" {  } { { "19_4_ip/qbert_map_color.sv" "" { Text "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/19_4_ip/qbert_map_color.sv" 608 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1461097044717 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 5 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461097044733 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 19 22:17:24 2016 " "Processing ended: Tue Apr 19 22:17:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461097044733 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461097044733 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461097044733 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461097044733 ""}
