
---------- Begin Simulation Statistics ----------
host_inst_rate                                 224715                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380388                       # Number of bytes of host memory used
host_seconds                                    89.00                       # Real time elapsed on the host
host_tick_rate                              253340376                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022548                       # Number of seconds simulated
sim_ticks                                 22547772000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4693993                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 31927.444132                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 26268.068380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4267942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    13602719500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.090765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               426051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            290454                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3561845000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028887                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135596                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 53328.342207                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 57318.887079                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2093516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   10352204446                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.084857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              194122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           121921                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4138480966                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72201                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 31197.612006                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.031025                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           91290                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2848030000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6981631                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 38626.196152                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 37056.964085                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6361458                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     23954923946                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.088829                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                620173                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             412375                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   7700325966                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029763                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997040                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.968494                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6981631                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 38626.196152                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 37056.964085                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6361458                       # number of overall hits
system.cpu.dcache.overall_miss_latency    23954923946                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.088829                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               620173                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            412375                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   7700325966                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029763                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207797                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167902                       # number of replacements
system.cpu.dcache.sampled_refs                 168926                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.968494                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6424429                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525085945000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72162                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13232538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 68552.721088                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 66215.217391                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13232244                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20154500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  294                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                63                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15229500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        82600                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               57282.441558                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       413000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13232538                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 68552.721088                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 66215.217391                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13232244                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20154500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   294                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 63                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15229500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206878                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.921292                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13232538                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 68552.721088                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 66215.217391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13232244                       # number of overall hits
system.cpu.icache.overall_miss_latency       20154500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  294                       # number of overall misses
system.cpu.icache.overall_mshr_hits                63                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15229500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.921292                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13232244                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 48121.465338                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      3154265810                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 65548                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     57296.496007                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 61333.619388                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         6531                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1535431500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.804045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      26798                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   12232                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       893385500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.437037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 14566                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135828                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       71178.057234                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  62318.635906                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         102072                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             2402686500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.248520                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        33756                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      5926                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        1734203000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.204877                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   27828                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38872                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    62322.018188                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 46528.105063                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2422581491                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38872                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1808640500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38872                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72162                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72162                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.754100                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169157                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        65034.811903                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   61980.197669                       # average overall mshr miss latency
system.l2.demand_hits                          108603                       # number of demand (read+write) hits
system.l2.demand_miss_latency              3938118000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.357975                       # miss rate for demand accesses
system.l2.demand_misses                         60554                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      18158                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         2627588500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.250619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    42394                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.257952                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.227923                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4226.291744                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3734.295809                       # Average occupied blocks per context
system.l2.overall_accesses                     169157                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       65034.811903                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  53564.454151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         108603                       # number of overall hits
system.l2.overall_miss_latency             3938118000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.357975                       # miss rate for overall accesses
system.l2.overall_misses                        60554                       # number of overall misses
system.l2.overall_mshr_hits                     18158                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        5781854310                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.638117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  107942                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.554540                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         36349                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        41561                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       141231                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            83278                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        16392                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          77623                       # number of replacements
system.l2.sampled_refs                          87263                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7960.587553                       # Cycle average of tags in use
system.l2.total_refs                           153068                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            42835                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31346710                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1730953                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1812125                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51320                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1818521                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1834062                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7540                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       225013                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12164967                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.825158                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.854719                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9244325     75.99%     75.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       738476      6.07%     82.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       568591      4.67%     86.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       484276      3.98%     90.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       391073      3.21%     93.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        84497      0.69%     94.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78355      0.64%     95.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       350361      2.88%     98.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       225013      1.85%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12164967                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        51213                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6914106                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.374883                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.374883                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1087688                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7620                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     22164251                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7221034                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3801163                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1242724                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          448                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        55081                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4727041                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4537779                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189262                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3526974                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3340359                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186615                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1200067                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197420                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2647                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1834062                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3227998                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7737153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        43767                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             27329854                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        756135                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.133398                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3228192                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1738493                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.987794                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     13407691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.038371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.187420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8898563     66.37%     66.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         581369      4.34%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          48383      0.36%     71.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37485      0.28%     71.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         553105      4.13%     75.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43381      0.32%     75.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         486470      3.63%     79.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         880361      6.57%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1878574     14.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     13407691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                341142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1028980                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73327                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.132918                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6014819                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336598                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7689103                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14338246                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812516                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6247516                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.042870                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14540972                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62069                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        411835                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4903940                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       107600                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1857705                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17091728                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4678221                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       294552                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15576302                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          865                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1242724                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10003                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1006644                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1565                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64689                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1960047                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       561318                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64689                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4792                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57277                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.727335                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.727335                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7872682     49.60%     49.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4195      0.03%     49.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     49.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865705      5.45%     55.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3372      0.02%     55.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     55.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1019461      6.42%     61.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          666      0.00%     61.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4753707     29.95%     91.49% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350987      8.51%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15870856                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        55812                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003517                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          768      1.38%      1.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          204      0.37%      1.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.74% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42906     76.88%     78.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            7      0.01%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     78.63% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        11205     20.08%     98.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          722      1.29%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     13407691                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.183713                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.811376                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7996343     59.64%     59.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1642134     12.25%     71.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       710865      5.30%     77.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1191278      8.89%     86.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       905635      6.75%     92.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       254445      1.90%     94.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       617759      4.61%     99.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        82017      0.61%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7215      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     13407691                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.154342                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17018401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15870856                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6938169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10393                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3379844                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3228028                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3227998                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985640                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       998768                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4903940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1857705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13748833                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       825381                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21363                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7315422                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       242565                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         4553                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     30748618                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     21668840                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14995907                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3760544                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1242724                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       263619                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7956444                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       442186                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  5902                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
