# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/Shihab/Documents/Cpen 311/Lab4_template_de1soc_part3/template_de1soc/ksa_verilog.sv}
