
*** Running vivado
    with args -log kr260_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source kr260_wrapper.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jul 20 16:06:43 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source kr260_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1397.750 ; gain = 0.023 ; free physical = 2723 ; free virtual = 17859
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/notblackmagic/204E9A0601A72D11/Projects/Personal/PervasiveAI/Software/DPUCZDX8G_VAI_v3.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/notblackmagic/Documents/DPUCZDX8G_VAI_v3.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top kr260_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2352.102 ; gain = 0.000 ; free physical = 1547 ; free virtual = 16885
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_1_0/kr260_axi_uartlite_1_0_board.xdc] for cell 'kr260_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_1_0/kr260_axi_uartlite_1_0_board.xdc] for cell 'kr260_i/axi_uartlite_1/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_4_0/kr260_axi_uartlite_4_0.xdc] for cell 'kr260_i/axi_uartlite_4/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_4_0/kr260_axi_uartlite_4_0.xdc] for cell 'kr260_i/axi_uartlite_4/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_4_0/kr260_axi_uartlite_4_0_board.xdc] for cell 'kr260_i/axi_uartlite_4/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_4_0/kr260_axi_uartlite_4_0_board.xdc] for cell 'kr260_i/axi_uartlite_4/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_timer_4_0/kr260_axi_timer_4_0.xdc] for cell 'kr260_i/axi_timer_4/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_timer_4_0/kr260_axi_timer_4_0.xdc] for cell 'kr260_i/axi_timer_4/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_timer_2_2/kr260_axi_timer_2_2.xdc] for cell 'kr260_i/axi_timer_3/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_timer_2_2/kr260_axi_timer_2_2.xdc] for cell 'kr260_i/axi_timer_3/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_timer_2_1/kr260_axi_timer_2_1.xdc] for cell 'kr260_i/axi_timer_2/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_timer_2_1/kr260_axi_timer_2_1.xdc] for cell 'kr260_i/axi_timer_2/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_timer_0_2/kr260_axi_timer_0_2.xdc] for cell 'kr260_i/axi_timer_1/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_timer_0_2/kr260_axi_timer_0_2.xdc] for cell 'kr260_i/axi_timer_1/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_timer_0_1/kr260_axi_timer_0_1.xdc] for cell 'kr260_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_timer_0_1/kr260_axi_timer_0_1.xdc] for cell 'kr260_i/axi_timer_0/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_iic_3_0/kr260_axi_iic_3_0_board.xdc] for cell 'kr260_i/axi_iic_3/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_iic_3_0/kr260_axi_iic_3_0_board.xdc] for cell 'kr260_i/axi_iic_3/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_3_0/kr260_axi_uartlite_3_0.xdc] for cell 'kr260_i/axi_uartlite_3/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_3_0/kr260_axi_uartlite_3_0.xdc] for cell 'kr260_i/axi_uartlite_3/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_3_0/kr260_axi_uartlite_3_0_board.xdc] for cell 'kr260_i/axi_uartlite_3/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_3_0/kr260_axi_uartlite_3_0_board.xdc] for cell 'kr260_i/axi_uartlite_3/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_2_0/kr260_axi_uartlite_2_0.xdc] for cell 'kr260_i/axi_uartlite_2/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_2_0/kr260_axi_uartlite_2_0.xdc] for cell 'kr260_i/axi_uartlite_2/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_2_0/kr260_axi_uartlite_2_0_board.xdc] for cell 'kr260_i/axi_uartlite_2/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_2_0/kr260_axi_uartlite_2_0_board.xdc] for cell 'kr260_i/axi_uartlite_2/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_gpio_0_1/kr260_axi_gpio_0_1.xdc] for cell 'kr260_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_gpio_0_1/kr260_axi_gpio_0_1.xdc] for cell 'kr260_i/axi_gpio_0/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_gpio_0_1/kr260_axi_gpio_0_1_board.xdc] for cell 'kr260_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_gpio_0_1/kr260_axi_gpio_0_1_board.xdc] for cell 'kr260_i/axi_gpio_0/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_1_0/kr260_axi_uartlite_1_0.xdc] for cell 'kr260_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_1_0/kr260_axi_uartlite_1_0.xdc] for cell 'kr260_i/axi_uartlite_1/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_zynq_ultra_ps_e_0_0/kr260_zynq_ultra_ps_e_0_0.xdc] for cell 'kr260_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_zynq_ultra_ps_e_0_0/kr260_zynq_ultra_ps_e_0_0.xdc] for cell 'kr260_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_iic_2_0/kr260_axi_iic_2_0_board.xdc] for cell 'kr260_i/axi_iic_2/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_iic_2_0/kr260_axi_iic_2_0_board.xdc] for cell 'kr260_i/axi_iic_2/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_0_1/kr260_axi_uartlite_0_1.xdc] for cell 'kr260_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_0_1/kr260_axi_uartlite_0_1.xdc] for cell 'kr260_i/axi_uartlite_0/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_0_1/kr260_axi_uartlite_0_1_board.xdc] for cell 'kr260_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_uartlite_0_1/kr260_axi_uartlite_0_1_board.xdc] for cell 'kr260_i/axi_uartlite_0/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_iic_1_0/kr260_axi_iic_1_0_board.xdc] for cell 'kr260_i/axi_iic_1/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_iic_1_0/kr260_axi_iic_1_0_board.xdc] for cell 'kr260_i/axi_iic_1/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_iic_0_1/kr260_axi_iic_0_1_board.xdc] for cell 'kr260_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_iic_0_1/kr260_axi_iic_0_1_board.xdc] for cell 'kr260_i/axi_iic_0/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_intc_0_0/kr260_axi_intc_0_0.xdc] for cell 'kr260_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_intc_0_0/kr260_axi_intc_0_0.xdc] for cell 'kr260_i/axi_intc_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kr260_proc_sys_reset_2_0'. The XDC file /home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_proc_sys_reset_2_0/kr260_proc_sys_reset_2_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kr260_proc_sys_reset_2_0'. The XDC file /home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_proc_sys_reset_2_0/kr260_proc_sys_reset_2_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kr260_proc_sys_reset_1_0'. The XDC file /home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_proc_sys_reset_1_0/kr260_proc_sys_reset_1_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kr260_proc_sys_reset_1_0'. The XDC file /home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_proc_sys_reset_1_0/kr260_proc_sys_reset_1_0_board.xdc will not be read for any cell of this module.
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_proc_sys_reset_0_0/kr260_proc_sys_reset_0_0.xdc] for cell 'kr260_i/proc_sys_reset_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_proc_sys_reset_0_0/kr260_proc_sys_reset_0_0.xdc:50]
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_proc_sys_reset_0_0/kr260_proc_sys_reset_0_0.xdc] for cell 'kr260_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_proc_sys_reset_0_0/kr260_proc_sys_reset_0_0_board.xdc] for cell 'kr260_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_proc_sys_reset_0_0/kr260_proc_sys_reset_0_0_board.xdc] for cell 'kr260_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_clk_wiz_0_0/kr260_clk_wiz_0_0.xdc] for cell 'kr260_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_clk_wiz_0_0/kr260_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_clk_wiz_0_0/kr260_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3266.324 ; gain = 858.625 ; free physical = 857 ; free virtual = 16218
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_clk_wiz_0_0/kr260_clk_wiz_0_0.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_clk_wiz_0_0/kr260_clk_wiz_0_0.xdc] for cell 'kr260_i/clk_wiz_0/inst'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_clk_wiz_0_0/kr260_clk_wiz_0_0_board.xdc] for cell 'kr260_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_clk_wiz_0_0/kr260_clk_wiz_0_0_board.xdc] for cell 'kr260_i/clk_wiz_0/inst'
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.srcs/constrs_1/new/fan_pinout.xdc]
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.srcs/constrs_1/new/fan_pinout.xdc]
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.srcs/constrs_1/new/pixhawk_pinout.xdc]
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.srcs/constrs_1/new/pixhawk_pinout.xdc]
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.srcs/constrs_1/new/rpi_pinout.xdc]
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.srcs/constrs_1/new/rpi_pinout.xdc]
Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_intc_0_0/kr260_axi_intc_0_0_clocks.xdc] for cell 'kr260_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.gen/sources_1/bd/kr260/ip/kr260_axi_intc_0_0/kr260_axi_intc_0_0_clocks.xdc] for cell 'kr260_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 3 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3266.340 ; gain = 0.000 ; free physical = 829 ; free virtual = 16219
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 6 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 40 instances

13 Infos, 2 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3266.340 ; gain = 1852.590 ; free physical = 829 ; free virtual = 16219
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3266.340 ; gain = 0.000 ; free physical = 817 ; free virtual = 16207

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 321a7499e

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3266.340 ; gain = 0.000 ; free physical = 812 ; free virtual = 16203

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 321a7499e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 491 ; free virtual = 15890

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 321a7499e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 491 ; free virtual = 15890
Phase 1 Initialization | Checksum: 321a7499e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 491 ; free virtual = 15890

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 321a7499e

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15889

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 321a7499e

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15889
Phase 2 Timer Update And Timing Data Collection | Checksum: 321a7499e

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15889

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 22 pins
INFO: [Opt 31-138] Pushed 25 inverter(s) to 1545 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1fb59749f

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15889
Retarget | Checksum: 1fb59749f
INFO: [Opt 31-389] Phase Retarget created 45 cells and removed 398 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1fb59749f

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15889
Constant propagation | Checksum: 1fb59749f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2640bd689

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15886
Sweep | Checksum: 2640bd689
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 2640bd689

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15886
BUFG optimization | Checksum: 2640bd689
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2640bd689

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15886
Shift Register Optimization | Checksum: 2640bd689
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2640bd689

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15886
Post Processing Netlist | Checksum: 2640bd689
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 235d5aa4c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15886

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15886
Phase 9.2 Verifying Netlist Connectivity | Checksum: 235d5aa4c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15886
Phase 9 Finalization | Checksum: 235d5aa4c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15886
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              45  |             398  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               3  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 235d5aa4c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15886

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 235d5aa4c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15886

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 235d5aa4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15886

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15886
Ending Netlist Obfuscation Task | Checksum: 235d5aa4c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3586.066 ; gain = 0.000 ; free physical = 489 ; free virtual = 15886
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 2 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3586.066 ; gain = 319.727 ; free physical = 489 ; free virtual = 15886
INFO: [Vivado 12-24828] Executing command : report_drc -file kr260_wrapper_drc_opted.rpt -pb kr260_wrapper_drc_opted.pb -rpx kr260_wrapper_drc_opted.rpx
Command: report_drc -file kr260_wrapper_drc_opted.rpt -pb kr260_wrapper_drc_opted.pb -rpx kr260_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.runs/impl_1/kr260_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 4465.852 ; gain = 879.785 ; free physical = 199 ; free virtual = 15058
generate_parallel_reports: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 4465.852 ; gain = 879.785 ; free physical = 199 ; free virtual = 15058
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 199 ; free virtual = 15058
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 199 ; free virtual = 15058
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 197 ; free virtual = 15059
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 195 ; free virtual = 15063
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 195 ; free virtual = 15063
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 192 ; free virtual = 15064
Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 191 ; free virtual = 15066
INFO: [Common 17-1381] The checkpoint '/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.runs/impl_1/kr260_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 166 ; free virtual = 15046
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ad9b6cd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 166 ; free virtual = 15046
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 166 ; free virtual = 15046

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1dbcab923

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 160 ; free virtual = 15045

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23e8ad22d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 139 ; free virtual = 15027

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23e8ad22d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 139 ; free virtual = 15027
Phase 1 Placer Initialization | Checksum: 23e8ad22d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 138 ; free virtual = 15027

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2a08d329f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 131 ; free virtual = 15023

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2a08d329f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4465.852 ; gain = 0.000 ; free physical = 235 ; free virtual = 15075

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2a08d329f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4645.852 ; gain = 180.000 ; free physical = 140 ; free virtual = 14867

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 24d63d0f7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4661.859 ; gain = 196.008 ; free physical = 127 ; free virtual = 14856

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 24d63d0f7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4661.859 ; gain = 196.008 ; free physical = 127 ; free virtual = 14856
Phase 2.1.1 Partition Driven Placement | Checksum: 24d63d0f7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4661.859 ; gain = 196.008 ; free physical = 126 ; free virtual = 14855
Phase 2.1 Floorplanning | Checksum: 29cb583a4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4661.859 ; gain = 196.008 ; free physical = 126 ; free virtual = 14855

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 29cb583a4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4661.859 ; gain = 196.008 ; free physical = 126 ; free virtual = 14855

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 29cb583a4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4661.859 ; gain = 196.008 ; free physical = 125 ; free virtual = 14854

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 21292eeb4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 4750.883 ; gain = 285.031 ; free physical = 223 ; free virtual = 14719

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 180 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 76 nets or LUTs. Breaked 0 LUT, combined 76 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 16 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 16 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4750.883 ; gain = 0.000 ; free physical = 221 ; free virtual = 14720
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4750.883 ; gain = 0.000 ; free physical = 220 ; free virtual = 14728

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             76  |                    76  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             76  |                    77  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 250349373

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 4750.883 ; gain = 285.031 ; free physical = 220 ; free virtual = 14729
Phase 2.4 Global Placement Core | Checksum: 29273c519

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 4750.883 ; gain = 285.031 ; free physical = 159 ; free virtual = 14683
Phase 2 Global Placement | Checksum: 29273c519

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 4750.883 ; gain = 285.031 ; free physical = 159 ; free virtual = 14682

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 283953544

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 151 ; free virtual = 14681

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 264710d8a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 146 ; free virtual = 14682

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 210a971ce

Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 130 ; free virtual = 14670

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 20ae7e93f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 126 ; free virtual = 14669
Phase 3.3.2 Slice Area Swap | Checksum: 20ae7e93f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 126 ; free virtual = 14670
Phase 3.3 Small Shape DP | Checksum: 2383a9d37

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 223 ; free virtual = 14722

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 279644f35

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 204 ; free virtual = 14708

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2647c302b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 204 ; free virtual = 14710
Phase 3 Detail Placement | Checksum: 2647c302b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 203 ; free virtual = 14712

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 3095d23cd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.842 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 220aa166c

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4757.883 ; gain = 0.000 ; free physical = 195 ; free virtual = 14606
INFO: [Place 46-35] Processed net kr260_i/proc_sys_reset_1/U0/peripheral_aresetn[0], inserted BUFG to drive 1084 loads.
INFO: [Place 46-45] Replicated bufg driver kr260_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2db928b20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4757.883 ; gain = 0.000 ; free physical = 160 ; free virtual = 14586
Phase 4.1.1.1 BUFG Insertion | Checksum: 2b00b487a

Time (s): cpu = 00:01:17 ; elapsed = 00:01:02 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 160 ; free virtual = 14587

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.842. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 269e66bf5

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 149 ; free virtual = 14582

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 149 ; free virtual = 14582
Phase 4.1 Post Commit Optimization | Checksum: 269e66bf5

Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 143 ; free virtual = 14577
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4757.883 ; gain = 0.000 ; free physical = 156 ; free virtual = 14372

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26fb0a793

Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 154 ; free virtual = 14370

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26fb0a793

Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 152 ; free virtual = 14369
Phase 4.3 Placer Reporting | Checksum: 26fb0a793

Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 151 ; free virtual = 14368

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4757.883 ; gain = 0.000 ; free physical = 151 ; free virtual = 14369

Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 151 ; free virtual = 14369
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 269e2f9e3

Time (s): cpu = 00:01:29 ; elapsed = 00:01:12 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 149 ; free virtual = 14366
Ending Placer Task | Checksum: 267dc3714

Time (s): cpu = 00:01:29 ; elapsed = 00:01:12 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 140 ; free virtual = 14358
75 Infos, 8 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:15 . Memory (MB): peak = 4757.883 ; gain = 292.031 ; free physical = 140 ; free virtual = 14359
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file kr260_wrapper_utilization_placed.rpt -pb kr260_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file kr260_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.91 . Memory (MB): peak = 4757.883 ; gain = 0.000 ; free physical = 189 ; free virtual = 14375
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file kr260_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.46 . Memory (MB): peak = 4757.883 ; gain = 0.000 ; free physical = 197 ; free virtual = 14384
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 197 ; free virtual = 14388
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 221 ; free virtual = 14447
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 221 ; free virtual = 14447
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 316 ; free virtual = 14554
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 314 ; free virtual = 14552
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 309 ; free virtual = 14552
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 306 ; free virtual = 14551
INFO: [Common 17-1381] The checkpoint '/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.runs/impl_1/kr260_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 138 ; free virtual = 14393
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 5.848 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 8 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 136 ; free virtual = 14394
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 182 ; free virtual = 14337
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 182 ; free virtual = 14337
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 177 ; free virtual = 14333
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 176 ; free virtual = 14333
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 172 ; free virtual = 14332
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 171 ; free virtual = 14331
INFO: [Common 17-1381] The checkpoint '/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.runs/impl_1/kr260_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: edeb5dfa ConstDB: 0 ShapeSum: ae0f1730 RouteDB: cbe1c1ea
Nodegraph reading from file.  Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 137 ; free virtual = 14275
Post Restoration Checksum: NetGraph: 6602c87a | NumContArr: 3005b26e | Constraints: 937014e9 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1ec218a6e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 153 ; free virtual = 14297

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1ec218a6e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 153 ; free virtual = 14297

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ec218a6e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 153 ; free virtual = 14298

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 227bf84a2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 153 ; free virtual = 14299

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c330caa0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 166 ; free virtual = 14323
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.012  | TNS=0.000  | WHS=0.007  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7533
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6059
  Number of Partially Routed Nets     = 1474
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c0d5a341

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 168 ; free virtual = 14329

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1c0d5a341

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 168 ; free virtual = 14329

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 19c3e9b32

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 245 ; free virtual = 14411
Phase 4 Initial Routing | Checksum: 2529f9572

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 226 ; free virtual = 14393

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1167
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.359  | TNS=0.000  | WHS=-0.019 | THS=-0.051 |

Phase 5.1 Global Iteration 0 | Checksum: fd91be49

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 168 ; free virtual = 14347

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 1da25d942

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 168 ; free virtual = 14347
Phase 5 Rip-up And Reroute | Checksum: 1da25d942

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 168 ; free virtual = 14347

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.359  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.359  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 2188a7f43

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 167 ; free virtual = 14347

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2188a7f43

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 167 ; free virtual = 14347
Phase 6 Delay and Skew Optimization | Checksum: 2188a7f43

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 167 ; free virtual = 14347

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.359  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 19fb40aed

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 167 ; free virtual = 14347
Phase 7 Post Hold Fix | Checksum: 19fb40aed

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 167 ; free virtual = 14347

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.836796 %
  Global Horizontal Routing Utilization  = 0.709391 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 19fb40aed

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 167 ; free virtual = 14347

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19fb40aed

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 167 ; free virtual = 14347

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19fb40aed

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 167 ; free virtual = 14347

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 19fb40aed

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 167 ; free virtual = 14347

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 19fb40aed

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 167 ; free virtual = 14347

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.359  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 19fb40aed

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 167 ; free virtual = 14347
Total Elapsed time in route_design: 24.82 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 24cf2c481

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 167 ; free virtual = 14347
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 24cf2c481

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 167 ; free virtual = 14347

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 8 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 167 ; free virtual = 14347
INFO: [Vivado 12-24828] Executing command : report_drc -file kr260_wrapper_drc_routed.rpt -pb kr260_wrapper_drc_routed.pb -rpx kr260_wrapper_drc_routed.rpx
Command: report_drc -file kr260_wrapper_drc_routed.rpt -pb kr260_wrapper_drc_routed.pb -rpx kr260_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.runs/impl_1/kr260_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file kr260_wrapper_methodology_drc_routed.rpt -pb kr260_wrapper_methodology_drc_routed.pb -rpx kr260_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file kr260_wrapper_methodology_drc_routed.rpt -pb kr260_wrapper_methodology_drc_routed.pb -rpx kr260_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.runs/impl_1/kr260_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file kr260_wrapper_timing_summary_routed.rpt -pb kr260_wrapper_timing_summary_routed.pb -rpx kr260_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file kr260_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file kr260_wrapper_route_status.rpt -pb kr260_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file kr260_wrapper_bus_skew_routed.rpt -pb kr260_wrapper_bus_skew_routed.pb -rpx kr260_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file kr260_wrapper_power_routed.rpt -pb kr260_wrapper_power_summary_routed.pb -rpx kr260_wrapper_power_routed.rpx
Command: report_power -file kr260_wrapper_power_routed.rpt -pb kr260_wrapper_power_summary_routed.pb -rpx kr260_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
122 Infos, 8 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file kr260_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 179 ; free virtual = 14279
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 179 ; free virtual = 14281
Wrote PlaceDB: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.7 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 122 ; free virtual = 14254
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 122 ; free virtual = 14254
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 119 ; free virtual = 14254
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 118 ; free virtual = 14254
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 164 ; free virtual = 14259
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 163 ; free virtual = 14258
INFO: [Common 17-1381] The checkpoint '/home/notblackmagic/Documents/Vivado/TestPixhawk/TestPixhawk.runs/impl_1/kr260_wrapper_routed.dcp' has been generated.

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

Command: write_bitstream -force kr260_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 40676448 bits.
Writing bitstream ./kr260_wrapper.bit...
Writing bitstream ./kr260_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 10 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 4772.867 ; gain = 0.000 ; free physical = 154 ; free virtual = 14236
INFO: [Common 17-206] Exiting Vivado at Sat Jul 20 16:10:15 2024...
