#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 26 00:17:35 2021
# Process ID: 4952
# Current directory: D:/Documents/Vivado/VLSI/Receveur/Receveur.runs/synth_1
# Command line: vivado.exe -log UART_receiver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_receiver.tcl
# Log file: D:/Documents/Vivado/VLSI/Receveur/Receveur.runs/synth_1/UART_receiver.vds
# Journal file: D:/Documents/Vivado/VLSI/Receveur/Receveur.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UART_receiver.tcl -notrace
Command: synth_design -top UART_receiver -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 450.516 ; gain = 95.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_receiver' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/UART_receiver.vhd:14]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rdc_Nbits' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:5' bound to instance 'rdc' of component 'rdc_Nbits' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/UART_receiver.vhd:247]
INFO: [Synth 8-638] synthesizing module 'rdc_Nbits' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:14]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'r0' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:42]
INFO: [Synth 8-638] synthesizing module 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'reg_1bit' (1#1) [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:12]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'ri' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:49]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'rEnd' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'rdc_Nbits' (2#1) [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:14]
INFO: [Synth 8-3491] module 'compt_sync' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:4' bound to instance 'compt_send_bit' of component 'compt_sync' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/UART_receiver.vhd:255]
INFO: [Synth 8-638] synthesizing module 'compt_sync' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:11]
INFO: [Synth 8-3491] module 'Adder_8bits' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder_8bits.vhd:5' bound to instance 'Adder0' of component 'Adder_8bits' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Adder_8bits' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder_8bits.vhd:13]
INFO: [Synth 8-3491] module 'Adder' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder.vhd:4' bound to instance 'Adder0' of component 'Adder' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder_8bits.vhd:26]
INFO: [Synth 8-638] synthesizing module 'Adder' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Adder' (3#1) [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder.vhd:12]
INFO: [Synth 8-3491] module 'Adder' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder.vhd:4' bound to instance 'Adder1' of component 'Adder' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder_8bits.vhd:33]
INFO: [Synth 8-3491] module 'Adder' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder.vhd:4' bound to instance 'Adder2' of component 'Adder' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder_8bits.vhd:40]
INFO: [Synth 8-3491] module 'Adder' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder.vhd:4' bound to instance 'Adder3' of component 'Adder' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder_8bits.vhd:47]
INFO: [Synth 8-3491] module 'Adder' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder.vhd:4' bound to instance 'Adder4' of component 'Adder' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder_8bits.vhd:54]
INFO: [Synth 8-3491] module 'Adder' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder.vhd:4' bound to instance 'Adder5' of component 'Adder' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder_8bits.vhd:61]
INFO: [Synth 8-3491] module 'Adder' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder.vhd:4' bound to instance 'Adder6' of component 'Adder' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder_8bits.vhd:68]
INFO: [Synth 8-3491] module 'Adder' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder.vhd:4' bound to instance 'Adder7' of component 'Adder' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder_8bits.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Adder_8bits' (4#1) [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder_8bits.vhd:13]
INFO: [Synth 8-3491] module 'Adder_8bits' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/Adder_8bits.vhd:5' bound to instance 'Adder1' of component 'Adder_8bits' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:51]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg0' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:59]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg1' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:65]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg2' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:71]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg3' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:77]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg4' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:83]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg5' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:89]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg6' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:95]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg7' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:101]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg8' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:107]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg9' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:113]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg10' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:119]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg11' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:125]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg12' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:131]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg13' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:137]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg14' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:143]
INFO: [Synth 8-3491] module 'reg_1bit' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/reg_1bit.vhd:4' bound to instance 'reg15' of component 'reg_1bit' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'compt_sync' (5#1) [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/compt_sync.vhd:11]
INFO: [Synth 8-3491] module 'cmp_16bits' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/cmp_16bits.vhd:6' bound to instance 'comp_0' of component 'cmp_16bits' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/UART_receiver.vhd:262]
INFO: [Synth 8-638] synthesizing module 'cmp_16bits' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/cmp_16bits.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'cmp_16bits' (6#1) [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/cmp_16bits.vhd:12]
INFO: [Synth 8-3491] module 'cmp_16bits' declared at 'D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/cmp_16bits.vhd:6' bound to instance 'comp_1' of component 'cmp_16bits' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/UART_receiver.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'UART_receiver' (7#1) [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/UART_receiver.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 506.801 ; gain = 152.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 506.801 ; gain = 152.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 506.801 ; gain = 152.273
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/constrs_1/new/constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 859.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 859.586 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 859.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 859.586 ; gain = 505.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 859.586 ; gain = 505.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 859.586 ; gain = 505.059
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'byte_receive_reg' in module 'UART_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'etat_reg' in module 'UART_receiver'
INFO: [Synth 8-5544] ROM "DATA_OUT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_READY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_receive" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_receive" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_receive" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_receive" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RESET_COMPTEUR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EN_COMPTEUR" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NewCycleComplete" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'OUTPUT_reg' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/rdc_Nbits.vhd:36]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 attente |                             0000 |                             0000
       recuperation_bit0 |                             0001 |                             0011
       recuperation_bit1 |                             0010 |                             0100
       recuperation_bit2 |                             0011 |                             0101
       recuperation_bit3 |                             0100 |                             0110
       recuperation_bit4 |                             0101 |                             0111
       recuperation_bit5 |                             0110 |                             1000
       recuperation_bit6 |                             0111 |                             1001
       recuperation_bit7 |                             1000 |                             1010
                 bit_fin |                             1001 |                             0010
                     fin |                             1010 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etat_reg' using encoding 'sequential' in module 'UART_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 attente |                            00001 |                              000
                   byte1 |                            00010 |                              001
                   byte2 |                            00100 |                              010
                   byte3 |                            01000 |                              011
                   byte4 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'byte_receive_reg' using encoding 'one-hot' in module 'UART_receiver'
WARNING: [Synth 8-327] inferring latch for variable 'RESET_rdc_reg' [D:/Documents/Vivado/VLSI/Receveur/Receveur.srcs/sources_1/new/UART_receiver.vhd:133]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 859.586 ; gain = 505.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 53    
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_receiver 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module reg_1bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (rdc/OUTPUT_reg[0]) is unused and will be removed from module UART_receiver.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 859.586 ; gain = 505.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 859.770 ; gain = 505.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 859.844 ; gain = 505.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 879.641 ; gain = 525.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 879.641 ; gain = 525.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 879.641 ; gain = 525.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 879.641 ; gain = 525.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 879.641 ; gain = 525.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 879.641 ; gain = 525.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 879.641 ; gain = 525.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     3|
|2     |LUT1 |     2|
|3     |LUT2 |    37|
|4     |LUT3 |     9|
|5     |LUT4 |     6|
|6     |LUT5 |    12|
|7     |LUT6 |    24|
|8     |FDCE |    88|
|9     |FDPE |     1|
|10    |FDRE |     4|
|11    |LD   |    32|
|12    |IBUF |     3|
|13    |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------+------------+------+
|      |Instance                   |Module      |Cells |
+------+---------------------------+------------+------+
|1     |top                        |            |   253|
|2     |  compt_send_bit           |compt_sync  |    57|
|3     |    reg0                   |reg_1bit_31 |     6|
|4     |    reg1                   |reg_1bit_32 |    13|
|5     |    reg10                  |reg_1bit_33 |     1|
|6     |    reg11                  |reg_1bit_34 |     2|
|7     |    reg12                  |reg_1bit_35 |     3|
|8     |    reg13                  |reg_1bit_36 |     1|
|9     |    reg14                  |reg_1bit_37 |     3|
|10    |    reg15                  |reg_1bit_38 |     1|
|11    |    reg2                   |reg_1bit_39 |     8|
|12    |    reg3                   |reg_1bit_40 |     3|
|13    |    reg4                   |reg_1bit_41 |     1|
|14    |    reg5                   |reg_1bit_42 |     2|
|15    |    reg6                   |reg_1bit_43 |     4|
|16    |    reg7                   |reg_1bit_44 |     6|
|17    |    reg8                   |reg_1bit_45 |     2|
|18    |    reg9                   |reg_1bit_46 |     1|
|19    |  rdc                      |rdc_Nbits   |    96|
|20    |    \rdc[0].inst0.r0       |reg_1bit    |     3|
|21    |    \rdc[10].insti.ri      |reg_1bit_0  |     2|
|22    |    \rdc[11].insti.ri      |reg_1bit_1  |     2|
|23    |    \rdc[12].insti.ri      |reg_1bit_2  |     2|
|24    |    \rdc[13].insti.ri      |reg_1bit_3  |     2|
|25    |    \rdc[14].insti.ri      |reg_1bit_4  |     2|
|26    |    \rdc[15].insti.ri      |reg_1bit_5  |     2|
|27    |    \rdc[16].insti.ri      |reg_1bit_6  |     2|
|28    |    \rdc[17].insti.ri      |reg_1bit_7  |     2|
|29    |    \rdc[18].insti.ri      |reg_1bit_8  |     2|
|30    |    \rdc[19].insti.ri      |reg_1bit_9  |     2|
|31    |    \rdc[1].insti.ri       |reg_1bit_10 |     2|
|32    |    \rdc[20].insti.ri      |reg_1bit_11 |     2|
|33    |    \rdc[21].insti.ri      |reg_1bit_12 |     2|
|34    |    \rdc[22].insti.ri      |reg_1bit_13 |     2|
|35    |    \rdc[23].insti.ri      |reg_1bit_14 |     2|
|36    |    \rdc[24].insti.ri      |reg_1bit_15 |     2|
|37    |    \rdc[25].insti.ri      |reg_1bit_16 |     2|
|38    |    \rdc[26].insti.ri      |reg_1bit_17 |     2|
|39    |    \rdc[27].insti.ri      |reg_1bit_18 |     2|
|40    |    \rdc[28].insti.ri      |reg_1bit_19 |     2|
|41    |    \rdc[29].insti.ri      |reg_1bit_20 |     2|
|42    |    \rdc[2].insti.ri       |reg_1bit_21 |     2|
|43    |    \rdc[30].insti.ri      |reg_1bit_22 |     2|
|44    |    \rdc[31].instEnd.rEnd  |reg_1bit_23 |     1|
|45    |    \rdc[3].insti.ri       |reg_1bit_24 |     2|
|46    |    \rdc[4].insti.ri       |reg_1bit_25 |     2|
|47    |    \rdc[5].insti.ri       |reg_1bit_26 |     2|
|48    |    \rdc[6].insti.ri       |reg_1bit_27 |     2|
|49    |    \rdc[7].insti.ri       |reg_1bit_28 |     2|
|50    |    \rdc[8].insti.ri       |reg_1bit_29 |     2|
|51    |    \rdc[9].insti.ri       |reg_1bit_30 |     2|
+------+---------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 879.641 ; gain = 525.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 879.641 ; gain = 172.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 879.641 ; gain = 525.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 31 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 882.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 1 instances
  LD => LDCE (inverted pins: G): 31 instances

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 882.418 ; gain = 540.516
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 882.418 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/Vivado/VLSI/Receveur/Receveur.runs/synth_1/UART_receiver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_receiver_utilization_synth.rpt -pb UART_receiver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 26 00:18:00 2021...
