{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740545129270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740545129271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 23:45:29 2025 " "Processing started: Tue Feb 25 23:45:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740545129271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1740545129271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 100TapLowpassFilter -c dsphdl_FIRFilter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 100TapLowpassFilter -c dsphdl_FIRFilter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1740545129271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1740545129744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1740545129744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file subfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 subFilter " "Found entity 1: subFilter" {  } { { "subFilter.v" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/subFilter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740545136116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740545136116 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LowpassFilter_tb.v(169) " "Verilog HDL warning at LowpassFilter_tb.v(169): extended using \"x\" or \"z\"" {  } { { "LowpassFilter_tb.v" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/LowpassFilter_tb.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1740545136128 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LowpassFilter_tb.v(166) " "Verilog HDL information at LowpassFilter_tb.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "LowpassFilter_tb.v" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/LowpassFilter_tb.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1740545136128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LowpassFilter_tb.v(180) " "Verilog HDL warning at LowpassFilter_tb.v(180): extended using \"x\" or \"z\"" {  } { { "LowpassFilter_tb.v" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/LowpassFilter_tb.v" 180 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1740545136128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LowpassFilter_tb.v(298) " "Verilog HDL warning at LowpassFilter_tb.v(298): extended using \"x\" or \"z\"" {  } { { "LowpassFilter_tb.v" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/LowpassFilter_tb.v" 298 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1740545136128 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LowpassFilter_tb.v(295) " "Verilog HDL information at LowpassFilter_tb.v(295): always construct contains both blocking and non-blocking assignments" {  } { { "LowpassFilter_tb.v" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/LowpassFilter_tb.v" 295 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1740545136128 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LowpassFilter_tb.v(329) " "Verilog HDL information at LowpassFilter_tb.v(329): always construct contains both blocking and non-blocking assignments" {  } { { "LowpassFilter_tb.v" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/LowpassFilter_tb.v" 329 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1740545136128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowpassfilter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lowpassfilter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowpassFilter_tb " "Found entity 1: LowpassFilter_tb" {  } { { "LowpassFilter_tb.v" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/LowpassFilter_tb.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740545136129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740545136129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowpassfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file lowpassfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowpassFilter " "Found entity 1: LowpassFilter" {  } { { "LowpassFilter.v" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/LowpassFilter.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740545136138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740545136138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtertapsystolicpreaddwvlin.v 1 1 " "Found 1 design units, including 1 entities, in source file filtertapsystolicpreaddwvlin.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterTapSystolicPreAddWvlIn " "Found entity 1: FilterTapSystolicPreAddWvlIn" {  } { { "FilterTapSystolicPreAddWvlIn.v" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/FilterTapSystolicPreAddWvlIn.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740545136149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740545136149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtercoef.v 1 1 " "Found 1 design units, including 1 entities, in source file filtercoef.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterCoef " "Found entity 1: FilterCoef" {  } { { "FilterCoef.v" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/FilterCoef.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740545136162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740545136162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.v 1 1 " "Found 1 design units, including 1 entities, in source file filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filter " "Found entity 1: Filter" {  } { { "Filter.v" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/Filter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740545136174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740545136174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsphdl_firfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file dsphdl_firfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsphdl_FIRFilter " "Found entity 1: dsphdl_FIRFilter" {  } { { "dsphdl_FIRFilter.v" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/dsphdl_FIRFilter.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740545136176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740545136176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dsphdl_FIRFilter " "Elaborating entity \"dsphdl_FIRFilter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1740545136237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Filter Filter:u_FilterBank " "Elaborating entity \"Filter\" for hierarchy \"Filter:u_FilterBank\"" {  } { { "dsphdl_FIRFilter.v" "u_FilterBank" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/dsphdl_FIRFilter.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740545136260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FilterCoef Filter:u_FilterBank\|FilterCoef:u_CoefTable_1 " "Elaborating entity \"FilterCoef\" for hierarchy \"Filter:u_FilterBank\|FilterCoef:u_CoefTable_1\"" {  } { { "Filter.v" "u_CoefTable_1" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/Filter.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740545136321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subFilter Filter:u_FilterBank\|subFilter:u_subFilter_1_re " "Elaborating entity \"subFilter\" for hierarchy \"Filter:u_FilterBank\|subFilter:u_subFilter_1_re\"" {  } { { "Filter.v" "u_subFilter_1_re" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/Filter.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740545136358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FilterTapSystolicPreAddWvlIn Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1 " "Elaborating entity \"FilterTapSystolicPreAddWvlIn\" for hierarchy \"Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\"" {  } { { "subFilter.v" "u_FilterTap_1" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/subFilter.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740545136425 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/output_files/dsphdl_FIRFilter.map.smsg " "Generated suppressed messages file C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/VerilogFilterArchtectureDesign/output_files/dsphdl_FIRFilter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1740545137183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740545137205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 23:45:37 2025 " "Processing ended: Tue Feb 25 23:45:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740545137205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740545137205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740545137205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1740545137205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740545206689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740545206689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 23:46:46 2025 " "Processing started: Tue Feb 25 23:46:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740545206689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1740545206689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp 100TapLowpassFilter -c dsphdl_FIRFilter --netlist_type=sgate " "Command: quartus_npp 100TapLowpassFilter -c dsphdl_FIRFilter --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1740545206689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1740545206863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740545207977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 23:46:47 2025 " "Processing ended: Tue Feb 25 23:46:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740545207977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740545207977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740545207977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1740545207977 ""}
