// --------------------------------------------------------------------
// >>>>>>>>>>>>>>>>>>>>>>>>> COPYRIGHT NOTICE <<<<<<<<<<<<<<<<<<<<<<<<<
// --------------------------------------------------------------------
// Copyright (c) 2005 by Lattice Semiconductor Corporation
// --------------------------------------------------------------------
//
//
//                     Lattice Semiconductor Corporation
//                     5555 NE Moore Court
//                     Hillsboro, OR 97214
//                     U.S.A.
//
//                     TEL: 1-800-Lattice  (USA and Canada)
//                          1-408-826-6000 (other locations)
//
//                     web: http://www.latticesemi.com/
//                     email: techsupport@latticesemi.com
//
// --------------------------------------------------------------------
//
// Simulation Library File for NEOPRIMS
//
// $Header: /home/dmsys/pvcs/RCSMigTest/rcs/verilog/pkg/versclibs/data/neoprims/RCS/NEOOR2.vmd,v 1.3 2005/05/19 18:23:53 pradeep Exp $ 
//
`timescale 1 ns / 100 ps
`celldefine

   module NEOOR2 (OUT, IN0, IN1) ;

      output OUT ;
      input IN0, IN1 ;

      or (OUT, IN0, IN1) ;

   specify

      specparam INDLYLH0     = 0:0:0,  INDLYLH1     = 0:0:0 ;
      specparam INDLYHL0     = 0:0:0,  INDLYHL1     = 0:0:0 ;
      specparam OUTDLYLH     = 0:0:0,  OUTDLYHL     = 0:0:0 ;
      specparam PWIN0HI      = 0:0:0,  PWIN0LO      = 0:0:0 ;
      specparam PWIN1HI      = 0:0:0,  PWIN1LO      = 0:0:0 ;

      (IN0 => OUT) = (INDLYLH0 +OUTDLYLH, INDLYHL0 +OUTDLYHL);
      (IN1 => OUT) = (INDLYLH1 +OUTDLYLH, INDLYHL1 +OUTDLYHL);

      $width(posedge IN0, PWIN0HI);
      $width(negedge IN0, PWIN0LO);
      $width(posedge IN1, PWIN1HI);
      $width(negedge IN1, PWIN1LO);

   endspecify
   endmodule
`endcelldefine
