#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun  2 16:00:51 2025
# Process ID: 15708
# Current directory: C:/Users/meraj/az_CA_arm/az_CA_arm.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/meraj/az_CA_arm/az_CA_arm.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/meraj/az_CA_arm/az_CA_arm.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:01:52 . Memory (MB): peak = 445.176 ; gain = 125.238
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 585.246 ; gain = 138.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:21]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ALU_1_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ALU_1_0/synth/design_1_ALU_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ALU_1_0' (2#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ALU_1_0/synth/design_1_ALU_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_Adder_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Adder_0_0_1/synth/design_1_Adder_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (3#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Adder_0_0' (4#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Adder_0_0_1/synth/design_1_Adder_0_0.v:58]
WARNING: [Synth 8-350] instance 'Adder_0' of module 'design_1_Adder_0_0' requires 5 connections, but only 4 given [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:126]
INFO: [Synth 8-6157] synthesizing module 'design_1_Adder_32_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Adder_32_0_0/synth/design_1_Adder_32_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Adder_32' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/adder_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Adder_32' (5#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/adder_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Adder_32_0_0' (6#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Adder_32_0_0/synth/design_1_Adder_32_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (7#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_0' (8#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_Condition_Check_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Condition_Check_0_0/synth/design_1_Condition_Check_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Condition_Check' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Condition_Check.v:1]
	Parameter EQ bound to: 4'b0000 
	Parameter NE bound to: 4'b0001 
	Parameter CS bound to: 4'b0010 
	Parameter CC bound to: 4'b0011 
	Parameter MI bound to: 4'b0100 
	Parameter PL bound to: 4'b0101 
	Parameter VS bound to: 4'b0110 
	Parameter VC bound to: 4'b0111 
	Parameter HI bound to: 4'b1000 
	Parameter LS bound to: 4'b1001 
	Parameter GE bound to: 4'b1010 
	Parameter LT bound to: 4'b1011 
	Parameter GT bound to: 4'b1100 
	Parameter LE bound to: 4'b1101 
	Parameter AL bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'Condition_Check' (9#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Condition_Check.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Condition_Check_0_0' (10#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Condition_Check_0_0/synth/design_1_Condition_Check_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_Control_Unit_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Control_Unit_0_0/synth/design_1_Control_Unit_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Controller_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (11#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Controller_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Control_Unit_0_0' (12#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Control_Unit_0_0/synth/design_1_Control_Unit_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_Execute_Memory_Stage_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Execute_Memory_Stage_0_0/synth/design_1_Execute_Memory_Stage_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Execute_Memory_Stage_Register' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Exe_Mem_Register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Execute_Memory_Stage_Register' (13#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Exe_Mem_Register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Execute_Memory_Stage_0_0' (14#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Execute_Memory_Stage_0_0/synth/design_1_Execute_Memory_Stage_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_ForwardingUnit_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ForwardingUnit_0_0/synth/design_1_ForwardingUnit_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/ForwardingUnit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (15#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/ForwardingUnit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ForwardingUnit_0_0' (16#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ForwardingUnit_0_0/synth/design_1_ForwardingUnit_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_HazardUnit_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_HazardUnit_0_0/synth/design_1_HazardUnit_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'HazardUnit' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/HazardUnit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'HazardUnit' (17#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/HazardUnit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_HazardUnit_0_0' (18#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_HazardUnit_0_0/synth/design_1_HazardUnit_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_Id_Exe_Pipeline_Regi_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Id_Exe_Pipeline_Regi_0_0/synth/design_1_Id_Exe_Pipeline_Regi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Id_Exe_Pipeline_Register' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Id_exe_Register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Id_Exe_Pipeline_Register' (19#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Id_exe_Register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Id_Exe_Pipeline_Regi_0_0' (20#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Id_Exe_Pipeline_Regi_0_0/synth/design_1_Id_Exe_Pipeline_Regi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_If_Id_Register_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_If_Id_Register_0_0/synth/design_1_If_Id_Register_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'If_Id_Register' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v:1]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'If_Id_Register' (21#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_If_Id_Register_0_0' (22#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_If_Id_Register_0_0/synth/design_1_If_Id_Register_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_Memory_WriteBack_Sta_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Memory_WriteBack_Sta_0_0/synth/design_1_Memory_WriteBack_Sta_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Memory_WriteBack_Stage_Register' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Mem_Wb_Register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Memory_WriteBack_Stage_Register' (23#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Mem_Wb_Register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Memory_WriteBack_Sta_0_0' (24#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Memory_WriteBack_Sta_0_0/synth/design_1_Memory_WriteBack_Sta_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_Mux3To1_0_2' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Mux3To1_0_2/synth/design_1_Mux3To1_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'Mux3To1' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Mux3To1.v:1]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux3To1' (25#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Mux3To1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Mux3To1_0_2' (26#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Mux3To1_0_2/synth/design_1_Mux3To1_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_Mux3To1_1_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Mux3To1_1_0/synth/design_1_Mux3To1_1_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Mux3To1_1_0' (27#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Mux3To1_1_0/synth/design_1_Mux3To1_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_My_mux_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_My_mux_0_0/synth/design_1_My_mux_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'My_mux' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/mux.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'My_mux' (28#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_My_mux_0_0' (29#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_My_mux_0_0/synth/design_1_My_mux_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_My_mux_1_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_My_mux_1_0/synth/design_1_My_mux_1_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_My_mux_1_0' (30#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_My_mux_1_0/synth/design_1_My_mux_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_My_mux_2_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_My_mux_2_0/synth/design_1_My_mux_2_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'My_mux__parameterized0' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/mux.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'My_mux__parameterized0' (30#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_My_mux_2_0' (31#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_My_mux_2_0/synth/design_1_My_mux_2_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_My_mux_3_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_My_mux_3_0/synth/design_1_My_mux_3_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'My_mux__parameterized1' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/mux.v:1]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'My_mux__parameterized1' (31#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_My_mux_3_0' (32#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_My_mux_3_0/synth/design_1_My_mux_3_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_OR_Gate_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_OR_Gate_0_0/synth/design_1_OR_Gate_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'OR_Gate' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/or_gate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'OR_Gate' (33#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/or_gate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_OR_Gate_0_0' (34#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_OR_Gate_0_0/synth/design_1_OR_Gate_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_OR_Gate_1_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_OR_Gate_1_0/synth/design_1_OR_Gate_1_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_OR_Gate_1_0' (35#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_OR_Gate_1_0/synth/design_1_OR_Gate_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_OR_Gate_0_1' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_OR_Gate_0_1/synth/design_1_OR_Gate_0_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_OR_Gate_0_1' (36#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_OR_Gate_0_1/synth/design_1_OR_Gate_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_PC_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_PC_0_0_1/synth/design_1_PC_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/pc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (37#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/pc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PC_0_0' (38#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_PC_0_0_1/synth/design_1_PC_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_RegisterFile_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_RegisterFile_0_0/synth/design_1_RegisterFile_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (39#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/RegisterFile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RegisterFile_0_0' (40#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_RegisterFile_0_0/synth/design_1_RegisterFile_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_2_5' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_5/synth/design_1_xlconstant_2_5.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (40#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_2_5' (41#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_5/synth/design_1_xlconstant_2_5.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_Val2_Generator_1_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Val2_Generator_1_0/synth/design_1_Val2_Generator_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Val2_Generator' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Val2generate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Val2_Generator' (42#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Val2generate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Val2_Generator_1_0' (43#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_Val2_Generator_1_0/synth/design_1_Val2_Generator_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_1' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_1/synth/design_1_xlconstant_1_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized1' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized1' (43#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_1' (44#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_1/synth/design_1_xlconstant_1_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_dist_mem_gen_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/synth/design_1_dist_mem_gen_0_0.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 8192 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/d46a/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/synth/design_1_dist_mem_gen_0_0.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'design_1_dist_mem_gen_0_0' (48#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/synth/design_1_dist_mem_gen_0_0.vhd:69]
INFO: [Synth 8-6157] synthesizing module 'design_1_debouncer_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_debouncer_0_0/synth/design_1_debouncer_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/meraj/OneDrive/Desktop/debouncer.vhd:20]
	Parameter DEBNC_CLOCKS bound to: 65536 - type: integer 
	Parameter PORT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (49#1) [C:/Users/meraj/OneDrive/Desktop/debouncer.vhd:20]
INFO: [Synth 8-6155] done synthesizing module 'design_1_debouncer_0_0' (50#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_debouncer_0_0/synth/design_1_debouncer_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_dist_mem_gen_1_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_1_0/synth/design_1_dist_mem_gen_1_0.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 8192 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: design_1_dist_mem_gen_1_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/d46a/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_1_0/synth/design_1_dist_mem_gen_1_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'design_1_dist_mem_gen_1_0' (52#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_1_0/synth/design_1_dist_mem_gen_1_0.vhd:66]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:341]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1005]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (60#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:1005]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (61#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:968]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (71#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (73#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (75#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51788]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (80#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_8_ila' requires 1033 connections, but only 1027 given [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity design_1_ila_0_0 does not have driver. [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:112]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (98#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'design_1_not_gate_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_not_gate_0_0/synth/design_1_not_gate_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'not_gate' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/not.v:1]
INFO: [Synth 8-6155] done synthesizing module 'not_gate' (99#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/not.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_not_gate_0_0' (100#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_not_gate_0_0/synth/design_1_not_gate_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_not_gate_0_1' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_not_gate_0_1/synth/design_1_not_gate_0_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_not_gate_0_1' (101#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_not_gate_0_1/synth/design_1_not_gate_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_12' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_12/synth/design_1_xlslice_0_12.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 9 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (102#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_12' (103#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_12/synth/design_1_xlslice_0_12.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_10' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_10/synth/design_1_xlslice_0_10.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' (103#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_10' (104#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_10/synth/design_1_xlslice_0_10.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_8' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_8/synth/design_1_xlslice_0_8.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 25 - type: integer 
	Parameter DIN_TO bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' (104#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_8' (105#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_8/synth/design_1_xlslice_0_8.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_5' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_5/synth/design_1_xlslice_0_5.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 23 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' (105#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_5' (106#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_5/synth/design_1_xlslice_0_5.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_14' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_14/synth/design_1_xlslice_0_14.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 9 - type: integer 
	Parameter DIN_FROM bound to: 4 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' (106#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_14' (107#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_14/synth/design_1_xlslice_0_14.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_4' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_4/synth/design_1_xlslice_0_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' (107#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_4' (108#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_4/synth/design_1_xlslice_0_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_15' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_15/synth/design_1_xlslice_0_15.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized5' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized5' (108#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_15' (109#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_15/synth/design_1_xlslice_0_15.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_3' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_3/synth/design_1_xlslice_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized6' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 19 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized6' (109#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_3' (110#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_3/synth/design_1_xlslice_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_1' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized7' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 20 - type: integer 
	Parameter DIN_TO bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized7' (110#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_1' (111#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_11' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_11/synth/design_1_xlslice_0_11.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized8' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 9 - type: integer 
	Parameter DIN_FROM bound to: 8 - type: integer 
	Parameter DIN_TO bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized8' (111#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_11' (112#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_11/synth/design_1_xlslice_0_11.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_9' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_9/synth/design_1_xlslice_0_9.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized9' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 11 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized9' (112#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_9' (113#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_9/synth/design_1_xlslice_0_9.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_13' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_13/synth/design_1_xlslice_0_13.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized10' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 9 - type: integer 
	Parameter DIN_FROM bound to: 6 - type: integer 
	Parameter DIN_TO bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized10' (113#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_13' (114#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_13/synth/design_1_xlslice_0_13.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_6' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_6/synth/design_1_xlslice_0_6.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized11' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 9 - type: integer 
	Parameter DIN_FROM bound to: 5 - type: integer 
	Parameter DIN_TO bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized11' (114#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_6' (115#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_6/synth/design_1_xlslice_0_6.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_7' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_7/synth/design_1_xlslice_0_7.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized12' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 9 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized12' (115#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_7' (116#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_7/synth/design_1_xlslice_0_7.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_2' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized13' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 31 - type: integer 
	Parameter DIN_TO bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized13' (116#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_2' (117#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized14' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 27 - type: integer 
	Parameter DIN_TO bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized14' (117#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_0' (118#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_1_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized15' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 24 - type: integer 
	Parameter DIN_TO bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized15' (118#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_1_0' (119#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_status_register_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_status_register_0_0/synth/design_1_status_register_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'status_register' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/status_register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'status_register' (120#1) [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/status_register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_status_register_0_0' (121#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_status_register_0_0/synth/design_1_status_register_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:59]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity design_1_vio_0_0 does not have driver. [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:71]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_0' (126#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter IN0_WIDTH bound to: 4 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 9 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (127#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (128#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized2' (128#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_1' (129#1) [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 12 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:414]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'HazardUnit_0'. This will prevent further optimization [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:179]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ForwardingUnit_0'. This will prevent further optimization [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:169]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RegisterFile_0'. This will prevent further optimization [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:301]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:341]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'debouncer_0'. This will prevent further optimization [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:334]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'status_register_0'. This will prevent further optimization [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:408]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PC_0'. This will prevent further optimization [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:295]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Memory_WriteBack_Sta_0'. This will prevent further optimization [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:237]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'If_Id_Register_0'. This will prevent further optimization [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:227]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Id_Exe_Pipeline_Regi_0'. This will prevent further optimization [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:190]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Execute_Memory_Stage_0'. This will prevent further optimization [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:153]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Condition_Check_0'. This will prevent further optimization [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/synth/design_1.v:137]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[31]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[30]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[29]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[28]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[27]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[26]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[25]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized16 has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_rst
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Read
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[15]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[14]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[13]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[12]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[11]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[10]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[9]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[8]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[7]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[6]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[5]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[4]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[3]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[2]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Bus_Data_in[1]
WARNING: [Synth 8-3331] design vio_v3_0_19_probe_out_one has unconnected port Internal_cnt_rst
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in0[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in1[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in2[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in3[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in4[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in5[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in6[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in7[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in8[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in9[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in10[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in11[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in12[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in13[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in14[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in15[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in16[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in17[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in18[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in19[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in20[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in21[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in22[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in23[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in24[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in25[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in26[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in27[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in28[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in29[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in30[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in31[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in32[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in33[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in34[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in35[0]
WARNING: [Synth 8-3331] design vio_v3_0_19_vio has unconnected port probe_in36[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:41 ; elapsed = 00:03:45 . Memory (MB): peak = 1035.277 ; gain = 588.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3223]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/synth/design_1_vio_0_0.v:861]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:42 ; elapsed = 00:03:46 . Memory (MB): peak = 1035.277 ; gain = 588.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:42 ; elapsed = 00:03:46 . Memory (MB): peak = 1035.277 ; gain = 588.359
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [F:/403/403-2/ca/pin_assignment.xdc]
Finished Parsing XDC File [F:/403/403-2/ca/pin_assignment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/403/403-2/ca/pin_assignment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/meraj/az_CA_arm/az_CA_arm.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/meraj/az_CA_arm/az_CA_arm.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/meraj/az_CA_arm/az_CA_arm.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1074.316 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1074.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 32 instances
  CFGLUT5 => SRLC32E: 5 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1074.402 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1074.527 ; gain = 0.125
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:56 ; elapsed = 00:04:02 . Memory (MB): peak = 1074.621 ; gain = 627.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:56 ; elapsed = 00:04:02 . Memory (MB): peak = 1074.621 ; gain = 627.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/ila_0/inst. (constraint file  C:/Users/meraj/az_CA_arm/az_CA_arm.runs/synth_1/dont_touch.xdc, line 182).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Control_Unit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_mode. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_opc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_S. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/status_register_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Condition_Check_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_cond. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/RegisterFile_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_Rn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_Rd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/not_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/OR_Gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_Im_24. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Adder_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ALU_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/OR_Gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_W_En. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_cmd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_S_ex. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_WB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_Mem_R. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_Im. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_ShOp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Id_Exe_Pipeline_Regi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Register_En. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_Cin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/data_memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dist_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/not_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/OR_Gate_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/slice_Rm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PC_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Cin_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/adder_in_B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Execute_Memory_Stage_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Memory_WriteBack_Sta_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Val2_Generator_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/My_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/My_mux_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/My_mux_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/If_Id_Register_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/My_mux_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ForwardingUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Mux3To1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Mux3To1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/HazardUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debouncer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vio_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:56 ; elapsed = 00:04:02 . Memory (MB): peak = 1074.621 ; gain = 627.703
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "registerFile_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registerFile_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_en_int0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult1_reg' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/ALU.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'status_flags_reg' [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/ALU.v:39]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:08 ; elapsed = 00:04:14 . Memory (MB): peak = 1074.621 ; gain = 627.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 2     
	   4 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 17    
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	             1024 Bit    Registers := 2     
	              240 Bit    Registers := 1     
	              224 Bit    Registers := 9     
	              128 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 27    
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 87    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 128   
+---Muxes : 
	   2 Input    225 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 67    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 14    
	  16 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 11    
	   5 Input      4 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 82    
	   3 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   4 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  10 Input      1 Bit        Muxes := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module Adder_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 5     
Module Execute_Memory_Stage_Register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module ForwardingUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Id_Exe_Pipeline_Register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 7     
Module If_Id_Register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Memory_WriteBack_Stage_Register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Mux3To1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module My_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module My_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module My_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module Val2_Generator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 63    
	   4 Input     32 Bit        Muxes := 1     
Module spram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_8_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_8_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_8_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_8_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              240 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_8_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	              224 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    225 Bit        Muxes := 1     
Module ila_v6_2_8_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module status_register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module vio_v3_0_19_probe_out_one 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vio_v3_0_19_probe_out_all 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module xsdbs_v1_0_2_xsdbs__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vio_v3_0_19_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module vio_v3_0_19_vio 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PROBE_OUT_ALL_INST/wr_probe_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DECODER_INST/wr_en_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'design_1_i/ALU_1/inst/status_flags_reg[3]' (LD) to 'design_1_i/ALU_1/inst/ALUResult1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]' (FDRE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_trig/CAP_QUAL_STRG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/ila_0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/vio_0/inst/\PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/vio_0/inst/\PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:36 ; elapsed = 00:04:43 . Memory (MB): peak = 1074.621 ; gain = 627.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | rom[8191]  | 8192x32       | LUT            | 
|rom         | rom[8191]  | 8192x32       | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|Module Name               | RTL Object                                                | Inference      | Size (Depth x Width) | Primitives         | 
+--------------------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|design_1_i/data_memory/U0 | synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg | User Attribute | 8 K x 32             | RAM256X1S x 1024   | 
+--------------------------+-----------------------------------------------------------+----------------+----------------------+--------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:50 ; elapsed = 00:04:58 . Memory (MB): peak = 1074.621 ; gain = 627.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:52 ; elapsed = 00:05:00 . Memory (MB): peak = 1074.621 ; gain = 627.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|Module Name               | RTL Object                                                | Inference      | Size (Depth x Width) | Primitives         | 
+--------------------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|design_1_i/data_memory/U0 | synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg | User Attribute | 8 K x 32             | RAM256X1S x 1024   | 
+--------------------------+-----------------------------------------------------------+----------------+----------------------+--------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:55 ; elapsed = 00:05:03 . Memory (MB): peak = 1077.418 ; gain = 630.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:56 ; elapsed = 00:05:04 . Memory (MB): peak = 1077.418 ; gain = 630.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:56 ; elapsed = 00:05:04 . Memory (MB): peak = 1077.418 ; gain = 630.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:57 ; elapsed = 00:05:05 . Memory (MB): peak = 1077.418 ; gain = 630.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:57 ; elapsed = 00:05:05 . Memory (MB): peak = 1077.418 ; gain = 630.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:57 ; elapsed = 00:05:05 . Memory (MB): peak = 1077.418 ; gain = 630.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:57 ; elapsed = 00:05:05 . Memory (MB): peak = 1077.418 ; gain = 630.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_8_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_8_ila | ila_core_inst/shifted_data_in_reg[8][223]                                        | 9      | 224   | NO           | NO                 | YES               | 224    | 0       | 
|ila_v6_2_8_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_8_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    70|
|3     |CFGLUT5   |    37|
|4     |LUT1      |    35|
|5     |LUT2      |   281|
|6     |LUT3      |   205|
|7     |LUT4      |   157|
|8     |LUT5      |   290|
|9     |LUT6      |  1348|
|10    |MUXF7     |   272|
|11    |MUXF8     |    65|
|12    |RAM256X1S |  1024|
|13    |RAMB18E1  |     1|
|14    |RAMB36E1  |     6|
|15    |SRL16E    |   228|
|16    |SRLC16E   |     2|
|17    |SRLC32E   |    17|
|18    |FDCE      |   612|
|19    |FDRE      |  2087|
|20    |FDSE      |     9|
|21    |LD        |    35|
|22    |IBUF      |     2|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                                    |Module                                          |Cells |
+------+----------------------------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                                         |                                                |  6785|
|2     |  design_1_i                                                                |design_1                                        |  6782|
|3     |    ALU_1                                                                   |design_1_ALU_1_0                                |   293|
|4     |      inst                                                                  |ALU                                             |   291|
|5     |    Adder_0                                                                 |design_1_Adder_0_0                              |    41|
|6     |      inst                                                                  |Adder                                           |    41|
|7     |    Adder_32_0                                                              |design_1_Adder_32_0_0                           |    41|
|8     |      inst                                                                  |Adder_32                                        |    41|
|9     |    Cin_0                                                                   |design_1_xlconstant_1_0                         |     0|
|10    |    Condition_Check_0                                                       |design_1_Condition_Check_0_0                    |     7|
|11    |    Control_Unit_0                                                          |design_1_Control_Unit_0_0                       |     9|
|12    |    Execute_Memory_Stage_0                                                  |design_1_Execute_Memory_Stage_0_0               |    71|
|13    |      inst                                                                  |Execute_Memory_Stage_Register                   |    71|
|14    |    ForwardingUnit_0                                                        |design_1_ForwardingUnit_0_0                     |    10|
|15    |    HazardUnit_0                                                            |design_1_HazardUnit_0_0                         |     7|
|16    |    Id_Exe_Pipeline_Regi_0                                                  |design_1_Id_Exe_Pipeline_Regi_0_0               |   156|
|17    |      inst                                                                  |Id_Exe_Pipeline_Register                        |   156|
|18    |    If_Id_Register_0                                                        |design_1_If_Id_Register_0_0                     |   129|
|19    |      inst                                                                  |If_Id_Register                                  |   129|
|20    |    Memory_WriteBack_Sta_0                                                  |design_1_Memory_WriteBack_Sta_0_0               |    70|
|21    |      inst                                                                  |Memory_WriteBack_Stage_Register                 |    70|
|22    |    Mux3To1_0                                                               |design_1_Mux3To1_0_2                            |    32|
|23    |      inst                                                                  |Mux3To1_39                                      |    32|
|24    |    Mux3To1_1                                                               |design_1_Mux3To1_1_0                            |    32|
|25    |      inst                                                                  |Mux3To1                                         |    32|
|26    |    My_mux_0                                                                |design_1_My_mux_0_0                             |    32|
|27    |      inst                                                                  |My_mux_38                                       |    32|
|28    |    My_mux_1                                                                |design_1_My_mux_1_0                             |    32|
|29    |      inst                                                                  |My_mux                                          |    32|
|30    |    My_mux_2                                                                |design_1_My_mux_2_0                             |     4|
|31    |      inst                                                                  |My_mux__parameterized0                          |     4|
|32    |    My_mux_3                                                                |design_1_My_mux_3_0                             |     9|
|33    |      inst                                                                  |My_mux__parameterized1                          |     9|
|34    |    OR_Gate_0                                                               |design_1_OR_Gate_0_0                            |     1|
|35    |    OR_Gate_1                                                               |design_1_OR_Gate_1_0                            |     1|
|36    |    OR_Gate_2                                                               |design_1_OR_Gate_0_1                            |     1|
|37    |    PC_0                                                                    |design_1_PC_0_0                                 |    33|
|38    |      inst                                                                  |PC                                              |    33|
|39    |    RegisterFile_0                                                          |design_1_RegisterFile_0_0                       |   976|
|40    |      inst                                                                  |RegisterFile                                    |   976|
|41    |    Register_En                                                             |design_1_xlconstant_2_5                         |     0|
|42    |    Val2_Generator_1                                                        |design_1_Val2_Generator_1_0                     |   320|
|43    |    adder_in_B                                                              |design_1_xlconstant_1_1                         |     0|
|44    |    data_memory                                                             |design_1_dist_mem_gen_0_0                       |  1504|
|45    |      U0                                                                    |dist_mem_gen_v8_0_12                            |  1504|
|46    |        \synth_options.dist_mem_inst                                        |dist_mem_gen_v8_0_12_synth                      |  1504|
|47    |          \gen_sp_ram.spram_inst                                            |spram                                           |  1504|
|48    |    debouncer_0                                                             |design_1_debouncer_0_0                          |    28|
|49    |      inst                                                                  |debouncer                                       |    28|
|50    |    dist_mem_gen_1                                                          |design_1_dist_mem_gen_1_0                       |    60|
|51    |      U0                                                                    |dist_mem_gen_v8_0_12__parameterized1            |    60|
|52    |        \synth_options.dist_mem_inst                                        |dist_mem_gen_v8_0_12_synth__parameterized0      |    60|
|53    |          \gen_rom.rom_inst                                                 |rom                                             |    60|
|54    |    ila_0                                                                   |design_1_ila_0_0                                |  2525|
|55    |      inst                                                                  |ila_v6_2_8_ila                                  |  2525|
|56    |        ila_core_inst                                                       |ila_v6_2_8_ila_core                             |  2518|
|57    |          ila_trace_memory_inst                                             |ila_v6_2_8_ila_trace_memory                     |     7|
|58    |            \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6                              |     7|
|59    |              inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth                        |     7|
|60    |                \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top                                 |     7|
|61    |                  \valid.cstr                                               |blk_mem_gen_generic_cstr                        |     7|
|62    |                    \ramloop[0].ram.r                                       |blk_mem_gen_prim_width                          |     1|
|63    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper                        |     1|
|64    |                    \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized0          |     1|
|65    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0        |     1|
|66    |                    \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized1          |     1|
|67    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1        |     1|
|68    |                    \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized2          |     1|
|69    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized2        |     1|
|70    |                    \ramloop[4].ram.r                                       |blk_mem_gen_prim_width__parameterized3          |     1|
|71    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized3        |     1|
|72    |                    \ramloop[5].ram.r                                       |blk_mem_gen_prim_width__parameterized4          |     1|
|73    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized4        |     1|
|74    |                    \ramloop[6].ram.r                                       |blk_mem_gen_prim_width__parameterized5          |     1|
|75    |                      \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized5        |     1|
|76    |          u_ila_cap_ctrl                                                    |ila_v6_2_8_ila_cap_ctrl_legacy                  |   277|
|77    |            U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0            |     5|
|78    |            U_NS0                                                           |ltlib_v1_0_0_cfglut7                            |     6|
|79    |            U_NS1                                                           |ltlib_v1_0_0_cfglut7_23                         |     6|
|80    |            u_cap_addrgen                                                   |ila_v6_2_8_ila_cap_addrgen                      |   255|
|81    |              U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                            |     3|
|82    |              u_cap_sample_counter                                          |ila_v6_2_8_ila_cap_sample_counter               |    61|
|83    |                U_SCE                                                       |ltlib_v1_0_0_cfglut4_30                         |     1|
|84    |                U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_31                         |     1|
|85    |                U_SCRST                                                     |ltlib_v1_0_0_cfglut6_32                         |     5|
|86    |                u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_33                   |    22|
|87    |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_34              |    22|
|88    |                    DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized0_35       |    12|
|89    |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_36 |     5|
|90    |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_37 |     5|
|91    |              u_cap_window_counter                                          |ila_v6_2_8_ila_cap_window_counter               |    60|
|92    |                U_WCE                                                       |ltlib_v1_0_0_cfglut4                            |     1|
|93    |                U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                            |     1|
|94    |                U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_24                         |     1|
|95    |                u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                      |    12|
|96    |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_26              |    12|
|97    |                    DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized0_27       |    12|
|98    |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_28 |     5|
|99    |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_29 |     5|
|100   |                u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_25                   |    22|
|101   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                 |    22|
|102   |                    DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized0          |    12|
|103   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0    |     5|
|104   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1    |     5|
|105   |          u_ila_regs                                                        |ila_v6_2_8_ila_register                         |  1298|
|106   |            U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                              |   302|
|107   |            reg_890                                                         |xsdbs_v1_0_2_reg__parameterized51               |    16|
|108   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_22                        |    16|
|109   |            \MU_SRL[7].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                            |    77|
|110   |            \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0            |    76|
|111   |            reg_15                                                          |xsdbs_v1_0_2_reg__parameterized33               |    17|
|112   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_21                         |    17|
|113   |            reg_16                                                          |xsdbs_v1_0_2_reg__parameterized34               |    21|
|114   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_20                         |    21|
|115   |            reg_17                                                          |xsdbs_v1_0_2_reg__parameterized35               |    29|
|116   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_19                         |    29|
|117   |            reg_18                                                          |xsdbs_v1_0_2_reg__parameterized36               |    20|
|118   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_18                         |    20|
|119   |            reg_19                                                          |xsdbs_v1_0_2_reg__parameterized37               |    32|
|120   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_17                         |    32|
|121   |            reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized38               |    17|
|122   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_16         |    17|
|123   |            reg_6                                                           |xsdbs_v1_0_2_reg__parameterized18               |    30|
|124   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_15                         |    30|
|125   |            reg_7                                                           |xsdbs_v1_0_2_reg__parameterized19               |    29|
|126   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0            |    29|
|127   |            reg_8                                                           |xsdbs_v1_0_2_reg__parameterized20               |     5|
|128   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_14                        |     5|
|129   |            reg_80                                                          |xsdbs_v1_0_2_reg__parameterized39               |    20|
|130   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_13         |    20|
|131   |            reg_81                                                          |xsdbs_v1_0_2_reg__parameterized40               |    61|
|132   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_12                         |    61|
|133   |            reg_82                                                          |xsdbs_v1_0_2_reg__parameterized41               |    17|
|134   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1            |    17|
|135   |            reg_83                                                          |xsdbs_v1_0_2_reg__parameterized42               |    17|
|136   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_11                         |    17|
|137   |            reg_84                                                          |xsdbs_v1_0_2_reg__parameterized43               |    17|
|138   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_10                         |    17|
|139   |            reg_85                                                          |xsdbs_v1_0_2_reg__parameterized44               |    17|
|140   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_9                          |    17|
|141   |            reg_887                                                         |xsdbs_v1_0_2_reg__parameterized46               |     3|
|142   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_8                         |     3|
|143   |            reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized48               |     6|
|144   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_7                         |     6|
|145   |            reg_9                                                           |xsdbs_v1_0_2_reg__parameterized21               |    22|
|146   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_6                         |    22|
|147   |            reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized1            |    87|
|148   |            reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream                         |    26|
|149   |              \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                            |    26|
|150   |            reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0         |    28|
|151   |              \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                           |    28|
|152   |          u_ila_reset_ctrl                                                  |ila_v6_2_8_ila_reset_ctrl                       |    46|
|153   |            arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection              |     5|
|154   |            \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                    |     7|
|155   |            \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_2                  |     6|
|156   |            \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_3                  |     7|
|157   |            \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_4                  |     6|
|158   |            halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_5            |     6|
|159   |          u_trig                                                            |ila_v6_2_8_ila_trigger                          |    24|
|160   |            \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                              |    11|
|161   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                         |     9|
|162   |                DUT                                                         |ltlib_v1_0_0_all_typeA_0                        |     8|
|163   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_1                  |     6|
|164   |            U_TM                                                            |ila_v6_2_8_ila_trig_match                       |    12|
|165   |              \N_DDR_MODE.G_NMU[7].U_M                                      |ltlib_v1_0_0_match__parameterized0              |    12|
|166   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0         |    11|
|167   |                  DUT                                                       |ltlib_v1_0_0_all_typeA                          |     8|
|168   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice                    |     6|
|169   |          xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                      |   375|
|170   |    not_gate_0                                                              |design_1_not_gate_0_0                           |     1|
|171   |    not_gate_1                                                              |design_1_not_gate_0_1                           |     1|
|172   |    slice_B                                                                 |design_1_xlslice_0_12                           |     0|
|173   |    slice_Cin                                                               |design_1_xlslice_0_10                           |     0|
|174   |    slice_Im                                                                |design_1_xlslice_0_8                            |     0|
|175   |    slice_Im_24                                                             |design_1_xlslice_0_5                            |     0|
|176   |    slice_Mem_R                                                             |design_1_xlslice_0_14                           |     0|
|177   |    slice_Rd                                                                |design_1_xlslice_0_4                            |     0|
|178   |    slice_Rm                                                                |design_1_xlslice_0_15                           |     0|
|179   |    slice_Rn                                                                |design_1_xlslice_0_3                            |     0|
|180   |    slice_S                                                                 |design_1_xlslice_0_1                            |     0|
|181   |    slice_S_ex                                                              |design_1_xlslice_0_11                           |     0|
|182   |    slice_ShOp                                                              |design_1_xlslice_0_9                            |     0|
|183   |    slice_WB                                                                |design_1_xlslice_0_13                           |     0|
|184   |    slice_W_En                                                              |design_1_xlslice_0_6                            |     0|
|185   |    slice_cmd                                                               |design_1_xlslice_0_7                            |     0|
|186   |    slice_cond                                                              |design_1_xlslice_0_2                            |     0|
|187   |    slice_mode                                                              |design_1_xlslice_0_0                            |     0|
|188   |    slice_opc                                                               |design_1_xlslice_1_0                            |     0|
|189   |    status_register_0                                                       |design_1_status_register_0_0                    |     4|
|190   |      inst                                                                  |status_register                                 |     4|
|191   |    vio_0                                                                   |design_1_vio_0_0                                |   352|
|192   |      inst                                                                  |vio_v3_0_19_vio                                 |   352|
|193   |        U_XSDB_SLAVE                                                        |xsdbs_v1_0_2_xsdbs__parameterized0              |   248|
|194   |        DECODER_INST                                                        |vio_v3_0_19_decoder                             |    78|
|195   |        PROBE_OUT_ALL_INST                                                  |vio_v3_0_19_probe_out_all                       |    10|
|196   |          \G_PROBE_OUT[0].PROBE_OUT0_INST                                   |vio_v3_0_19_probe_out_one                       |     3|
|197   |    xlconcat_0                                                              |design_1_xlconcat_0_0                           |     0|
|198   |    xlconstant_0                                                            |design_1_xlconstant_0_1                         |     0|
|199   |    xlconstant_3                                                            |design_1_xlconstant_3_0                         |     0|
|200   |    xlslice_0                                                               |design_1_xlslice_0_16                           |     0|
|201   |    xlslice_1                                                               |design_1_xlslice_1_1                            |     0|
+------+----------------------------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:57 ; elapsed = 00:05:05 . Memory (MB): peak = 1077.418 ; gain = 630.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2141 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:04:52 . Memory (MB): peak = 1077.418 ; gain = 591.156
Synthesis Optimization Complete : Time (s): cpu = 00:04:57 ; elapsed = 00:05:05 . Memory (MB): peak = 1077.418 ; gain = 630.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1510 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/ila_0 UUID: be177176-557e-59fe-ace2-fe04795a2b22 
INFO: [Chipscope 16-324] Core: design_1_i/vio_0 UUID: 01a4b594-7c44-5fa6-bd66-f70f5f031273 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1077.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1096 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 32 instances
  CFGLUT5 => SRLC32E: 5 instances
  LD => LDCE: 35 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1024 instances

INFO: [Common 17-83] Releasing license: Synthesis
551 Infos, 169 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:03 ; elapsed = 00:05:11 . Memory (MB): peak = 1077.418 ; gain = 632.242
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1077.418 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/meraj/az_CA_arm/az_CA_arm.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  2 16:08:02 2025...
