module sync_async_reset(input clk, async_reset, sync_reset, output reg [3:0] count);
    always @(posedge clk or posedge async_reset) begin
        if (async_reset)
            count <= 0;
        else if (sync_reset)
            count <= 0;
        else
            count <= count + 1;
    end
endmodule