
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 315409                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486248                       # Number of bytes of host memory used
host_op_rate                                   355545                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8976.29                       # Real time elapsed on the host
host_tick_rate                              118378506                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2831200376                       # Number of instructions simulated
sim_ops                                    3191474231                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    71                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1090841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2181635                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 163997642                       # Number of branches fetched
system.switch_cpus.committedInsts           831200375                       # Number of instructions committed
system.switch_cpus.committedOps             943716777                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2548200322                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2548200322                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    254139123                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    244887256                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    131776152                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            18583676                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     762851138                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            762851138                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1288863935                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    671911100                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           186605464                       # Number of load instructions
system.switch_cpus.num_mem_refs             313281564                       # number of memory refs
system.switch_cpus.num_store_insts          126676100                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     147332902                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            147332902                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    197905517                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes    117814844                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         529338475     56.09%     56.09% # Class of executed instruction
system.switch_cpus.op_class::IntMult          3483376      0.37%     56.46% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     56.46% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        19236284      2.04%     58.50% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp        12721477      1.35%     59.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         5236476      0.55%     60.40% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       17347300      1.84%     62.24% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     20877697      2.21%     64.45% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         2922075      0.31%     64.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       18115693      1.92%     66.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          1156431      0.12%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::MemRead        186605464     19.77%     86.58% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       126676100     13.42%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          943716848                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1828694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        95786                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3657388                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          95786                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1089983                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       526938                       # Transaction distribution
system.membus.trans_dist::CleanEvict           563859                       # Transaction distribution
system.membus.trans_dist::ReadExReq               855                       # Transaction distribution
system.membus.trans_dist::ReadExResp              855                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1089983                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1639589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1632884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3272473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3272473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    103897088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    103178240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    207075328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               207075328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1090838                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1090838    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1090838                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3719399852                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3685356241                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10366046631                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1827808                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1217001                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1707929                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              886                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             886                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1827808                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5486082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5486082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    322400896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              322400896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1096236                       # Total snoops (count)
system.tol2bus.snoopTraffic                  67448064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2924930                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032763                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.178016                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2829100     96.72%     96.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  95830      3.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2924930                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2676155880                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3812826990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     69956352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          69956352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     33940736                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       33940736                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       546534                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             546534                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       265162                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            265162                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     65835105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             65835105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      31941230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            31941230                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      31941230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     65835105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            97776335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    530324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1084723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000644149878                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        29602                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        29602                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2162995                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            501077                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     546534                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    265162                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1093068                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  530324                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  8345                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            56615                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            43652                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            47721                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            41209                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            41324                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            45188                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            98584                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            59664                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            30079                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            83054                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          113793                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          151645                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           99367                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           59597                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           52137                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           61094                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            28308                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            17208                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            19206                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            19060                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            20324                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            24522                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            21418                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            20746                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            19680                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            77289                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           81970                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           50264                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           46886                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           23400                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           22820                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           37204                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 23281319222                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                5423615000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            43619875472                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21462.92                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40212.92                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  585672                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 317072                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                53.99                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               59.79                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1093068                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              530324                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 542552                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 542171                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 28086                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 28294                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 29619                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 29624                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 29604                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 29602                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 29602                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 29602                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 29610                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 29612                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 29604                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 29610                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 29614                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 29606                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 29602                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 29602                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 29602                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 29602                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   212                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       712284                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   145.113174                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   135.800959                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    70.029400                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        36034      5.06%      5.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       602080     84.53%     89.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        53225      7.47%     97.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        13472      1.89%     98.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         4905      0.69%     99.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1748      0.25%     99.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          617      0.09%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          148      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           55      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       712284                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        29602                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     36.643369                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    34.711859                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.878130                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              8      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            54      0.18%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          314      1.06%      1.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          987      3.33%      4.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         1965      6.64%     11.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         3021     10.21%     21.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         3886     13.13%     34.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         4194     14.17%     48.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         3814     12.88%     61.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         3310     11.18%     72.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         2662      8.99%     81.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1887      6.37%     88.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1329      4.49%     92.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          904      3.05%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          528      1.78%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          325      1.10%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          201      0.68%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           92      0.31%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           56      0.19%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           38      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            9      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            8      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-115            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        29602                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        29602                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.914499                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.908869                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.435673                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1310      4.43%      4.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             206      0.70%      5.12% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           27838     94.04%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             201      0.68%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              47      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        29602                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              69422272                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 534080                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               33939520                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               69956352                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            33940736                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       65.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       31.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    65.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    31.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.76                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062596858385                       # Total gap between requests
system.mem_ctrls0.avgGap                   1309106.93                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     69422272                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     33939520                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 65332488.598686680198                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 31940085.502313990146                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1093068                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       530324                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  43619875472                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24543275396058                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     39905.91                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  46279775.00                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   55.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2962892940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1574814945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4646469240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1876657860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    300624300780                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    154880514240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      550446185445                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       518.018470                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 399787221649                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 627329853269                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2122814820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1128302835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3098452980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         891534240                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    259712249250                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    189330462720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      540164352285                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       508.342357                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 489630481734                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 537486593184                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     69670912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          69670912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     33507328                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       33507328                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       544304                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             544304                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       261776                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            261776                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     65566481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             65566481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      31533355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            31533355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      31533355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     65566481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            97099835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    523552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1080755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000622450036                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        29228                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        29228                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2153679                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            494627                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     544304                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    261776                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1088608                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  523552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  7853                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            57104                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            44460                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            42984                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            41072                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            41805                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            45912                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            98557                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            62549                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            28778                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            77665                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          112944                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          153716                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          100968                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           59893                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           51801                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           60547                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            29172                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            17600                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            18034                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            18946                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            20938                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            25150                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            21768                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            20344                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            17927                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            72112                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           80730                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           50426                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           47614                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           23308                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           23116                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           36338                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 23169345175                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5403775000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            43433501425                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21438.11                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40188.11                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  582848                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 311373                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                53.93                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               59.47                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1088608                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              523552                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 540556                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 540199                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 27684                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 27915                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 29231                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 29242                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 29229                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 29229                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 29229                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 29229                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 29231                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 29232                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 29231                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 29235                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 29235                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 29230                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 29228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 29228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 29228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 29228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   243                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       710056                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   144.599389                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   135.539769                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    68.605073                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        36109      5.09%      5.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       600885     84.63%     89.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        53033      7.47%     97.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        13178      1.86%     99.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         4530      0.64%     99.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1593      0.22%     99.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          520      0.07%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          150      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           58      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       710056                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        29228                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     36.975674                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    35.023839                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.981038                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              5      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            51      0.17%      0.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          306      1.05%      1.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          941      3.22%      4.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         1846      6.32%     10.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         2918      9.98%     20.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         3769     12.90%     33.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         4055     13.87%     47.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         3857     13.20%     60.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         3294     11.27%     71.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         2575      8.81%     80.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         1914      6.55%     87.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1401      4.79%     92.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          934      3.20%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          558      1.91%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          362      1.24%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          215      0.74%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          100      0.34%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           69      0.24%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           28      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           18      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        29228                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        29228                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.911694                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.906023                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.436907                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1313      4.49%      4.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             232      0.79%      5.29% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           27429     93.84%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             231      0.79%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              23      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        29228                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              69168320                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 502592                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               33505472                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               69670912                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            33507328                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       65.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       31.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    65.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    31.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.75                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062595260441                       # Total gap between requests
system.mem_ctrls1.avgGap                   1318225.56                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     69168320                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     33505472                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 65093497.340310491621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 31531608.003748647869                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1088608                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       523552                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  43433501425                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24523115407143                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39898.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  46839884.88                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   55.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2945892600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1565775255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4614667680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1835200620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    300382554090                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    155083486080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      550308111765                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       517.888531                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 400315110319                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 626801964599                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2123914380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1128887265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3101923020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         897589440                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    260331613530                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    188810424000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      540274887075                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       508.446380                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 488272608523                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 538844466395                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       737856                       # number of demand (read+write) hits
system.l2.demand_hits::total                   737856                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       737856                       # number of overall hits
system.l2.overall_hits::total                  737856                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1090838                       # number of demand (read+write) misses
system.l2.demand_misses::total                1090838                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1090838                       # number of overall misses
system.l2.overall_misses::total               1090838                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  98870159985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      98870159985                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  98870159985                       # number of overall miss cycles
system.l2.overall_miss_latency::total     98870159985                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      1828694                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1828694                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1828694                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1828694                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.596512                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.596512                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.596512                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.596512                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 90636.886490                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90636.886490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90636.886490                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90636.886490                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              526938                       # number of writebacks
system.l2.writebacks::total                    526938                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1090838                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1090838                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1090838                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1090838                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  89537355152                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  89537355152                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  89537355152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  89537355152                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.596512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.596512                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.596512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.596512                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82081.257851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82081.257851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82081.257851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82081.257851                       # average overall mshr miss latency
system.l2.replacements                        1096236                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       690063                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           690063                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       690063                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       690063                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        90347                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         90347                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           31                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    31                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          855                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 855                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     70760730                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      70760730                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.965011                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.965011                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82761.087719                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82761.087719                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          855                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            855                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     63455966                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     63455966                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.965011                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.965011                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74217.504094                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74217.504094                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       737825                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            737825                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1089983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1089983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  98799399255                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  98799399255                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1827808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1827808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.596333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.596333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90643.064392                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90643.064392                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1089983                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1089983                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  89473899186                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  89473899186                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.596333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.596333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82087.426305                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82087.426305                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                     3570542                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1096748                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.255572                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.719174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.251668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   505.029158                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.986385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          359                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59613740                       # Number of tag accesses
system.l2.tags.data_accesses                 59613740                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204426                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    831200447                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2831404873                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204426                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    831200447                       # number of overall hits
system.cpu.icache.overall_hits::total      2831404873                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          868                       # number of overall misses
system.cpu.icache.overall_misses::total           868                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    831200447                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2831405741                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    831200447                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2831405741                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204426                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    831200447                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2831404873                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           868                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    831200447                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2831405741                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.917117                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2831405741                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3261988.180876                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.917117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      110424824767                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     110424824767                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674383437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    291793052                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        966176489                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674383437                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    291793052                       # number of overall hits
system.cpu.dcache.overall_hits::total       966176489                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4697758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1828663                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6526421                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4697758                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1828663                       # number of overall misses
system.cpu.dcache.overall_misses::total       6526421                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 109143771054                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 109143771054                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 109143771054                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 109143771054                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    293621715                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    972702910                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    293621715                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    972702910                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006228                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006710                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006228                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006710                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59685.010882                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16723.372742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59685.010882                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16723.372742                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2927129                       # number of writebacks
system.cpu.dcache.writebacks::total           2927129                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1828663                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1828663                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1828663                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1828663                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 107618666112                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 107618666112                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 107618666112                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 107618666112                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006228                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001880                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006228                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001880                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58851.010882                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58851.010882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58851.010882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58851.010882                       # average overall mshr miss latency
system.cpu.dcache.replacements                6526295                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384340321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    175526177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       559866498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3945485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1827777                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5773262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 109070891547                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 109070891547                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    177353954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    565639760                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 59674.069401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18892.420186                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1827777                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1827777                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 107546525529                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 107546525529                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 58840.069401                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58840.069401                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    116266875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      406309991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       753159                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     72879507                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     72879507                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    116267761                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    407063150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001850                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82256.779910                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    96.765101                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          886                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          886                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     72140583                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72140583                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81422.779910                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81422.779910                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     10408308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33093451                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           31                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          130                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       647601                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       647601                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     10408339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33093581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 20890.354839                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  4981.546154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           31                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       621747                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       621747                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 20056.354839                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20056.354839                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685242                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     10408339                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33093581                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685242                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     10408339                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33093581                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1038890072                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6526551                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.179032                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.694775                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.304539                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.584745                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.415252                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       33251008855                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      33251008855                       # Number of data accesses

---------- End Simulation Statistics   ----------
