// Seed: 3025537951
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1'h0;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_1
  );
  wor  id_7  ,  id_8  ,  id_9  ,  id_10  =  1  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  =  id_11  ;
  always begin : LABEL_0
    id_17 = id_5;
  end
  wire  id_21;
  uwire id_22 = 1'h0;
  wire  id_23;
endmodule
