Classic Timing Analyzer report for projetoHardware
Tue May 09 00:55:36 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                           ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------+----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 38.472 ns                        ; unidadeControle:unidadeControle|state.LW_step5 ; WriteDataReg[0]            ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 31.18 MHz ( period = 32.071 ns ) ; unidadeControle:unidadeControle|state.LW_step5 ; Banco_reg:BancoReg|Reg1[4] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                      ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 31.18 MHz ( period = 32.071 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.837 ns               ;
; N/A                                     ; 31.18 MHz ( period = 32.067 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.833 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.035 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.804 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.034 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.813 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.031 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.800 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.030 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.809 ns               ;
; N/A                                     ; 31.32 MHz ( period = 31.926 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.704 ns               ;
; N/A                                     ; 31.33 MHz ( period = 31.922 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.700 ns               ;
; N/A                                     ; 31.34 MHz ( period = 31.912 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.684 ns               ;
; N/A                                     ; 31.34 MHz ( period = 31.908 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.680 ns               ;
; N/A                                     ; 31.36 MHz ( period = 31.889 ns )                    ; unidadeControle:unidadeControle|state.SB_step2            ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.664 ns               ;
; N/A                                     ; 31.36 MHz ( period = 31.885 ns )                    ; unidadeControle:unidadeControle|state.SB_step2            ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.660 ns               ;
; N/A                                     ; 31.37 MHz ( period = 31.874 ns )                    ; unidadeControle:unidadeControle|state.SH_step3            ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.653 ns               ;
; N/A                                     ; 31.38 MHz ( period = 31.870 ns )                    ; unidadeControle:unidadeControle|state.SH_step3            ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.649 ns               ;
; N/A                                     ; 31.39 MHz ( period = 31.853 ns )                    ; unidadeControle:unidadeControle|state.SB_step4            ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.628 ns               ;
; N/A                                     ; 31.40 MHz ( period = 31.849 ns )                    ; unidadeControle:unidadeControle|state.SB_step4            ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.624 ns               ;
; N/A                                     ; 31.40 MHz ( period = 31.844 ns )                    ; unidadeControle:unidadeControle|state.Lbu_step4           ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.619 ns               ;
; N/A                                     ; 31.41 MHz ( period = 31.840 ns )                    ; unidadeControle:unidadeControle|state.Lbu_step4           ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.615 ns               ;
; N/A                                     ; 31.41 MHz ( period = 31.833 ns )                    ; unidadeControle:unidadeControle|state.SB_step3            ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.608 ns               ;
; N/A                                     ; 31.42 MHz ( period = 31.829 ns )                    ; unidadeControle:unidadeControle|state.SB_step3            ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.604 ns               ;
; N/A                                     ; 31.42 MHz ( period = 31.826 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.605 ns               ;
; N/A                                     ; 31.42 MHz ( period = 31.822 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.601 ns               ;
; N/A                                     ; 31.43 MHz ( period = 31.815 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.587 ns               ;
; N/A                                     ; 31.44 MHz ( period = 31.811 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.583 ns               ;
; N/A                                     ; 31.46 MHz ( period = 31.788 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step5           ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.554 ns               ;
; N/A                                     ; 31.46 MHz ( period = 31.784 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step5           ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.550 ns               ;
; N/A                                     ; 31.51 MHz ( period = 31.739 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.517 ns               ;
; N/A                                     ; 31.51 MHz ( period = 31.735 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.513 ns               ;
; N/A                                     ; 31.52 MHz ( period = 31.723 ns )                    ; unidadeControle:unidadeControle|state.SltiWrite           ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.502 ns               ;
; N/A                                     ; 31.53 MHz ( period = 31.719 ns )                    ; unidadeControle:unidadeControle|state.SltiWrite           ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.498 ns               ;
; N/A                                     ; 31.54 MHz ( period = 31.707 ns )                    ; unidadeControle:unidadeControle|state.ShiftSrlWrite       ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.474 ns               ;
; N/A                                     ; 31.54 MHz ( period = 31.703 ns )                    ; unidadeControle:unidadeControle|state.ShiftSrlWrite       ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.470 ns               ;
; N/A                                     ; 31.55 MHz ( period = 31.699 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait       ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.465 ns               ;
; N/A                                     ; 31.55 MHz ( period = 31.696 ns )                    ; unidadeControle:unidadeControle|state.SH_step4            ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.475 ns               ;
; N/A                                     ; 31.55 MHz ( period = 31.695 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait       ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.461 ns               ;
; N/A                                     ; 31.55 MHz ( period = 31.692 ns )                    ; unidadeControle:unidadeControle|state.SH_step4            ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.471 ns               ;
; N/A                                     ; 31.56 MHz ( period = 31.688 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg0[4]   ; clock      ; clock    ; None                        ; None                      ; 31.390 ns               ;
; N/A                                     ; 31.56 MHz ( period = 31.681 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg8[4]   ; clock      ; clock    ; None                        ; None                      ; 31.385 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.653 ns )                    ; unidadeControle:unidadeControle|state.Decode              ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.431 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.652 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg0[4]   ; clock      ; clock    ; None                        ; None                      ; 31.357 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.651 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg0[4]   ; clock      ; clock    ; None                        ; None                      ; 31.366 ns               ;
; N/A                                     ; 31.60 MHz ( period = 31.649 ns )                    ; unidadeControle:unidadeControle|state.Decode              ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.427 ns               ;
; N/A                                     ; 31.60 MHz ( period = 31.649 ns )                    ; unidadeControle:unidadeControle|state.Lbu_step3           ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.424 ns               ;
; N/A                                     ; 31.60 MHz ( period = 31.645 ns )                    ; unidadeControle:unidadeControle|state.Lbu_step3           ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.420 ns               ;
; N/A                                     ; 31.60 MHz ( period = 31.645 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg8[4]   ; clock      ; clock    ; None                        ; None                      ; 31.352 ns               ;
; N/A                                     ; 31.60 MHz ( period = 31.644 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg8[4]   ; clock      ; clock    ; None                        ; None                      ; 31.361 ns               ;
; N/A                                     ; 31.61 MHz ( period = 31.638 ns )                    ; unidadeControle:unidadeControle|state.SB_step5            ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.413 ns               ;
; N/A                                     ; 31.61 MHz ( period = 31.638 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg9[4]   ; clock      ; clock    ; None                        ; None                      ; 31.361 ns               ;
; N/A                                     ; 31.61 MHz ( period = 31.637 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg11[4]  ; clock      ; clock    ; None                        ; None                      ; 31.360 ns               ;
; N/A                                     ; 31.61 MHz ( period = 31.634 ns )                    ; unidadeControle:unidadeControle|state.SB_step5            ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.409 ns               ;
; N/A                                     ; 31.62 MHz ( period = 31.625 ns )                    ; unidadeControle:unidadeControle|state.SltWrite            ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.404 ns               ;
; N/A                                     ; 31.62 MHz ( period = 31.621 ns )                    ; unidadeControle:unidadeControle|state.SltWrite            ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.400 ns               ;
; N/A                                     ; 31.63 MHz ( period = 31.620 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg10[4]  ; clock      ; clock    ; None                        ; None                      ; 31.382 ns               ;
; N/A                                     ; 31.63 MHz ( period = 31.620 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.392 ns               ;
; N/A                                     ; 31.63 MHz ( period = 31.619 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg18[4]  ; clock      ; clock    ; None                        ; None                      ; 31.381 ns               ;
; N/A                                     ; 31.63 MHz ( period = 31.619 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.391 ns               ;
; N/A                                     ; 31.63 MHz ( period = 31.616 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.388 ns               ;
; N/A                                     ; 31.63 MHz ( period = 31.615 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.387 ns               ;
; N/A                                     ; 31.63 MHz ( period = 31.614 ns )                    ; unidadeControle:unidadeControle|state.Addiu               ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.383 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.610 ns )                    ; unidadeControle:unidadeControle|state.Addiu               ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.379 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.608 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg22[4]  ; clock      ; clock    ; None                        ; None                      ; 31.340 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.602 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg9[4]   ; clock      ; clock    ; None                        ; None                      ; 31.328 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.601 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg11[4]  ; clock      ; clock    ; None                        ; None                      ; 31.327 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.601 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg9[4]   ; clock      ; clock    ; None                        ; None                      ; 31.337 ns               ;
; N/A                                     ; 31.65 MHz ( period = 31.600 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg11[4]  ; clock      ; clock    ; None                        ; None                      ; 31.336 ns               ;
; N/A                                     ; 31.65 MHz ( period = 31.595 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg24[4]  ; clock      ; clock    ; None                        ; None                      ; 31.297 ns               ;
; N/A                                     ; 31.66 MHz ( period = 31.584 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg10[4]  ; clock      ; clock    ; None                        ; None                      ; 31.349 ns               ;
; N/A                                     ; 31.66 MHz ( period = 31.583 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg18[4]  ; clock      ; clock    ; None                        ; None                      ; 31.348 ns               ;
; N/A                                     ; 31.66 MHz ( period = 31.583 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg10[4]  ; clock      ; clock    ; None                        ; None                      ; 31.358 ns               ;
; N/A                                     ; 31.66 MHz ( period = 31.582 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg18[4]  ; clock      ; clock    ; None                        ; None                      ; 31.357 ns               ;
; N/A                                     ; 31.67 MHz ( period = 31.573 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31       ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.342 ns               ;
; N/A                                     ; 31.67 MHz ( period = 31.573 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega        ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.367 ns               ;
; N/A                                     ; 31.67 MHz ( period = 31.572 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg22[4]  ; clock      ; clock    ; None                        ; None                      ; 31.307 ns               ;
; N/A                                     ; 31.67 MHz ( period = 31.572 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step2           ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.347 ns               ;
; N/A                                     ; 31.67 MHz ( period = 31.571 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg22[4]  ; clock      ; clock    ; None                        ; None                      ; 31.316 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.569 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31       ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.338 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.569 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega        ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.363 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.569 ns )                    ; unidadeControle:unidadeControle|state.Lhu                 ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.338 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.568 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step2           ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.343 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.565 ns )                    ; unidadeControle:unidadeControle|state.Lhu                 ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.334 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.561 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.333 ns               ;
; N/A                                     ; 31.69 MHz ( period = 31.559 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg24[4]  ; clock      ; clock    ; None                        ; None                      ; 31.264 ns               ;
; N/A                                     ; 31.69 MHz ( period = 31.558 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg24[4]  ; clock      ; clock    ; None                        ; None                      ; 31.273 ns               ;
; N/A                                     ; 31.69 MHz ( period = 31.557 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.329 ns               ;
; N/A                                     ; 31.70 MHz ( period = 31.543 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg0[4]   ; clock      ; clock    ; None                        ; None                      ; 31.257 ns               ;
; N/A                                     ; 31.71 MHz ( period = 31.536 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg8[4]   ; clock      ; clock    ; None                        ; None                      ; 31.252 ns               ;
; N/A                                     ; 31.71 MHz ( period = 31.533 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.302 ns               ;
; N/A                                     ; 31.72 MHz ( period = 31.529 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.298 ns               ;
; N/A                                     ; 31.72 MHz ( period = 31.529 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg0[4]   ; clock      ; clock    ; None                        ; None                      ; 31.237 ns               ;
; N/A                                     ; 31.72 MHz ( period = 31.522 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg8[4]   ; clock      ; clock    ; None                        ; None                      ; 31.232 ns               ;
; N/A                                     ; 31.73 MHz ( period = 31.518 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg16[4]  ; clock      ; clock    ; None                        ; None                      ; 31.287 ns               ;
; N/A                                     ; 31.73 MHz ( period = 31.512 ns )                    ; unidadeControle:unidadeControle|state.SH                  ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.281 ns               ;
; N/A                                     ; 31.74 MHz ( period = 31.508 ns )                    ; unidadeControle:unidadeControle|state.SH                  ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.277 ns               ;
; N/A                                     ; 31.74 MHz ( period = 31.506 ns )                    ; unidadeControle:unidadeControle|state.SB_step2            ; Banco_reg:BancoReg|Reg0[4]   ; clock      ; clock    ; None                        ; None                      ; 31.217 ns               ;
; N/A                                     ; 31.75 MHz ( period = 31.499 ns )                    ; unidadeControle:unidadeControle|state.SB_step2            ; Banco_reg:BancoReg|Reg8[4]   ; clock      ; clock    ; None                        ; None                      ; 31.212 ns               ;
; N/A                                     ; 31.75 MHz ( period = 31.493 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg9[4]   ; clock      ; clock    ; None                        ; None                      ; 31.228 ns               ;
; N/A                                     ; 31.75 MHz ( period = 31.492 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg11[4]  ; clock      ; clock    ; None                        ; None                      ; 31.227 ns               ;
; N/A                                     ; 31.76 MHz ( period = 31.491 ns )                    ; unidadeControle:unidadeControle|state.SH_step3            ; Banco_reg:BancoReg|Reg0[4]   ; clock      ; clock    ; None                        ; None                      ; 31.206 ns               ;
; N/A                                     ; 31.76 MHz ( period = 31.488 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg19[23] ; clock      ; clock    ; None                        ; None                      ; 31.259 ns               ;
; N/A                                     ; 31.76 MHz ( period = 31.486 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOv         ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.258 ns               ;
; N/A                                     ; 31.76 MHz ( period = 31.485 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg17[23] ; clock      ; clock    ; None                        ; None                      ; 31.256 ns               ;
; N/A                                     ; 31.76 MHz ( period = 31.484 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.256 ns               ;
; N/A                                     ; 31.76 MHz ( period = 31.484 ns )                    ; unidadeControle:unidadeControle|state.SH_step3            ; Banco_reg:BancoReg|Reg8[4]   ; clock      ; clock    ; None                        ; None                      ; 31.201 ns               ;
; N/A                                     ; 31.76 MHz ( period = 31.482 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOv         ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.254 ns               ;
; N/A                                     ; 31.76 MHz ( period = 31.482 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg16[4]  ; clock      ; clock    ; None                        ; None                      ; 31.254 ns               ;
; N/A                                     ; 31.77 MHz ( period = 31.481 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg16[4]  ; clock      ; clock    ; None                        ; None                      ; 31.263 ns               ;
; N/A                                     ; 31.77 MHz ( period = 31.481 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg3[23]  ; clock      ; clock    ; None                        ; None                      ; 31.253 ns               ;
; N/A                                     ; 31.77 MHz ( period = 31.480 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.252 ns               ;
; N/A                                     ; 31.77 MHz ( period = 31.479 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg9[4]   ; clock      ; clock    ; None                        ; None                      ; 31.208 ns               ;
; N/A                                     ; 31.77 MHz ( period = 31.478 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg11[4]  ; clock      ; clock    ; None                        ; None                      ; 31.207 ns               ;
; N/A                                     ; 31.77 MHz ( period = 31.478 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg7[23]  ; clock      ; clock    ; None                        ; None                      ; 31.250 ns               ;
; N/A                                     ; 31.77 MHz ( period = 31.475 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg10[4]  ; clock      ; clock    ; None                        ; None                      ; 31.249 ns               ;
; N/A                                     ; 31.77 MHz ( period = 31.474 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg18[4]  ; clock      ; clock    ; None                        ; None                      ; 31.248 ns               ;
; N/A                                     ; 31.77 MHz ( period = 31.473 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOv ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.245 ns               ;
; N/A                                     ; 31.78 MHz ( period = 31.470 ns )                    ; unidadeControle:unidadeControle|state.ShiftSllvWrite      ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.237 ns               ;
; N/A                                     ; 31.78 MHz ( period = 31.470 ns )                    ; unidadeControle:unidadeControle|state.SB_step4            ; Banco_reg:BancoReg|Reg0[4]   ; clock      ; clock    ; None                        ; None                      ; 31.181 ns               ;
; N/A                                     ; 31.78 MHz ( period = 31.469 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOv ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.241 ns               ;
; N/A                                     ; 31.78 MHz ( period = 31.466 ns )                    ; unidadeControle:unidadeControle|state.ShiftSllvWrite      ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.233 ns               ;
; N/A                                     ; 31.78 MHz ( period = 31.463 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg22[4]  ; clock      ; clock    ; None                        ; None                      ; 31.207 ns               ;
; N/A                                     ; 31.78 MHz ( period = 31.463 ns )                    ; unidadeControle:unidadeControle|state.SB_step4            ; Banco_reg:BancoReg|Reg8[4]   ; clock      ; clock    ; None                        ; None                      ; 31.176 ns               ;
; N/A                                     ; 31.79 MHz ( period = 31.461 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg10[4]  ; clock      ; clock    ; None                        ; None                      ; 31.229 ns               ;
; N/A                                     ; 31.79 MHz ( period = 31.461 ns )                    ; unidadeControle:unidadeControle|state.Lbu_step4           ; Banco_reg:BancoReg|Reg0[4]   ; clock      ; clock    ; None                        ; None                      ; 31.172 ns               ;
; N/A                                     ; 31.79 MHz ( period = 31.460 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg18[4]  ; clock      ; clock    ; None                        ; None                      ; 31.228 ns               ;
; N/A                                     ; 31.79 MHz ( period = 31.456 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait       ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.234 ns               ;
; N/A                                     ; 31.79 MHz ( period = 31.456 ns )                    ; unidadeControle:unidadeControle|state.SB_step2            ; Banco_reg:BancoReg|Reg9[4]   ; clock      ; clock    ; None                        ; None                      ; 31.188 ns               ;
; N/A                                     ; 31.79 MHz ( period = 31.455 ns )                    ; unidadeControle:unidadeControle|state.SB_step2            ; Banco_reg:BancoReg|Reg11[4]  ; clock      ; clock    ; None                        ; None                      ; 31.187 ns               ;
; N/A                                     ; 31.79 MHz ( period = 31.454 ns )                    ; unidadeControle:unidadeControle|state.Lbu_step4           ; Banco_reg:BancoReg|Reg8[4]   ; clock      ; clock    ; None                        ; None                      ; 31.167 ns               ;
; N/A                                     ; 31.79 MHz ( period = 31.452 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait       ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.230 ns               ;
; N/A                                     ; 31.79 MHz ( period = 31.452 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg19[23] ; clock      ; clock    ; None                        ; None                      ; 31.226 ns               ;
; N/A                                     ; 31.80 MHz ( period = 31.451 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg19[23] ; clock      ; clock    ; None                        ; None                      ; 31.235 ns               ;
; N/A                                     ; 31.80 MHz ( period = 31.450 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg24[4]  ; clock      ; clock    ; None                        ; None                      ; 31.164 ns               ;
; N/A                                     ; 31.80 MHz ( period = 31.450 ns )                    ; unidadeControle:unidadeControle|state.SB_step3            ; Banco_reg:BancoReg|Reg0[4]   ; clock      ; clock    ; None                        ; None                      ; 31.161 ns               ;
; N/A                                     ; 31.80 MHz ( period = 31.449 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg22[4]  ; clock      ; clock    ; None                        ; None                      ; 31.187 ns               ;
; N/A                                     ; 31.80 MHz ( period = 31.449 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg17[23] ; clock      ; clock    ; None                        ; None                      ; 31.223 ns               ;
; N/A                                     ; 31.80 MHz ( period = 31.448 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg17[23] ; clock      ; clock    ; None                        ; None                      ; 31.232 ns               ;
; N/A                                     ; 31.80 MHz ( period = 31.445 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg3[23]  ; clock      ; clock    ; None                        ; None                      ; 31.220 ns               ;
; N/A                                     ; 31.80 MHz ( period = 31.444 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg3[23]  ; clock      ; clock    ; None                        ; None                      ; 31.229 ns               ;
; N/A                                     ; 31.80 MHz ( period = 31.443 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg0[4]   ; clock      ; clock    ; None                        ; None                      ; 31.158 ns               ;
; N/A                                     ; 31.80 MHz ( period = 31.443 ns )                    ; unidadeControle:unidadeControle|state.SB_step3            ; Banco_reg:BancoReg|Reg8[4]   ; clock      ; clock    ; None                        ; None                      ; 31.156 ns               ;
; N/A                                     ; 31.80 MHz ( period = 31.442 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg7[23]  ; clock      ; clock    ; None                        ; None                      ; 31.217 ns               ;
; N/A                                     ; 31.81 MHz ( period = 31.441 ns )                    ; unidadeControle:unidadeControle|state.SH_step3            ; Banco_reg:BancoReg|Reg9[4]   ; clock      ; clock    ; None                        ; None                      ; 31.177 ns               ;
; N/A                                     ; 31.81 MHz ( period = 31.441 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg7[23]  ; clock      ; clock    ; None                        ; None                      ; 31.226 ns               ;
; N/A                                     ; 31.81 MHz ( period = 31.440 ns )                    ; unidadeControle:unidadeControle|state.SH_step3            ; Banco_reg:BancoReg|Reg11[4]  ; clock      ; clock    ; None                        ; None                      ; 31.176 ns               ;
; N/A                                     ; 31.81 MHz ( period = 31.439 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg19[4]  ; clock      ; clock    ; None                        ; None                      ; 31.158 ns               ;
; N/A                                     ; 31.81 MHz ( period = 31.438 ns )                    ; unidadeControle:unidadeControle|state.SB_step2            ; Banco_reg:BancoReg|Reg10[4]  ; clock      ; clock    ; None                        ; None                      ; 31.209 ns               ;
; N/A                                     ; 31.81 MHz ( period = 31.437 ns )                    ; unidadeControle:unidadeControle|state.SB_step2            ; Banco_reg:BancoReg|Reg18[4]  ; clock      ; clock    ; None                        ; None                      ; 31.208 ns               ;
; N/A                                     ; 31.81 MHz ( period = 31.436 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg24[4]  ; clock      ; clock    ; None                        ; None                      ; 31.144 ns               ;
; N/A                                     ; 31.81 MHz ( period = 31.436 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg8[4]   ; clock      ; clock    ; None                        ; None                      ; 31.153 ns               ;
; N/A                                     ; 31.81 MHz ( period = 31.435 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg23[4]  ; clock      ; clock    ; None                        ; None                      ; 31.154 ns               ;
; N/A                                     ; 31.81 MHz ( period = 31.435 ns )                    ; unidadeControle:unidadeControle|state.Andi                ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.214 ns               ;
; N/A                                     ; 31.81 MHz ( period = 31.432 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; Banco_reg:BancoReg|Reg0[4]   ; clock      ; clock    ; None                        ; None                      ; 31.140 ns               ;
; N/A                                     ; 31.82 MHz ( period = 31.431 ns )                    ; unidadeControle:unidadeControle|state.Andi                ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.210 ns               ;
; N/A                                     ; 31.82 MHz ( period = 31.426 ns )                    ; unidadeControle:unidadeControle|state.SB_step2            ; Banco_reg:BancoReg|Reg22[4]  ; clock      ; clock    ; None                        ; None                      ; 31.167 ns               ;
; N/A                                     ; 31.82 MHz ( period = 31.425 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; Banco_reg:BancoReg|Reg8[4]   ; clock      ; clock    ; None                        ; None                      ; 31.135 ns               ;
; N/A                                     ; 31.82 MHz ( period = 31.423 ns )                    ; unidadeControle:unidadeControle|state.SH_step3            ; Banco_reg:BancoReg|Reg10[4]  ; clock      ; clock    ; None                        ; None                      ; 31.198 ns               ;
; N/A                                     ; 31.82 MHz ( period = 31.422 ns )                    ; unidadeControle:unidadeControle|state.SH_step3            ; Banco_reg:BancoReg|Reg18[4]  ; clock      ; clock    ; None                        ; None                      ; 31.197 ns               ;
; N/A                                     ; 31.83 MHz ( period = 31.420 ns )                    ; unidadeControle:unidadeControle|state.SB_step4            ; Banco_reg:BancoReg|Reg9[4]   ; clock      ; clock    ; None                        ; None                      ; 31.152 ns               ;
; N/A                                     ; 31.83 MHz ( period = 31.419 ns )                    ; unidadeControle:unidadeControle|state.SB_step4            ; Banco_reg:BancoReg|Reg11[4]  ; clock      ; clock    ; None                        ; None                      ; 31.151 ns               ;
; N/A                                     ; 31.83 MHz ( period = 31.413 ns )                    ; unidadeControle:unidadeControle|state.SB_step2            ; Banco_reg:BancoReg|Reg24[4]  ; clock      ; clock    ; None                        ; None                      ; 31.124 ns               ;
; N/A                                     ; 31.84 MHz ( period = 31.411 ns )                    ; unidadeControle:unidadeControle|state.SH_step3            ; Banco_reg:BancoReg|Reg22[4]  ; clock      ; clock    ; None                        ; None                      ; 31.156 ns               ;
; N/A                                     ; 31.84 MHz ( period = 31.411 ns )                    ; unidadeControle:unidadeControle|state.Lbu_step4           ; Banco_reg:BancoReg|Reg9[4]   ; clock      ; clock    ; None                        ; None                      ; 31.143 ns               ;
; N/A                                     ; 31.84 MHz ( period = 31.410 ns )                    ; unidadeControle:unidadeControle|state.Lbu_step4           ; Banco_reg:BancoReg|Reg11[4]  ; clock      ; clock    ; None                        ; None                      ; 31.142 ns               ;
; N/A                                     ; 31.84 MHz ( period = 31.405 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step5           ; Banco_reg:BancoReg|Reg0[4]   ; clock      ; clock    ; None                        ; None                      ; 31.107 ns               ;
; N/A                                     ; 31.84 MHz ( period = 31.403 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg19[4]  ; clock      ; clock    ; None                        ; None                      ; 31.125 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.402 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg19[4]  ; clock      ; clock    ; None                        ; None                      ; 31.134 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.402 ns )                    ; unidadeControle:unidadeControle|state.SB_step4            ; Banco_reg:BancoReg|Reg10[4]  ; clock      ; clock    ; None                        ; None                      ; 31.173 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.401 ns )                    ; unidadeControle:unidadeControle|state.SB_step4            ; Banco_reg:BancoReg|Reg18[4]  ; clock      ; clock    ; None                        ; None                      ; 31.172 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.400 ns )                    ; unidadeControle:unidadeControle|state.SB_step3            ; Banco_reg:BancoReg|Reg9[4]   ; clock      ; clock    ; None                        ; None                      ; 31.132 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.399 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg23[4]  ; clock      ; clock    ; None                        ; None                      ; 31.121 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.399 ns )                    ; unidadeControle:unidadeControle|state.SB_step3            ; Banco_reg:BancoReg|Reg11[4]  ; clock      ; clock    ; None                        ; None                      ; 31.131 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.398 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step3           ; Banco_reg:BancoReg|Reg23[4]  ; clock      ; clock    ; None                        ; None                      ; 31.130 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.398 ns )                    ; unidadeControle:unidadeControle|state.SH_step3            ; Banco_reg:BancoReg|Reg24[4]  ; clock      ; clock    ; None                        ; None                      ; 31.113 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.398 ns )                    ; unidadeControle:unidadeControle|state.Lhu_step5           ; Banco_reg:BancoReg|Reg8[4]   ; clock      ; clock    ; None                        ; None                      ; 31.102 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.393 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg25[4]  ; clock      ; clock    ; None                        ; None                      ; 31.145 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.393 ns )                    ; unidadeControle:unidadeControle|state.Lbu_step4           ; Banco_reg:BancoReg|Reg10[4]  ; clock      ; clock    ; None                        ; None                      ; 31.164 ns               ;
; N/A                                     ; 31.85 MHz ( period = 31.393 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg9[4]   ; clock      ; clock    ; None                        ; None                      ; 31.129 ns               ;
; N/A                                     ; 31.86 MHz ( period = 31.392 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg11[4]  ; clock      ; clock    ; None                        ; None                      ; 31.128 ns               ;
; N/A                                     ; 31.86 MHz ( period = 31.392 ns )                    ; unidadeControle:unidadeControle|state.Lbu_step4           ; Banco_reg:BancoReg|Reg18[4]  ; clock      ; clock    ; None                        ; None                      ; 31.163 ns               ;
; N/A                                     ; 31.86 MHz ( period = 31.390 ns )                    ; unidadeControle:unidadeControle|state.SB_step4            ; Banco_reg:BancoReg|Reg22[4]  ; clock      ; clock    ; None                        ; None                      ; 31.131 ns               ;
; N/A                                     ; 31.86 MHz ( period = 31.389 ns )                    ; unidadeControle:unidadeControle|state.IRWrite             ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.155 ns               ;
; N/A                                     ; 31.86 MHz ( period = 31.385 ns )                    ; unidadeControle:unidadeControle|state.IRWrite             ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.151 ns               ;
; N/A                                     ; 31.86 MHz ( period = 31.383 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg13[23] ; clock      ; clock    ; None                        ; None                      ; 31.134 ns               ;
; N/A                                     ; 31.86 MHz ( period = 31.383 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg15[23] ; clock      ; clock    ; None                        ; None                      ; 31.134 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.382 ns )                    ; unidadeControle:unidadeControle|state.SB_step3            ; Banco_reg:BancoReg|Reg10[4]  ; clock      ; clock    ; None                        ; None                      ; 31.153 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.382 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; Banco_reg:BancoReg|Reg9[4]   ; clock      ; clock    ; None                        ; None                      ; 31.111 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.381 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; Banco_reg:BancoReg|Reg11[4]  ; clock      ; clock    ; None                        ; None                      ; 31.110 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.381 ns )                    ; unidadeControle:unidadeControle|state.Lbu_step4           ; Banco_reg:BancoReg|Reg22[4]  ; clock      ; clock    ; None                        ; None                      ; 31.122 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.381 ns )                    ; unidadeControle:unidadeControle|state.SB_step3            ; Banco_reg:BancoReg|Reg18[4]  ; clock      ; clock    ; None                        ; None                      ; 31.152 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.377 ns )                    ; unidadeControle:unidadeControle|state.SB_step4            ; Banco_reg:BancoReg|Reg24[4]  ; clock      ; clock    ; None                        ; None                      ; 31.088 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.375 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg10[4]  ; clock      ; clock    ; None                        ; None                      ; 31.150 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.375 ns )                    ; unidadeControle:unidadeControle|state.Jal                 ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.150 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.374 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg18[4]  ; clock      ; clock    ; None                        ; None                      ; 31.149 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.373 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg16[4]  ; clock      ; clock    ; None                        ; None                      ; 31.154 ns               ;
; N/A                                     ; 31.87 MHz ( period = 31.373 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOv       ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.145 ns               ;
; N/A                                     ; 31.88 MHz ( period = 31.371 ns )                    ; unidadeControle:unidadeControle|state.Jal                 ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.146 ns               ;
; N/A                                     ; 31.88 MHz ( period = 31.370 ns )                    ; unidadeControle:unidadeControle|state.SB_step3            ; Banco_reg:BancoReg|Reg22[4]  ; clock      ; clock    ; None                        ; None                      ; 31.111 ns               ;
; N/A                                     ; 31.88 MHz ( period = 31.369 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOv       ; Banco_reg:BancoReg|Reg7[4]   ; clock      ; clock    ; None                        ; None                      ; 31.141 ns               ;
; N/A                                     ; 31.88 MHz ( period = 31.368 ns )                    ; unidadeControle:unidadeControle|state.Lbu_step4           ; Banco_reg:BancoReg|Reg24[4]  ; clock      ; clock    ; None                        ; None                      ; 31.079 ns               ;
; N/A                                     ; 31.88 MHz ( period = 31.365 ns )                    ; unidadeControle:unidadeControle|state.ShiftSllWrite       ; Banco_reg:BancoReg|Reg1[4]   ; clock      ; clock    ; None                        ; None                      ; 31.132 ns               ;
; N/A                                     ; 31.88 MHz ( period = 31.364 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; Banco_reg:BancoReg|Reg10[4]  ; clock      ; clock    ; None                        ; None                      ; 31.132 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                           ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------+------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                      ; To               ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------+------------------+------------+
; N/A                                     ; None                                                ; 38.472 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.436 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.435 ns  ; unidadeControle:unidadeControle|state.Lhu_step3           ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.327 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.313 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.290 ns  ; unidadeControle:unidadeControle|state.SB_step2            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.275 ns  ; unidadeControle:unidadeControle|state.SH_step3            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.254 ns  ; unidadeControle:unidadeControle|state.SB_step4            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.245 ns  ; unidadeControle:unidadeControle|state.Lbu_step4           ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.234 ns  ; unidadeControle:unidadeControle|state.SB_step3            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.227 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.216 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.189 ns  ; unidadeControle:unidadeControle|state.Lhu_step5           ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.140 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.124 ns  ; unidadeControle:unidadeControle|state.SltiWrite           ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.108 ns  ; unidadeControle:unidadeControle|state.ShiftSrlWrite       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.105 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 38.100 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.097 ns  ; unidadeControle:unidadeControle|state.SH_step4            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.069 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 38.068 ns  ; unidadeControle:unidadeControle|state.Lhu_step3           ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 38.054 ns  ; unidadeControle:unidadeControle|state.Decode              ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.050 ns  ; unidadeControle:unidadeControle|state.Lbu_step3           ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.039 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 38.039 ns  ; unidadeControle:unidadeControle|state.SB_step5            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.026 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.021 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.020 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.015 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 38.003 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 38.002 ns  ; unidadeControle:unidadeControle|state.Lhu_step3           ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.974 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.974 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega        ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.973 ns  ; unidadeControle:unidadeControle|state.Lhu_step2           ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.970 ns  ; unidadeControle:unidadeControle|state.Lhu                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.962 ns  ; unidadeControle:unidadeControle|state.Break               ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.960 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.946 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.934 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.923 ns  ; unidadeControle:unidadeControle|state.SB_step2            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.913 ns  ; unidadeControle:unidadeControle|state.SH                  ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.908 ns  ; unidadeControle:unidadeControle|state.SH_step3            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.894 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.887 ns  ; unidadeControle:unidadeControle|state.SB_step4            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.887 ns  ; unidadeControle:unidadeControle|state.EscrevePcOv         ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.885 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.880 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.878 ns  ; unidadeControle:unidadeControle|state.Lbu_step4           ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.874 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.874 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOv ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.871 ns  ; unidadeControle:unidadeControle|state.ShiftSllvWrite      ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.867 ns  ; unidadeControle:unidadeControle|state.SB_step3            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.860 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.857 ns  ; unidadeControle:unidadeControle|state.SB_step2            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.857 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.849 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.842 ns  ; unidadeControle:unidadeControle|state.SH_step3            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.838 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.837 ns  ; unidadeControle:unidadeControle|state.Lhu_step3           ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.836 ns  ; unidadeControle:unidadeControle|state.Andi                ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.822 ns  ; unidadeControle:unidadeControle|state.Lhu_step5           ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.821 ns  ; unidadeControle:unidadeControle|state.SB_step4            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.812 ns  ; unidadeControle:unidadeControle|state.Lbu_step4           ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.801 ns  ; unidadeControle:unidadeControle|state.SB_step3            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.794 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.790 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.783 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.776 ns  ; unidadeControle:unidadeControle|state.Jal                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.774 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOv       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.773 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.766 ns  ; unidadeControle:unidadeControle|state.ShiftSllWrite       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.757 ns  ; unidadeControle:unidadeControle|state.SltiWrite           ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.756 ns  ; unidadeControle:unidadeControle|state.Lhu_step5           ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.754 ns  ; unidadeControle:unidadeControle|state.SH_step5            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.751 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.745 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv        ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.744 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.743 ns  ; unidadeControle:unidadeControle|state.Lbu                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.741 ns  ; unidadeControle:unidadeControle|state.ShiftSrlWrite       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.733 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.730 ns  ; unidadeControle:unidadeControle|state.SH_step4            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.729 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.724 ns  ; unidadeControle:unidadeControle|state.Lbu_step2           ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.717 ns  ; unidadeControle:unidadeControle|state.J                   ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.715 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.715 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.714 ns  ; unidadeControle:unidadeControle|state.Lhu_step3           ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.707 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.694 ns  ; unidadeControle:unidadeControle|state.SH_step2            ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.693 ns  ; unidadeControle:unidadeControle|state.Addi                ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.692 ns  ; unidadeControle:unidadeControle|state.SB_step2            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.691 ns  ; unidadeControle:unidadeControle|state.SltiWrite           ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.687 ns  ; unidadeControle:unidadeControle|state.Decode              ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.683 ns  ; unidadeControle:unidadeControle|state.Lbu_step3           ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.680 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra         ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.677 ns  ; unidadeControle:unidadeControle|state.SH_step3            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.675 ns  ; unidadeControle:unidadeControle|state.ShiftSrlWrite       ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.672 ns  ; unidadeControle:unidadeControle|state.SB_step5            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.667 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.664 ns  ; unidadeControle:unidadeControle|state.SH_step4            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.659 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.656 ns  ; unidadeControle:unidadeControle|state.SB_step4            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.654 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.653 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.648 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.647 ns  ; unidadeControle:unidadeControle|state.Lbu_step4           ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.646 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 37.642 ns  ; unidadeControle:unidadeControle|state.ShiftSraWrite       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.641 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOv      ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.637 ns  ; unidadeControle:unidadeControle|state.JR                  ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.636 ns  ; unidadeControle:unidadeControle|state.SB_step3            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.629 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.622 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl         ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.621 ns  ; unidadeControle:unidadeControle|state.Decode              ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.618 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.617 ns  ; unidadeControle:unidadeControle|state.Lbu_step3           ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.610 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 37.609 ns  ; unidadeControle:unidadeControle|state.Lhu_step3           ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 37.607 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.607 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega        ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.607 ns  ; unidadeControle:unidadeControle|state.Lbu_step5           ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.606 ns  ; unidadeControle:unidadeControle|state.SB_step5            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.606 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.606 ns  ; unidadeControle:unidadeControle|state.Lhu_step2           ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.603 ns  ; unidadeControle:unidadeControle|state.Lhu                 ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.595 ns  ; unidadeControle:unidadeControle|state.Break               ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.593 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.592 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.591 ns  ; unidadeControle:unidadeControle|state.Lhu_step5           ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.588 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.587 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.582 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.574 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.574 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.569 ns  ; unidadeControle:unidadeControle|state.SB_step2            ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.567 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.554 ns  ; unidadeControle:unidadeControle|state.SH_step3            ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.548 ns  ; unidadeControle:unidadeControle|state.Lhu_step4           ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.546 ns  ; unidadeControle:unidadeControle|state.SH                  ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.545 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav        ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.542 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.541 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31       ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.541 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega        ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.540 ns  ; unidadeControle:unidadeControle|state.Lhu_step2           ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.537 ns  ; unidadeControle:unidadeControle|state.Lhu                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.533 ns  ; unidadeControle:unidadeControle|state.SB_step4            ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.530 ns  ; unidadeControle:unidadeControle|state.Slti                ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.529 ns  ; unidadeControle:unidadeControle|state.Break               ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.526 ns  ; unidadeControle:unidadeControle|state.SltiWrite           ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.524 ns  ; unidadeControle:unidadeControle|state.Lbu_step4           ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.520 ns  ; unidadeControle:unidadeControle|state.EscrevePcOv         ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.518 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.513 ns  ; unidadeControle:unidadeControle|state.SB_step3            ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.510 ns  ; unidadeControle:unidadeControle|state.ShiftSrlWrite       ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.510 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.507 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOv ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.506 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.504 ns  ; unidadeControle:unidadeControle|state.ShiftSllvWrite      ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.502 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.501 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.501 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 37.499 ns  ; unidadeControle:unidadeControle|state.SH_step4            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.495 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.495 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll         ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.490 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.487 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 37.480 ns  ; unidadeControle:unidadeControle|state.SH                  ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.479 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 37.469 ns  ; unidadeControle:unidadeControle|state.Andi                ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.468 ns  ; unidadeControle:unidadeControle|state.Lhu_step5           ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.464 ns  ; unidadeControle:unidadeControle|state.SB_step2            ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 37.456 ns  ; unidadeControle:unidadeControle|state.Decode              ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.454 ns  ; unidadeControle:unidadeControle|state.EscrevePcOv         ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.452 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.452 ns  ; unidadeControle:unidadeControle|state.Lbu_step3           ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.449 ns  ; unidadeControle:unidadeControle|state.SH_step3            ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 37.441 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOv ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.441 ns  ; unidadeControle:unidadeControle|state.SB_step5            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.438 ns  ; unidadeControle:unidadeControle|state.ShiftSllvWrite      ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.428 ns  ; unidadeControle:unidadeControle|state.SB_step4            ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 37.428 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.424 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.423 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.423 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.422 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.421 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 37.419 ns  ; unidadeControle:unidadeControle|state.Lbu_step4           ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 37.419 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.417 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 37.409 ns  ; unidadeControle:unidadeControle|state.Jal                 ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.408 ns  ; unidadeControle:unidadeControle|state.SB_step3            ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 37.407 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOv       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.403 ns  ; unidadeControle:unidadeControle|state.Andi                ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 37.403 ns  ; unidadeControle:unidadeControle|state.SltiWrite           ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.401 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 37.399 ns  ; unidadeControle:unidadeControle|state.ShiftSllWrite       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.390 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[19] ; clock      ;
; N/A                                     ; None                                                ; 37.387 ns  ; unidadeControle:unidadeControle|state.ShiftSrlWrite       ; WriteDataReg[13] ; clock      ;
; N/A                                     ; None                                                ; 37.387 ns  ; unidadeControle:unidadeControle|state.SH_step5            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 37.385 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[7]  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                           ;                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 09 00:55:35 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 31.18 MHz between source register "unidadeControle:unidadeControle|state.LW_step5" and destination register "Banco_reg:BancoReg|Reg1[4]" (period= 32.071 ns)
    Info: + Longest register to register delay is 31.837 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y30_N9; Fanout = 3; REG Node = 'unidadeControle:unidadeControle|state.LW_step5'
        Info: 2: + IC(0.811 ns) + CELL(0.398 ns) = 1.209 ns; Loc. = LCCOMB_X42_Y32_N14; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle|WideOr100~3'
        Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 1.748 ns; Loc. = LCCOMB_X42_Y32_N24; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle|WideOr83~3'
        Info: 4: + IC(0.277 ns) + CELL(0.438 ns) = 2.463 ns; Loc. = LCCOMB_X42_Y32_N0; Fanout = 35; COMB Node = 'unidadeControle:unidadeControle|WideOr83'
        Info: 5: + IC(0.752 ns) + CELL(0.150 ns) = 3.365 ns; Loc. = LCCOMB_X42_Y33_N28; Fanout = 5; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 6: + IC(0.472 ns) + CELL(0.413 ns) = 4.250 ns; Loc. = LCCOMB_X42_Y33_N26; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~7'
        Info: 7: + IC(0.274 ns) + CELL(0.150 ns) = 4.674 ns; Loc. = LCCOMB_X42_Y33_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~8'
        Info: 8: + IC(0.262 ns) + CELL(0.150 ns) = 5.086 ns; Loc. = LCCOMB_X42_Y33_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~9'
        Info: 9: + IC(0.251 ns) + CELL(0.150 ns) = 5.487 ns; Loc. = LCCOMB_X42_Y33_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~10'
        Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 5.887 ns; Loc. = LCCOMB_X42_Y33_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~11'
        Info: 11: + IC(0.243 ns) + CELL(0.150 ns) = 6.280 ns; Loc. = LCCOMB_X42_Y33_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~47'
        Info: 12: + IC(1.189 ns) + CELL(0.150 ns) = 7.619 ns; Loc. = LCCOMB_X51_Y33_N18; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~12'
        Info: 13: + IC(1.035 ns) + CELL(0.150 ns) = 8.804 ns; Loc. = LCCOMB_X47_Y29_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~48'
        Info: 14: + IC(0.270 ns) + CELL(0.150 ns) = 9.224 ns; Loc. = LCCOMB_X47_Y29_N24; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~13'
        Info: 15: + IC(0.268 ns) + CELL(0.275 ns) = 9.767 ns; Loc. = LCCOMB_X47_Y29_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~49'
        Info: 16: + IC(1.000 ns) + CELL(0.150 ns) = 10.917 ns; Loc. = LCCOMB_X50_Y31_N6; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[10]~15'
        Info: 17: + IC(0.698 ns) + CELL(0.275 ns) = 11.890 ns; Loc. = LCCOMB_X47_Y31_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~16'
        Info: 18: + IC(1.234 ns) + CELL(0.150 ns) = 13.274 ns; Loc. = LCCOMB_X52_Y35_N6; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[12]~18'
        Info: 19: + IC(0.705 ns) + CELL(0.275 ns) = 14.254 ns; Loc. = LCCOMB_X56_Y35_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~19'
        Info: 20: + IC(0.269 ns) + CELL(0.271 ns) = 14.794 ns; Loc. = LCCOMB_X56_Y35_N12; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[14]~21'
        Info: 21: + IC(0.274 ns) + CELL(0.438 ns) = 15.506 ns; Loc. = LCCOMB_X56_Y35_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~22'
        Info: 22: + IC(0.265 ns) + CELL(0.150 ns) = 15.921 ns; Loc. = LCCOMB_X56_Y35_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[16]~23'
        Info: 23: + IC(0.266 ns) + CELL(0.275 ns) = 16.462 ns; Loc. = LCCOMB_X56_Y35_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~25'
        Info: 24: + IC(0.265 ns) + CELL(0.150 ns) = 16.877 ns; Loc. = LCCOMB_X56_Y35_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~26'
        Info: 25: + IC(0.266 ns) + CELL(0.275 ns) = 17.418 ns; Loc. = LCCOMB_X56_Y35_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~28'
        Info: 26: + IC(0.259 ns) + CELL(0.150 ns) = 17.827 ns; Loc. = LCCOMB_X56_Y35_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~29'
        Info: 27: + IC(0.265 ns) + CELL(0.275 ns) = 18.367 ns; Loc. = LCCOMB_X56_Y35_N16; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~31'
        Info: 28: + IC(0.273 ns) + CELL(0.275 ns) = 18.915 ns; Loc. = LCCOMB_X56_Y35_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~33'
        Info: 29: + IC(0.265 ns) + CELL(0.275 ns) = 19.455 ns; Loc. = LCCOMB_X56_Y35_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~34'
        Info: 30: + IC(1.037 ns) + CELL(0.150 ns) = 20.642 ns; Loc. = LCCOMB_X54_Y32_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~35'
        Info: 31: + IC(0.254 ns) + CELL(0.275 ns) = 21.171 ns; Loc. = LCCOMB_X54_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~37'
        Info: 32: + IC(0.262 ns) + CELL(0.150 ns) = 21.583 ns; Loc. = LCCOMB_X54_Y32_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~39'
        Info: 33: + IC(0.260 ns) + CELL(0.275 ns) = 22.118 ns; Loc. = LCCOMB_X54_Y32_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~40'
        Info: 34: + IC(0.263 ns) + CELL(0.150 ns) = 22.531 ns; Loc. = LCCOMB_X54_Y32_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~41'
        Info: 35: + IC(0.261 ns) + CELL(0.275 ns) = 23.067 ns; Loc. = LCCOMB_X54_Y32_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~43'
        Info: 36: + IC(0.255 ns) + CELL(0.150 ns) = 23.472 ns; Loc. = LCCOMB_X54_Y32_N28; Fanout = 5; COMB Node = 'Ula32:Ula|carry_temp[30]~46'
        Info: 37: + IC(0.265 ns) + CELL(0.419 ns) = 24.156 ns; Loc. = LCCOMB_X54_Y32_N26; Fanout = 37; COMB Node = 'Ula32:Ula|Menor'
        Info: 38: + IC(0.497 ns) + CELL(0.275 ns) = 24.928 ns; Loc. = LCCOMB_X53_Y32_N24; Fanout = 34; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux29~0'
        Info: 39: + IC(0.311 ns) + CELL(0.271 ns) = 25.510 ns; Loc. = LCCOMB_X53_Y32_N14; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux29~2'
        Info: 40: + IC(0.291 ns) + CELL(0.420 ns) = 26.221 ns; Loc. = LCCOMB_X53_Y32_N2; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux27~1'
        Info: 41: + IC(1.479 ns) + CELL(0.150 ns) = 27.850 ns; Loc. = LCCOMB_X43_Y33_N22; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux27~2'
        Info: 42: + IC(0.938 ns) + CELL(0.150 ns) = 28.938 ns; Loc. = LCCOMB_X50_Y33_N8; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux27~3'
        Info: 43: + IC(2.533 ns) + CELL(0.366 ns) = 31.837 ns; Loc. = LCFF_X50_Y27_N21; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg1[4]'
        Info: Total cell delay = 10.009 ns ( 31.44 % )
        Info: Total interconnect delay = 21.828 ns ( 68.56 % )
    Info: - Smallest clock skew is -0.020 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.870 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1458; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.230 ns) + CELL(0.537 ns) = 2.870 ns; Loc. = LCFF_X50_Y27_N21; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg1[4]'
            Info: Total cell delay = 1.526 ns ( 53.17 % )
            Info: Total interconnect delay = 1.344 ns ( 46.83 % )
        Info: - Longest clock path from clock "clock" to source register is 2.890 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1458; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.250 ns) + CELL(0.537 ns) = 2.890 ns; Loc. = LCFF_X42_Y30_N9; Fanout = 3; REG Node = 'unidadeControle:unidadeControle|state.LW_step5'
            Info: Total cell delay = 1.526 ns ( 52.80 % )
            Info: Total interconnect delay = 1.364 ns ( 47.20 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clock" to destination pin "WriteDataReg[0]" through register "unidadeControle:unidadeControle|state.LW_step5" is 38.472 ns
    Info: + Longest clock path from clock "clock" to source register is 2.890 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1458; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.250 ns) + CELL(0.537 ns) = 2.890 ns; Loc. = LCFF_X42_Y30_N9; Fanout = 3; REG Node = 'unidadeControle:unidadeControle|state.LW_step5'
        Info: Total cell delay = 1.526 ns ( 52.80 % )
        Info: Total interconnect delay = 1.364 ns ( 47.20 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 35.332 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y30_N9; Fanout = 3; REG Node = 'unidadeControle:unidadeControle|state.LW_step5'
        Info: 2: + IC(0.811 ns) + CELL(0.398 ns) = 1.209 ns; Loc. = LCCOMB_X42_Y32_N14; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle|WideOr100~3'
        Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 1.748 ns; Loc. = LCCOMB_X42_Y32_N24; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle|WideOr83~3'
        Info: 4: + IC(0.277 ns) + CELL(0.438 ns) = 2.463 ns; Loc. = LCCOMB_X42_Y32_N0; Fanout = 35; COMB Node = 'unidadeControle:unidadeControle|WideOr83'
        Info: 5: + IC(0.752 ns) + CELL(0.150 ns) = 3.365 ns; Loc. = LCCOMB_X42_Y33_N28; Fanout = 5; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 6: + IC(0.472 ns) + CELL(0.413 ns) = 4.250 ns; Loc. = LCCOMB_X42_Y33_N26; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~7'
        Info: 7: + IC(0.274 ns) + CELL(0.150 ns) = 4.674 ns; Loc. = LCCOMB_X42_Y33_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~8'
        Info: 8: + IC(0.262 ns) + CELL(0.150 ns) = 5.086 ns; Loc. = LCCOMB_X42_Y33_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~9'
        Info: 9: + IC(0.251 ns) + CELL(0.150 ns) = 5.487 ns; Loc. = LCCOMB_X42_Y33_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~10'
        Info: 10: + IC(0.250 ns) + CELL(0.150 ns) = 5.887 ns; Loc. = LCCOMB_X42_Y33_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~11'
        Info: 11: + IC(0.243 ns) + CELL(0.150 ns) = 6.280 ns; Loc. = LCCOMB_X42_Y33_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~47'
        Info: 12: + IC(1.189 ns) + CELL(0.150 ns) = 7.619 ns; Loc. = LCCOMB_X51_Y33_N18; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~12'
        Info: 13: + IC(1.035 ns) + CELL(0.150 ns) = 8.804 ns; Loc. = LCCOMB_X47_Y29_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~48'
        Info: 14: + IC(0.270 ns) + CELL(0.150 ns) = 9.224 ns; Loc. = LCCOMB_X47_Y29_N24; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~13'
        Info: 15: + IC(0.268 ns) + CELL(0.275 ns) = 9.767 ns; Loc. = LCCOMB_X47_Y29_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~49'
        Info: 16: + IC(1.000 ns) + CELL(0.150 ns) = 10.917 ns; Loc. = LCCOMB_X50_Y31_N6; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[10]~15'
        Info: 17: + IC(0.698 ns) + CELL(0.275 ns) = 11.890 ns; Loc. = LCCOMB_X47_Y31_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~16'
        Info: 18: + IC(1.234 ns) + CELL(0.150 ns) = 13.274 ns; Loc. = LCCOMB_X52_Y35_N6; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[12]~18'
        Info: 19: + IC(0.705 ns) + CELL(0.275 ns) = 14.254 ns; Loc. = LCCOMB_X56_Y35_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~19'
        Info: 20: + IC(0.269 ns) + CELL(0.271 ns) = 14.794 ns; Loc. = LCCOMB_X56_Y35_N12; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[14]~21'
        Info: 21: + IC(0.274 ns) + CELL(0.438 ns) = 15.506 ns; Loc. = LCCOMB_X56_Y35_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~22'
        Info: 22: + IC(0.265 ns) + CELL(0.150 ns) = 15.921 ns; Loc. = LCCOMB_X56_Y35_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[16]~23'
        Info: 23: + IC(0.266 ns) + CELL(0.275 ns) = 16.462 ns; Loc. = LCCOMB_X56_Y35_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~25'
        Info: 24: + IC(0.265 ns) + CELL(0.150 ns) = 16.877 ns; Loc. = LCCOMB_X56_Y35_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~26'
        Info: 25: + IC(0.266 ns) + CELL(0.275 ns) = 17.418 ns; Loc. = LCCOMB_X56_Y35_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~28'
        Info: 26: + IC(0.259 ns) + CELL(0.150 ns) = 17.827 ns; Loc. = LCCOMB_X56_Y35_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~29'
        Info: 27: + IC(0.265 ns) + CELL(0.275 ns) = 18.367 ns; Loc. = LCCOMB_X56_Y35_N16; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~31'
        Info: 28: + IC(0.273 ns) + CELL(0.275 ns) = 18.915 ns; Loc. = LCCOMB_X56_Y35_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~33'
        Info: 29: + IC(0.265 ns) + CELL(0.275 ns) = 19.455 ns; Loc. = LCCOMB_X56_Y35_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~34'
        Info: 30: + IC(1.037 ns) + CELL(0.150 ns) = 20.642 ns; Loc. = LCCOMB_X54_Y32_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~35'
        Info: 31: + IC(0.254 ns) + CELL(0.275 ns) = 21.171 ns; Loc. = LCCOMB_X54_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~37'
        Info: 32: + IC(0.262 ns) + CELL(0.150 ns) = 21.583 ns; Loc. = LCCOMB_X54_Y32_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~39'
        Info: 33: + IC(0.260 ns) + CELL(0.275 ns) = 22.118 ns; Loc. = LCCOMB_X54_Y32_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~40'
        Info: 34: + IC(0.263 ns) + CELL(0.150 ns) = 22.531 ns; Loc. = LCCOMB_X54_Y32_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~41'
        Info: 35: + IC(0.261 ns) + CELL(0.275 ns) = 23.067 ns; Loc. = LCCOMB_X54_Y32_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~43'
        Info: 36: + IC(0.255 ns) + CELL(0.150 ns) = 23.472 ns; Loc. = LCCOMB_X54_Y32_N28; Fanout = 5; COMB Node = 'Ula32:Ula|carry_temp[30]~46'
        Info: 37: + IC(0.265 ns) + CELL(0.419 ns) = 24.156 ns; Loc. = LCCOMB_X54_Y32_N26; Fanout = 37; COMB Node = 'Ula32:Ula|Menor'
        Info: 38: + IC(0.497 ns) + CELL(0.275 ns) = 24.928 ns; Loc. = LCCOMB_X53_Y32_N24; Fanout = 34; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux29~0'
        Info: 39: + IC(0.304 ns) + CELL(0.275 ns) = 25.507 ns; Loc. = LCCOMB_X53_Y32_N20; Fanout = 8; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux29~1'
        Info: 40: + IC(0.321 ns) + CELL(0.275 ns) = 26.103 ns; Loc. = LCCOMB_X53_Y32_N8; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux31~1'
        Info: 41: + IC(1.415 ns) + CELL(0.150 ns) = 27.668 ns; Loc. = LCCOMB_X42_Y33_N16; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux31~2'
        Info: 42: + IC(0.917 ns) + CELL(0.275 ns) = 28.860 ns; Loc. = LCCOMB_X49_Y32_N0; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux31~3'
        Info: 43: + IC(3.714 ns) + CELL(2.758 ns) = 35.332 ns; Loc. = PIN_AD16; Fanout = 0; PIN Node = 'WriteDataReg[0]'
        Info: Total cell delay = 12.385 ns ( 35.05 % )
        Info: Total interconnect delay = 22.947 ns ( 64.95 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 204 megabytes
    Info: Processing ended: Tue May 09 00:55:36 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


