
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Fastest Corner ===================================

Startpoint: readReg1[1] (input port clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[1] (in)
                                         readReg1[1] (net)
                  0.01    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.03    0.21    0.18    2.19 ^ input2/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.21    0.00    2.19 ^ _289_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.14    0.21    2.40 ^ _289_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _112_ (net)
                  0.14    0.00    2.40 ^ _290_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.12    0.19    2.59 ^ _290_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _113_ (net)
                  0.13    0.01    2.60 ^ _299_/S1 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.07    0.17    2.77 v _299_/X (sky130_fd_sc_hd__mux4_1)
                                         _121_ (net)
                  0.07    0.00    2.77 v _304_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.04    0.15    2.92 v _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.04    0.00    2.92 v output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.13    3.05 v output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.06    0.00    3.05 v readData1[1] (out)
                                  3.05   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.05   data arrival time
-----------------------------------------------------------------------------
                                  4.70   slack (MET)


Startpoint: readReg2[1] (input port clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    0.00    0.02    0.01    2.01 ^ readReg2[1] (in)
                                         readReg2[1] (net)
                  0.02    0.00    2.01 ^ input5/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.03    0.20    0.18    2.20 ^ input5/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net5 (net)
                  0.20    0.00    2.20 ^ _235_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.13    0.21    2.40 ^ _235_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _066_ (net)
                  0.13    0.00    2.41 ^ _236_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.13    0.19    2.60 ^ _236_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _067_ (net)
                  0.13    0.01    2.61 ^ _245_/S1 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.16    2.77 v _245_/X (sky130_fd_sc_hd__mux4_1)
                                         _075_ (net)
                  0.06    0.00    2.77 v _250_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.13    2.90 v _250_/X (sky130_fd_sc_hd__o21a_1)
                                         net28 (net)
                  0.03    0.00    2.90 v output28/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    3.02 v output28/X (sky130_fd_sc_hd__buf_2)
                                         readData2[1] (net)
                  0.06    0.00    3.02 v readData2[1] (out)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  4.73   slack (MET)


Startpoint: readReg2[1] (input port clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    0.00    0.02    0.01    2.01 ^ readReg2[1] (in)
                                         readReg2[1] (net)
                  0.02    0.00    2.01 ^ input5/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.03    0.20    0.18    2.20 ^ input5/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net5 (net)
                  0.20    0.00    2.20 ^ _235_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.13    0.21    2.40 ^ _235_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _066_ (net)
                  0.13    0.00    2.41 ^ _236_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.13    0.19    2.60 ^ _236_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _067_ (net)
                  0.13    0.01    2.61 ^ _237_/S1 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.16    2.77 v _237_/X (sky130_fd_sc_hd__mux4_1)
                                         _068_ (net)
                  0.06    0.00    2.77 v _244_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.13    2.90 v _244_/X (sky130_fd_sc_hd__o21a_1)
                                         net27 (net)
                  0.03    0.00    2.90 v output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    3.02 v output27/X (sky130_fd_sc_hd__buf_2)
                                         readData2[0] (net)
                  0.06    0.00    3.02 v readData2[0] (out)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  4.73   slack (MET)


Startpoint: readReg1[1] (input port clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[1] (in)
                                         readReg1[1] (net)
                  0.01    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.03    0.21    0.18    2.19 ^ input2/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.21    0.00    2.19 ^ _289_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.14    0.21    2.40 ^ _289_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _112_ (net)
                  0.14    0.00    2.40 ^ _290_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.12    0.19    2.59 ^ _290_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _113_ (net)
                  0.13    0.01    2.60 ^ _291_/S1 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.06    0.16    2.76 v _291_/X (sky130_fd_sc_hd__mux4_1)
                                         _114_ (net)
                  0.06    0.00    2.76 v _298_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.04    0.13    2.89 v _298_/X (sky130_fd_sc_hd__o21a_1)
                                         net19 (net)
                  0.04    0.00    2.89 v output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.13    3.02 v output19/X (sky130_fd_sc_hd__buf_2)
                                         readData1[0] (net)
                  0.06    0.00    3.02 v readData1[0] (out)
                                  3.02   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  4.73   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.17    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.17 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.15    0.22    2.39 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.15    0.00    2.39 ^ _326_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.61 v _326_/X (sky130_fd_sc_hd__mux2_1)
                                         _144_ (net)
                  0.04    0.00    2.61 v _327_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.01    0.05    0.17    2.77 v _327_/X (sky130_fd_sc_hd__a221o_1)
                                         _145_ (net)
                  0.05    0.00    2.77 v _328_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.08    2.85 v _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.03    0.00    2.85 v output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.06    0.13    2.98 v output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.06    0.00    2.98 v readData1[5] (out)
                                  2.98   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  4.77   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.01    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.19    0.17    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.19    0.00    2.18 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.17    0.23    2.40 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.17    0.01    2.41 ^ _260_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.62 v _260_/X (sky130_fd_sc_hd__mux2_1)
                                         _088_ (net)
                  0.04    0.00    2.62 v _261_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.16    2.77 v _261_/X (sky130_fd_sc_hd__a221o_1)
                                         _089_ (net)
                  0.04    0.00    2.77 v _262_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.07    2.85 v _262_/X (sky130_fd_sc_hd__o21a_1)
                                         net30 (net)
                  0.03    0.00    2.85 v output30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.06    0.13    2.98 v output30/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData2[3] (net)
                  0.06    0.00    2.98 v readData2[3] (out)
                                  2.98   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  4.77   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.01    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.19    0.17    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.19    0.00    2.18 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.17    0.23    2.40 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.17    0.01    2.41 ^ _266_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.62 v _266_/X (sky130_fd_sc_hd__mux2_1)
                                         _093_ (net)
                  0.04    0.00    2.62 v _267_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.15    2.77 v _267_/X (sky130_fd_sc_hd__a221o_1)
                                         _094_ (net)
                  0.04    0.00    2.77 v _268_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.07    2.85 v _268_/X (sky130_fd_sc_hd__o21a_1)
                                         net31 (net)
                  0.03    0.00    2.85 v output31/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.97 v output31/X (sky130_fd_sc_hd__buf_2)
                                         readData2[4] (net)
                  0.06    0.00    2.97 v readData2[4] (out)
                                  2.97   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  4.78   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.01    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.19    0.17    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.19    0.00    2.18 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.17    0.23    2.40 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.17    0.01    2.41 ^ _272_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.61 v _272_/X (sky130_fd_sc_hd__mux2_1)
                                         _098_ (net)
                  0.04    0.00    2.61 v _273_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.01    0.04    0.16    2.77 v _273_/X (sky130_fd_sc_hd__a221o_1)
                                         _099_ (net)
                  0.04    0.00    2.77 v _274_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.85 v _274_/X (sky130_fd_sc_hd__o21a_1)
                                         net32 (net)
                  0.03    0.00    2.85 v output32/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.97 v output32/X (sky130_fd_sc_hd__buf_2)
                                         readData2[5] (net)
                  0.06    0.00    2.97 v readData2[5] (out)
                                  2.97   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  4.78   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.01    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.19    0.17    2.17 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.19    0.00    2.18 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.17    0.23    2.40 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.17    0.01    2.41 ^ _254_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.62 v _254_/X (sky130_fd_sc_hd__mux2_1)
                                         _083_ (net)
                  0.04    0.00    2.62 v _255_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.15    2.77 v _255_/X (sky130_fd_sc_hd__a221o_1)
                                         _084_ (net)
                  0.04    0.00    2.77 v _256_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.84 v _256_/X (sky130_fd_sc_hd__o21a_1)
                                         net29 (net)
                  0.03    0.00    2.84 v output29/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.96 v output29/X (sky130_fd_sc_hd__buf_2)
                                         readData2[2] (net)
                  0.06    0.00    2.97 v readData2[2] (out)
                                  2.97   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  4.78   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.17    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.17 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.15    0.22    2.39 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.15    0.01    2.40 ^ _320_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.61 v _320_/X (sky130_fd_sc_hd__mux2_1)
                                         _139_ (net)
                  0.04    0.00    2.61 v _321_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.16    2.76 v _321_/X (sky130_fd_sc_hd__a221o_1)
                                         _140_ (net)
                  0.04    0.00    2.76 v _322_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.84 v _322_/X (sky130_fd_sc_hd__o21a_1)
                                         net23 (net)
                  0.03    0.00    2.84 v output23/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.96 v output23/X (sky130_fd_sc_hd__buf_2)
                                         readData1[4] (net)
                  0.06    0.00    2.96 v readData1[4] (out)
                                  2.96   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  4.79   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.17    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.17 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.15    0.22    2.39 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.15    0.01    2.40 ^ _314_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.60 v _314_/X (sky130_fd_sc_hd__mux2_1)
                                         _134_ (net)
                  0.04    0.00    2.60 v _315_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.15    2.75 v _315_/X (sky130_fd_sc_hd__a221o_1)
                                         _135_ (net)
                  0.04    0.00    2.75 v _316_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.03    0.07    2.83 v _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.03    0.00    2.83 v output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.06    0.13    2.96 v output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.06    0.00    2.96 v readData1[3] (out)
                                  2.96   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  4.79   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.17    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.17 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.15    0.22    2.39 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.15    0.01    2.40 ^ _308_/S (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.05    0.21    2.61 v _308_/X (sky130_fd_sc_hd__mux2_1)
                                         _129_ (net)
                  0.05    0.00    2.61 v _309_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.03    0.15    2.76 v _309_/X (sky130_fd_sc_hd__a221o_1)
                                         _130_ (net)
                  0.03    0.00    2.76 v _310_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.07    2.83 v _310_/X (sky130_fd_sc_hd__o21a_1)
                                         net21 (net)
                  0.03    0.00    2.83 v output21/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.06    0.12    2.95 v output21/X (sky130_fd_sc_hd__buf_2)
                                         readData1[2] (net)
                  0.06    0.00    2.96 v readData1[2] (out)
                                  2.96   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  4.79   slack (MET)


Startpoint: readReg2[1] (input port clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    0.00    0.02    0.01    2.01 ^ readReg2[1] (in)
                                         readReg2[1] (net)
                  0.02    0.00    2.01 ^ input5/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.03    0.20    0.18    2.20 ^ input5/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net5 (net)
                  0.20    0.00    2.20 ^ _235_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.13    0.21    2.40 ^ _235_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _066_ (net)
                  0.13    0.00    2.41 ^ _236_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.13    0.19    2.60 ^ _236_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _067_ (net)
                  0.13    0.01    2.60 ^ _285_/B2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.04    0.10    2.71 ^ _285_/X (sky130_fd_sc_hd__a221o_1)
                                         _109_ (net)
                  0.04    0.00    2.71 ^ _286_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.06    0.08    2.79 ^ _286_/X (sky130_fd_sc_hd__o21a_1)
                                         net34 (net)
                  0.06    0.00    2.79 ^ output34/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.13    0.16    2.94 ^ output34/X (sky130_fd_sc_hd__buf_2)
                                         readData2[7] (net)
                  0.13    0.00    2.95 ^ readData2[7] (out)
                                  2.95   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  4.80   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.18    0.17    2.17 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.18    0.00    2.17 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.16    0.19    2.37 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.16    0.01    2.38 ^ _335_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.07    0.30    2.68 v _335_/X (sky130_fd_sc_hd__mux4_1)
                                         _151_ (net)
                  0.07    0.00    2.68 v _340_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.04    0.14    2.82 v _340_/X (sky130_fd_sc_hd__o21a_1)
                                         net26 (net)
                  0.04    0.00    2.82 v output26/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.06    0.13    2.94 v output26/X (sky130_fd_sc_hd__buf_2)
                                         readData1[7] (net)
                  0.07    0.00    2.95 v readData1[7] (out)
                                  2.95   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  4.80   slack (MET)


Startpoint: readReg2[1] (input port clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     2    0.00    0.02    0.01    2.01 ^ readReg2[1] (in)
                                         readReg2[1] (net)
                  0.02    0.00    2.01 ^ input5/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.03    0.20    0.18    2.20 ^ input5/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net5 (net)
                  0.20    0.00    2.20 ^ _235_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.13    0.21    2.40 ^ _235_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _066_ (net)
                  0.13    0.00    2.41 ^ _236_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.13    0.19    2.60 ^ _236_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _067_ (net)
                  0.13    0.00    2.60 ^ _279_/B2 (sky130_fd_sc_hd__a221o_1)
     1    0.01    0.05    0.11    2.72 ^ _279_/X (sky130_fd_sc_hd__a221o_1)
                                         _104_ (net)
                  0.05    0.00    2.72 ^ _280_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.07    2.79 ^ _280_/X (sky130_fd_sc_hd__o21a_1)
                                         net33 (net)
                  0.05    0.00    2.79 ^ output33/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.13    0.15    2.94 ^ output33/X (sky130_fd_sc_hd__buf_2)
                                         readData2[6] (net)
                  0.13    0.00    2.94 ^ readData2[6] (out)
                                  2.94   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  4.81   slack (MET)


Startpoint: readReg1[1] (input port clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ readReg1[1] (in)
                                         readReg1[1] (net)
                  0.01    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.03    0.21    0.18    2.19 ^ input2/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.21    0.00    2.19 ^ _289_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.14    0.21    2.40 ^ _289_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _112_ (net)
                  0.14    0.00    2.40 ^ _290_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.12    0.19    2.59 ^ _290_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _113_ (net)
                  0.12    0.00    2.59 ^ _333_/B2 (sky130_fd_sc_hd__a221o_1)
     1    0.01    0.05    0.11    2.70 ^ _333_/X (sky130_fd_sc_hd__a221o_1)
                                         _150_ (net)
                  0.05    0.00    2.70 ^ _334_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.07    2.77 ^ _334_/X (sky130_fd_sc_hd__o21a_1)
                                         net25 (net)
                  0.04    0.00    2.78 ^ output25/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.13    0.15    2.92 ^ output25/X (sky130_fd_sc_hd__buf_2)
                                         readData1[6] (net)
                  0.13    0.00    2.92 ^ readData1[6] (out)
                                  2.92   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.92   data arrival time
-----------------------------------------------------------------------------
                                  4.83   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.09    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.06    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.06    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.61 v _435_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.21    2.83 v _435_/X (sky130_fd_sc_hd__mux2_1)
                                         _208_ (net)
                  0.05    0.00    2.83 v _436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    2.89 v _436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _042_ (net)
                  0.02    0.00    2.89 v _524_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.89   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.29 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                  7.08   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.09    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.06    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.06    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.62 v _445_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.83 v _445_/X (sky130_fd_sc_hd__mux2_1)
                                         _213_ (net)
                  0.04    0.00    2.83 v _446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    2.89 v _446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _047_ (net)
                  0.02    0.00    2.89 v _529_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.89   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.29 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.29 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                  7.08   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.09    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.06    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.06    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.62 v _439_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.82 v _439_/X (sky130_fd_sc_hd__mux2_1)
                                         _210_ (net)
                  0.04    0.00    2.82 v _440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.89 v _440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _044_ (net)
                  0.02    0.00    2.89 v _526_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.89   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.29 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                  7.08   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.09    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.06    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.06    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.62 v _433_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.82 v _433_/X (sky130_fd_sc_hd__mux2_1)
                                         _207_ (net)
                  0.04    0.00    2.82 v _434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.88 v _434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _041_ (net)
                  0.02    0.00    2.88 v _523_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.88   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.29 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.09    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.06    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.06    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.62 v _437_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.82 v _437_/X (sky130_fd_sc_hd__mux2_1)
                                         _209_ (net)
                  0.04    0.00    2.82 v _438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.88 v _438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _043_ (net)
                  0.02    0.00    2.88 v _525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.88   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.29 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.09    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.06    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.06    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.62 v _443_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.82 v _443_/X (sky130_fd_sc_hd__mux2_1)
                                         _212_ (net)
                  0.04    0.00    2.82 v _444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.88 v _444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _046_ (net)
                  0.02    0.00    2.88 v _528_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.88   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.29 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.29 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.09    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.06    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.06    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.62 v _431_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.82 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                         _206_ (net)
                  0.04    0.00    2.82 v _432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.88 v _432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _040_ (net)
                  0.02    0.00    2.88 v _522_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.88   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.29 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.00    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.09    0.14    2.14 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.09    0.00    2.14 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.06    0.32    2.46 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.06    0.00    2.46 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.07    0.15    2.61 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.07    0.00    2.62 v _441_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.81 v _441_/X (sky130_fd_sc_hd__mux2_1)
                                         _211_ (net)
                  0.04    0.00    2.81 v _442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.88 v _442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _045_ (net)
                  0.02    0.00    2.88 v _527_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.88   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.29 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.29 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.88   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.34 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.34 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.16    0.00    2.53 ^ _371_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.74 v _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _173_ (net)
                  0.04    0.00    2.74 v _372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.81 v _372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _013_ (net)
                  0.02    0.00    2.81 v _495_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.81   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.29 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.81   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.34 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.34 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.16    0.00    2.54 ^ _367_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.74 v _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _171_ (net)
                  0.04    0.00    2.74 v _368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.80 v _368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.02    0.00    2.80 v _493_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.80   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.29 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.34 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.34 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.16    0.00    2.53 ^ _369_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.74 v _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _172_ (net)
                  0.04    0.00    2.74 v _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.80 v _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.02    0.00    2.80 v _494_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.80   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.29 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.34 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.34 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.16    0.00    2.54 ^ _361_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.74 v _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _168_ (net)
                  0.04    0.00    2.74 v _362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.80 v _362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _008_ (net)
                  0.02    0.00    2.80 v _490_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.80   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.29 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.34 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.34 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.16    0.00    2.54 ^ _365_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.74 v _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.04    0.00    2.74 v _366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.80 v _366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.02    0.00    2.80 v _492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.80   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.29 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.34 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.34 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.16    0.00    2.53 ^ _363_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.74 v _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _169_ (net)
                  0.04    0.00    2.74 v _364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.80 v _364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.02    0.00    2.80 v _491_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.80   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.29 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.34 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.34 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.16    0.00    2.54 ^ _375_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.73 v _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _175_ (net)
                  0.04    0.00    2.73 v _376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.79 v _376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.02    0.00    2.79 v _497_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.79   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.29 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.33 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.52 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.01    2.53 ^ _410_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.73 v _410_/X (sky130_fd_sc_hd__mux2_1)
                                         _194_ (net)
                  0.04    0.00    2.73 v _411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.79 v _411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _031_ (net)
                  0.02    0.00    2.80 v _513_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.80   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.29 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.29 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.05    0.14    2.34 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.05    0.00    2.34 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.16    0.00    2.54 ^ _373_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.74 v _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _174_ (net)
                  0.04    0.00    2.74 v _374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.80 v _374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _014_ (net)
                  0.02    0.00    2.80 v _496_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.80   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.29 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.29 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.98   library setup time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.33 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.52 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.01    2.53 ^ _404_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.73 v _404_/X (sky130_fd_sc_hd__mux2_1)
                                         _191_ (net)
                  0.04    0.00    2.73 v _405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.79 v _405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _028_ (net)
                  0.02    0.00    2.79 v _510_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.79   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.29 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.33 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.52 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.00    2.52 ^ _400_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.73 v _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _189_ (net)
                  0.04    0.00    2.73 v _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.79 v _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _026_ (net)
                  0.02    0.00    2.79 v _508_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.79   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.29 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.33 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.52 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.00    2.53 ^ _406_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.73 v _406_/X (sky130_fd_sc_hd__mux2_1)
                                         _192_ (net)
                  0.04    0.00    2.73 v _407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.79 v _407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _029_ (net)
                  0.02    0.00    2.79 v _511_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.79   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.29 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  7.18   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.33 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.52 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.00    2.53 ^ _402_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.73 v _402_/X (sky130_fd_sc_hd__mux2_1)
                                         _190_ (net)
                  0.04    0.00    2.73 v _403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.79 v _403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _027_ (net)
                  0.02    0.00    2.79 v _509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.79   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.29 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.33 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.52 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.00    2.53 ^ _408_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.73 v _408_/X (sky130_fd_sc_hd__mux2_1)
                                         _193_ (net)
                  0.04    0.00    2.73 v _409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.79 v _409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _030_ (net)
                  0.02    0.00    2.79 v _512_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.79   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.29 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.29 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.33 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.52 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.00    2.53 ^ _398_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.73 v _398_/X (sky130_fd_sc_hd__mux2_1)
                                         _188_ (net)
                  0.04    0.00    2.73 v _399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.79 v _399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.02    0.00    2.79 v _507_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.79   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.29 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.04    0.00    2.33 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.16    0.19    2.52 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.16    0.00    2.53 ^ _396_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.73 v _396_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.04    0.00    2.73 v _397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.79 v _397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _024_ (net)
                  0.02    0.00    2.79 v _506_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.79   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.29 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.33 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.33 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.15    0.18    2.51 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.00    2.52 ^ _478_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.72 v _478_/X (sky130_fd_sc_hd__mux2_1)
                                         _231_ (net)
                  0.04    0.00    2.72 v _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.02    0.00    2.78 v _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.29 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.29 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.33 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.33 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.15    0.18    2.51 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.00    2.52 ^ _468_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.72 v _468_/X (sky130_fd_sc_hd__mux2_1)
                                         _226_ (net)
                  0.04    0.00    2.72 v _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _057_ (net)
                  0.02    0.00    2.78 v _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.29 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.33 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.33 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.15    0.18    2.51 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.00    2.52 ^ _480_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.72 v _480_/X (sky130_fd_sc_hd__mux2_1)
                                         _232_ (net)
                  0.04    0.00    2.72 v _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.02    0.00    2.78 v _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.29 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.33 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.33 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.15    0.18    2.51 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.00    2.52 ^ _472_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.72 v _472_/X (sky130_fd_sc_hd__mux2_1)
                                         _228_ (net)
                  0.04    0.00    2.72 v _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _059_ (net)
                  0.02    0.00    2.78 v _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.29 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.21    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.33 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.15    0.00    2.51 ^ _347_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.71 v _347_/X (sky130_fd_sc_hd__mux2_1)
                                         _160_ (net)
                  0.04    0.00    2.71 v _348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    2.78 v _348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _002_ (net)
                  0.02    0.00    2.78 v _484_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.29 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.33 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.33 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.15    0.18    2.51 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.00    2.52 ^ _474_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.72 v _474_/X (sky130_fd_sc_hd__mux2_1)
                                         _229_ (net)
                  0.04    0.00    2.72 v _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _060_ (net)
                  0.02    0.00    2.78 v _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.29 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.33 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.33 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.15    0.18    2.51 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.01    2.52 ^ _466_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.72 v _466_/X (sky130_fd_sc_hd__mux2_1)
                                         _225_ (net)
                  0.04    0.00    2.72 v _467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _056_ (net)
                  0.02    0.00    2.78 v _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.29 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.33 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.33 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.15    0.18    2.51 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.00    2.52 ^ _476_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.72 v _476_/X (sky130_fd_sc_hd__mux2_1)
                                         _230_ (net)
                  0.04    0.00    2.72 v _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.02    0.00    2.78 v _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.29 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.21    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.33 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.15    0.00    2.51 ^ _355_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.71 v _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.04    0.00    2.71 v _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.02    0.00    2.78 v _488_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.29 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.29 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.19    2.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.21    0.00    2.20 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.04    0.13    2.33 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.04    0.00    2.33 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.15    0.18    2.51 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.15    0.00    2.52 ^ _470_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.72 v _470_/X (sky130_fd_sc_hd__mux2_1)
                                         _227_ (net)
                  0.04    0.00    2.72 v _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.78 v _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _058_ (net)
                  0.02    0.00    2.78 v _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.29 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.21    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.33 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.15    0.00    2.51 ^ _351_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.71 v _351_/X (sky130_fd_sc_hd__mux2_1)
                                         _162_ (net)
                  0.04    0.00    2.71 v _352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _004_ (net)
                  0.02    0.00    2.77 v _486_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.29 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.21    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.33 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.15    0.00    2.51 ^ _357_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _165_ (net)
                  0.04    0.00    2.71 v _358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _007_ (net)
                  0.02    0.00    2.77 v _489_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.29 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.07    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.21    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.33 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.15    0.00    2.51 ^ _353_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _163_ (net)
                  0.04    0.00    2.71 v _354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _005_ (net)
                  0.02    0.00    2.77 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.29 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.49 ^ _380_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.70 v _380_/X (sky130_fd_sc_hd__mux2_1)
                                         _178_ (net)
                  0.04    0.00    2.70 v _381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.02    0.00    2.77 v _499_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.29 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.21    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.33 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.15    0.00    2.51 ^ _345_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _345_/X (sky130_fd_sc_hd__mux2_1)
                                         _159_ (net)
                  0.04    0.00    2.71 v _346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.02    0.00    2.77 v _483_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.29 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.49 ^ _423_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _423_/X (sky130_fd_sc_hd__mux2_1)
                                         _201_ (net)
                  0.04    0.00    2.70 v _424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    2.76 v _424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _037_ (net)
                  0.02    0.00    2.76 v _519_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.29 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.07    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.21    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.33 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.15    0.01    2.51 ^ _343_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _343_/X (sky130_fd_sc_hd__mux2_1)
                                         _158_ (net)
                  0.04    0.00    2.71 v _344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.77 v _344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.02    0.00    2.77 v _482_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.29 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.21    0.18    2.19 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.21    0.00    2.19 ^ _341_/D (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.04    0.13    2.33 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.04    0.00    2.33 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.14    0.18    2.50 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.15    0.01    2.51 ^ _349_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.71 v _349_/X (sky130_fd_sc_hd__mux2_1)
                                         _161_ (net)
                  0.04    0.00    2.71 v _350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.02    0.00    2.76 v _485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.29 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.49 ^ _392_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _392_/X (sky130_fd_sc_hd__mux2_1)
                                         _184_ (net)
                  0.04    0.00    2.70 v _393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _023_ (net)
                  0.02    0.00    2.76 v _505_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.29 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.29 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.49 ^ _421_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.70 v _421_/X (sky130_fd_sc_hd__mux2_1)
                                         _200_ (net)
                  0.04    0.00    2.70 v _422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _036_ (net)
                  0.02    0.00    2.76 v _518_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.29 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.49 ^ _382_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.70 v _382_/X (sky130_fd_sc_hd__mux2_1)
                                         _179_ (net)
                  0.04    0.00    2.70 v _383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.02    0.00    2.76 v _500_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.29 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.49 ^ _419_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.70 v _419_/X (sky130_fd_sc_hd__mux2_1)
                                         _199_ (net)
                  0.04    0.00    2.70 v _420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _035_ (net)
                  0.02    0.00    2.76 v _517_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.29 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.49 ^ _378_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _378_/X (sky130_fd_sc_hd__mux2_1)
                                         _177_ (net)
                  0.04    0.00    2.69 v _379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.02    0.00    2.76 v _498_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.29 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.49 ^ _384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.04    0.00    2.69 v _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.76 v _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _019_ (net)
                  0.02    0.00    2.76 v _501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.29 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.49 ^ _388_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _388_/X (sky130_fd_sc_hd__mux2_1)
                                         _182_ (net)
                  0.04    0.00    2.69 v _389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.02    0.00    2.75 v _503_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.29 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.49 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _183_ (net)
                  0.04    0.00    2.69 v _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _022_ (net)
                  0.02    0.00    2.75 v _504_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.29 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.29 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.49 ^ _427_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _427_/X (sky130_fd_sc_hd__mux2_1)
                                         _203_ (net)
                  0.04    0.00    2.69 v _428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _039_ (net)
                  0.02    0.00    2.75 v _521_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.29 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.29 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.17    0.00    2.49 ^ _386_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _386_/X (sky130_fd_sc_hd__mux2_1)
                                         _181_ (net)
                  0.04    0.00    2.69 v _387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.02    0.00    2.75 v _502_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00   10.29 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.49 ^ _415_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _415_/X (sky130_fd_sc_hd__mux2_1)
                                         _197_ (net)
                  0.04    0.00    2.69 v _416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _033_ (net)
                  0.02    0.00    2.75 v _515_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.29 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.49 ^ _417_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _417_/X (sky130_fd_sc_hd__mux2_1)
                                         _198_ (net)
                  0.04    0.00    2.69 v _418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _034_ (net)
                  0.02    0.00    2.75 v _516_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.29 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.49 ^ _425_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _425_/X (sky130_fd_sc_hd__mux2_1)
                                         _202_ (net)
                  0.04    0.00    2.69 v _426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _038_ (net)
                  0.02    0.00    2.75 v _520_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.29 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.04    0.00   10.29 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.22   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.09    0.00    2.15 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.17    0.34    2.49 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.17    0.00    2.49 ^ _413_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.69 v _413_/X (sky130_fd_sc_hd__mux2_1)
                                         _196_ (net)
                  0.04    0.00    2.69 v _414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.75 v _414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _032_ (net)
                  0.02    0.00    2.75 v _514_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.29 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.47 ^ _458_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.68 v _458_/X (sky130_fd_sc_hd__mux2_1)
                                         _220_ (net)
                  0.04    0.00    2.68 v _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    2.74 v _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _053_ (net)
                  0.02    0.00    2.74 v _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.29 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.07    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.47 ^ _452_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.21    2.67 v _452_/X (sky130_fd_sc_hd__mux2_1)
                                         _217_ (net)
                  0.04    0.00    2.67 v _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    2.74 v _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _050_ (net)
                  0.02    0.00    2.74 v _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.04    0.00   10.29 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.07    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.74   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.47 ^ _456_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _456_/X (sky130_fd_sc_hd__mux2_1)
                                         _219_ (net)
                  0.04    0.00    2.67 v _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _052_ (net)
                  0.02    0.00    2.73 v _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.04    0.10   10.29 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.04    0.00   10.29 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.47 ^ _460_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _460_/X (sky130_fd_sc_hd__mux2_1)
                                         _221_ (net)
                  0.04    0.00    2.67 v _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _054_ (net)
                  0.02    0.00    2.73 v _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.04    0.10   10.29 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00   10.29 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.47 ^ _462_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _462_/X (sky130_fd_sc_hd__mux2_1)
                                         _222_ (net)
                  0.04    0.00    2.67 v _463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _055_ (net)
                  0.02    0.00    2.73 v _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.04    0.10   10.28 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.04    0.00   10.28 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.03   clock uncertainty
                          0.00   10.03   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.47 ^ _454_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _454_/X (sky130_fd_sc_hd__mux2_1)
                                         _218_ (net)
                  0.04    0.00    2.67 v _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _051_ (net)
                  0.02    0.00    2.73 v _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.04    0.00   10.29 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.47 ^ _448_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _448_/X (sky130_fd_sc_hd__mux2_1)
                                         _215_ (net)
                  0.04    0.00    2.67 v _449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _048_ (net)
                  0.02    0.00    2.73 v _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.29 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.00    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.00    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.09    0.14    2.14 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.09    0.00    2.14 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.14    0.32    2.46 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.14    0.00    2.47 ^ _450_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.20    2.67 v _450_/X (sky130_fd_sc_hd__mux2_1)
                                         _216_ (net)
                  0.04    0.00    2.67 v _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.73 v _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _049_ (net)
                  0.02    0.00    2.73 v _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.08    0.05   10.05 ^ clk (in)
                                         clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.08    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.01   10.19 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.04    0.10   10.29 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.04    0.00   10.29 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.06    9.97   library setup time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  7.25   slack (MET)



worst slack corner Fastest: 4.7013
======================= Slowest Corner ===================================

Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.36    2.38 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.36    0.00    2.38 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.32    0.54    2.92 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.32    0.01    2.93 ^ _299_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.18    1.41    4.34 v _299_/X (sky130_fd_sc_hd__mux4_1)
                                         _121_ (net)
                  0.18    0.00    4.34 v _304_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.12    0.43    4.77 v _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.12    0.00    4.77 v output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.39    5.16 v output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.17    0.00    5.16 v readData1[1] (out)
                                  5.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.16   data arrival time
-----------------------------------------------------------------------------
                                  2.59   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.36    2.38 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.36    0.00    2.38 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.32    0.54    2.92 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.32    0.01    2.93 ^ _335_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.16    1.38    4.31 v _335_/X (sky130_fd_sc_hd__mux4_1)
                                         _151_ (net)
                  0.16    0.00    4.31 v _340_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.10    0.40    4.71 v _340_/X (sky130_fd_sc_hd__o21a_1)
                                         net26 (net)
                  0.10    0.00    4.71 v output26/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.17    0.38    5.09 v output26/X (sky130_fd_sc_hd__buf_2)
                                         readData1[7] (net)
                  0.17    0.00    5.09 v readData1[7] (out)
                                  5.09   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.09   data arrival time
-----------------------------------------------------------------------------
                                  2.66   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.36    2.38 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.36    0.00    2.38 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.32    0.54    2.92 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.32    0.01    2.92 ^ _317_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.17    1.40    4.32 v _317_/X (sky130_fd_sc_hd__mux4_1)
                                         _136_ (net)
                  0.17    0.00    4.32 v _322_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.39    4.71 v _322_/X (sky130_fd_sc_hd__o21a_1)
                                         net23 (net)
                  0.08    0.00    4.71 v output23/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    5.08 v output23/X (sky130_fd_sc_hd__buf_2)
                                         readData1[4] (net)
                  0.17    0.00    5.08 v readData1[4] (out)
                                  5.08   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.08   data arrival time
-----------------------------------------------------------------------------
                                  2.67   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.36    2.38 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.36    0.00    2.38 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.32    0.54    2.92 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.32    0.01    2.92 ^ _323_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.17    1.40    4.33 v _323_/X (sky130_fd_sc_hd__mux4_1)
                                         _141_ (net)
                  0.17    0.00    4.33 v _328_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.40    4.72 v _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.09    0.00    4.72 v output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.14    0.35    5.07 v output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.14    0.00    5.07 v readData1[5] (out)
                                  5.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.07   data arrival time
-----------------------------------------------------------------------------
                                  2.68   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.36    2.38 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.36    0.00    2.38 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.32    0.54    2.92 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.32    0.01    2.93 ^ _305_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.17    1.40    4.33 v _305_/X (sky130_fd_sc_hd__mux4_1)
                                         _126_ (net)
                  0.17    0.00    4.33 v _310_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.38    4.70 v _310_/X (sky130_fd_sc_hd__o21a_1)
                                         net21 (net)
                  0.08    0.00    4.70 v output21/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.36    5.07 v output21/X (sky130_fd_sc_hd__buf_2)
                                         readData1[2] (net)
                  0.17    0.00    5.07 v readData1[2] (out)
                                  5.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.07   data arrival time
-----------------------------------------------------------------------------
                                  2.68   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.36    2.38 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.36    0.00    2.38 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.32    0.54    2.92 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.32    0.01    2.93 ^ _291_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.15    1.37    4.30 v _291_/X (sky130_fd_sc_hd__mux4_1)
                                         _114_ (net)
                  0.15    0.00    4.30 v _298_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.10    0.40    4.69 v _298_/X (sky130_fd_sc_hd__o21a_1)
                                         net19 (net)
                  0.10    0.00    4.69 v output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    5.07 v output19/X (sky130_fd_sc_hd__buf_2)
                                         readData1[0] (net)
                  0.17    0.00    5.07 v readData1[0] (out)
                                  5.07   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.07   data arrival time
-----------------------------------------------------------------------------
                                  2.68   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.37    2.38 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.36    0.00    2.38 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.34    0.60    2.98 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.34    0.01    2.99 ^ _242_/S (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.14    0.87    3.86 v _242_/X (sky130_fd_sc_hd__mux2_1)
                                         _073_ (net)
                  0.14    0.00    3.86 v _243_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.10    0.60    4.46 v _243_/X (sky130_fd_sc_hd__a221o_1)
                                         _074_ (net)
                  0.10    0.00    4.46 v _244_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.23    4.69 v _244_/X (sky130_fd_sc_hd__o21a_1)
                                         net27 (net)
                  0.09    0.00    4.69 v output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    5.06 v output27/X (sky130_fd_sc_hd__buf_2)
                                         readData2[0] (net)
                  0.17    0.00    5.06 v readData2[0] (out)
                                  5.06   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.06   data arrival time
-----------------------------------------------------------------------------
                                  2.69   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.37    2.38 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.36    0.00    2.38 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.28    0.51    2.89 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.29    0.01    2.91 ^ _269_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.18    1.40    4.30 v _269_/X (sky130_fd_sc_hd__mux4_1)
                                         _095_ (net)
                  0.18    0.00    4.30 v _274_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.39    4.69 v _274_/X (sky130_fd_sc_hd__o21a_1)
                                         net32 (net)
                  0.08    0.00    4.69 v output32/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    5.06 v output32/X (sky130_fd_sc_hd__buf_2)
                                         readData2[5] (net)
                  0.17    0.00    5.06 v readData2[5] (out)
                                  5.06   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.06   data arrival time
-----------------------------------------------------------------------------
                                  2.69   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.37    2.38 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.36    0.00    2.38 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.34    0.60    2.98 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.34    0.01    2.99 ^ _248_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.13    0.85    3.84 v _248_/X (sky130_fd_sc_hd__mux2_1)
                                         _078_ (net)
                  0.13    0.00    3.84 v _249_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.10    0.60    4.44 v _249_/X (sky130_fd_sc_hd__a221o_1)
                                         _079_ (net)
                  0.10    0.00    4.44 v _250_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.24    4.69 v _250_/X (sky130_fd_sc_hd__o21a_1)
                                         net28 (net)
                  0.09    0.00    4.69 v output28/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    5.06 v output28/X (sky130_fd_sc_hd__buf_2)
                                         readData2[1] (net)
                  0.17    0.00    5.06 v readData2[1] (out)
                                  5.06   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.06   data arrival time
-----------------------------------------------------------------------------
                                  2.69   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.37    2.38 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.36    0.00    2.38 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.34    0.60    2.98 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.34    0.01    2.99 ^ _266_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.13    0.85    3.84 v _266_/X (sky130_fd_sc_hd__mux2_1)
                                         _093_ (net)
                  0.13    0.00    3.84 v _267_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.10    0.60    4.44 v _267_/X (sky130_fd_sc_hd__a221o_1)
                                         _094_ (net)
                  0.10    0.00    4.44 v _268_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.24    4.68 v _268_/X (sky130_fd_sc_hd__o21a_1)
                                         net31 (net)
                  0.09    0.00    4.68 v output31/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    5.05 v output31/X (sky130_fd_sc_hd__buf_2)
                                         readData2[4] (net)
                  0.17    0.00    5.05 v readData2[4] (out)
                                  5.05   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.05   data arrival time
-----------------------------------------------------------------------------
                                  2.70   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.37    2.38 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.36    0.00    2.38 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.28    0.51    2.89 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.29    0.00    2.90 ^ _281_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.15    1.36    4.26 v _281_/X (sky130_fd_sc_hd__mux4_1)
                                         _105_ (net)
                  0.15    0.00    4.26 v _286_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.10    0.40    4.66 v _286_/X (sky130_fd_sc_hd__o21a_1)
                                         net34 (net)
                  0.10    0.00    4.66 v output34/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.17    0.38    5.04 v output34/X (sky130_fd_sc_hd__buf_2)
                                         readData2[7] (net)
                  0.17    0.00    5.04 v readData2[7] (out)
                                  5.04   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.04   data arrival time
-----------------------------------------------------------------------------
                                  2.71   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.37    2.38 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.36    0.00    2.38 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.28    0.51    2.89 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.29    0.00    2.90 ^ _275_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.16    1.38    4.27 v _275_/X (sky130_fd_sc_hd__mux4_1)
                                         _100_ (net)
                  0.16    0.00    4.27 v _280_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.39    4.66 v _280_/X (sky130_fd_sc_hd__o21a_1)
                                         net33 (net)
                  0.09    0.00    4.66 v output33/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    5.03 v output33/X (sky130_fd_sc_hd__buf_2)
                                         readData2[6] (net)
                  0.17    0.00    5.03 v readData2[6] (out)
                                  5.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.03   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.36    2.38 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.36    0.00    2.38 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.32    0.54    2.92 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.32    0.00    2.92 ^ _329_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.15    1.37    4.29 v _329_/X (sky130_fd_sc_hd__mux4_1)
                                         _146_ (net)
                  0.15    0.00    4.29 v _334_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.37    4.66 v _334_/X (sky130_fd_sc_hd__o21a_1)
                                         net25 (net)
                  0.08    0.00    4.66 v output25/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    5.03 v output25/X (sky130_fd_sc_hd__buf_2)
                                         readData1[6] (net)
                  0.17    0.00    5.03 v readData1[6] (out)
                                  5.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.03   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.37    2.38 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.36    0.00    2.38 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.34    0.60    2.98 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.34    0.01    2.99 ^ _254_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.85    3.84 v _254_/X (sky130_fd_sc_hd__mux2_1)
                                         _083_ (net)
                  0.12    0.00    3.84 v _255_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.10    0.60    4.43 v _255_/X (sky130_fd_sc_hd__a221o_1)
                                         _084_ (net)
                  0.10    0.00    4.43 v _256_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.08    0.23    4.66 v _256_/X (sky130_fd_sc_hd__o21a_1)
                                         net29 (net)
                  0.08    0.00    4.66 v output29/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.37    5.03 v output29/X (sky130_fd_sc_hd__buf_2)
                                         readData2[2] (net)
                  0.17    0.00    5.03 v readData2[2] (out)
                                  5.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.03   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.03    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.37    2.38 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.36    0.00    2.38 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.34    0.60    2.98 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.34    0.01    2.99 ^ _260_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.84    3.83 v _260_/X (sky130_fd_sc_hd__mux2_1)
                                         _088_ (net)
                  0.12    0.00    3.83 v _261_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.11    0.61    4.44 v _261_/X (sky130_fd_sc_hd__a221o_1)
                                         _089_ (net)
                  0.11    0.00    4.44 v _262_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.08    0.24    4.68 v _262_/X (sky130_fd_sc_hd__o21a_1)
                                         net30 (net)
                  0.08    0.00    4.68 v output30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.14    0.35    5.03 v output30/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData2[3] (net)
                  0.14    0.00    5.03 v readData2[3] (out)
                                  5.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.03   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.03    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.36    0.36    2.38 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.36    0.00    2.38 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.32    0.54    2.92 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.32    0.01    2.93 ^ _311_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.15    1.37    4.29 v _311_/X (sky130_fd_sc_hd__mux4_1)
                                         _131_ (net)
                  0.15    0.00    4.29 v _316_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.09    0.38    4.68 v _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.09    0.00    4.68 v output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.14    0.35    5.03 v output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.14    0.00    5.03 v readData1[3] (out)
                                  5.03   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -5.03   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.33    3.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.17 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.17 v _435_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.13    0.80    4.97 v _435_/X (sky130_fd_sc_hd__mux2_1)
                                         _208_ (net)
                  0.13    0.00    4.97 v _436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.20    5.17 v _436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _042_ (net)
                  0.05    0.00    5.17 v _524_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.07    0.26   10.70 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.70 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.45   clock uncertainty
                          0.00   10.45   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  5.02   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.33    3.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.17 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.18 v _445_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.13    0.79    4.96 v _445_/X (sky130_fd_sc_hd__mux2_1)
                                         _213_ (net)
                  0.13    0.00    4.96 v _446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.20    5.16 v _446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _047_ (net)
                  0.05    0.00    5.16 v _529_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.16   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.27   10.71 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.71 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -5.16   data arrival time
-----------------------------------------------------------------------------
                                  5.04   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.33    3.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.17 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.18 v _439_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.78    4.95 v _439_/X (sky130_fd_sc_hd__mux2_1)
                                         _210_ (net)
                  0.12    0.00    4.95 v _440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    5.15 v _440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _044_ (net)
                  0.05    0.00    5.15 v _526_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.15   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.71 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.71 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -5.15   data arrival time
-----------------------------------------------------------------------------
                                  5.05   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.33    3.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.17 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.17 v _433_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.77    4.94 v _433_/X (sky130_fd_sc_hd__mux2_1)
                                         _207_ (net)
                  0.11    0.00    4.94 v _434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    5.13 v _434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _041_ (net)
                  0.05    0.00    5.13 v _523_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.13   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.71 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                  5.07   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.33    3.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.17 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.17 v _437_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.77    4.94 v _437_/X (sky130_fd_sc_hd__mux2_1)
                                         _209_ (net)
                  0.11    0.00    4.94 v _438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    5.13 v _438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _043_ (net)
                  0.04    0.00    5.13 v _525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.13   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.70 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.71 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                  5.07   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.33    3.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.17 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.18 v _443_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.76    4.94 v _443_/X (sky130_fd_sc_hd__mux2_1)
                                         _212_ (net)
                  0.11    0.00    4.94 v _444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    5.12 v _444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _046_ (net)
                  0.04    0.00    5.12 v _528_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.12   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.70 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.70 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.45   clock uncertainty
                          0.00   10.45   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                  5.08   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.33    3.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.17 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.17 v _431_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.76    4.94 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                         _206_ (net)
                  0.11    0.00    4.94 v _432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    5.12 v _432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _040_ (net)
                  0.04    0.00    5.12 v _522_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.12   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.71 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                  5.08   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.18    1.33    3.76 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.18    0.00    3.76 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.16    0.41    4.17 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.16    0.00    4.17 v _441_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.75    4.93 v _441_/X (sky130_fd_sc_hd__mux2_1)
                                         _211_ (net)
                  0.11    0.00    4.93 v _442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    5.11 v _442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _045_ (net)
                  0.05    0.00    5.11 v _527_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.11   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.70 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.70 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.45   clock uncertainty
                          0.00   10.45   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -5.11   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.38    1.13    3.57 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.38    0.00    3.58 ^ _380_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.85    4.43 v _380_/X (sky130_fd_sc_hd__mux2_1)
                                         _178_ (net)
                  0.12    0.00    4.43 v _381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.62 v _381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.05    0.00    4.62 v _499_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.62   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.07    0.26   10.70 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.70 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.45   clock uncertainty
                          0.00   10.45   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.62   data arrival time
-----------------------------------------------------------------------------
                                  5.57   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.37    1.12    3.57 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.37    0.00    3.57 ^ _423_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.84    4.41 v _423_/X (sky130_fd_sc_hd__mux2_1)
                                         _201_ (net)
                  0.11    0.00    4.41 v _424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.20    4.61 v _424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _037_ (net)
                  0.06    0.00    4.61 v _519_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.61   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.71 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.71 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.61   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.38    1.13    3.57 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.38    0.00    3.58 ^ _392_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.84    4.42 v _392_/X (sky130_fd_sc_hd__mux2_1)
                                         _184_ (net)
                  0.11    0.00    4.42 v _393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.61 v _393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _023_ (net)
                  0.05    0.00    4.61 v _505_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.61   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.27   10.71 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.71 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.61   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.37    1.12    3.57 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.37    0.00    3.57 ^ _421_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.85    4.42 v _421_/X (sky130_fd_sc_hd__mux2_1)
                                         _200_ (net)
                  0.12    0.00    4.42 v _422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.61 v _422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _036_ (net)
                  0.05    0.00    4.61 v _518_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.61   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.71 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.71 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.61   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.38    1.13    3.57 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.38    0.00    3.58 ^ _382_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.84    4.42 v _382_/X (sky130_fd_sc_hd__mux2_1)
                                         _179_ (net)
                  0.11    0.00    4.42 v _383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.60 v _383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.04    0.00    4.60 v _500_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.60   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.07    0.26   10.70 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.08    0.00   10.70 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.45   clock uncertainty
                          0.00   10.45   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.60   data arrival time
-----------------------------------------------------------------------------
                                  5.60   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.37    1.12    3.57 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.37    0.00    3.57 ^ _419_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.84    4.41 v _419_/X (sky130_fd_sc_hd__mux2_1)
                                         _199_ (net)
                  0.12    0.00    4.41 v _420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.60 v _420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _035_ (net)
                  0.04    0.00    4.60 v _517_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.60   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.71 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.60   data arrival time
-----------------------------------------------------------------------------
                                  5.60   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.38    1.13    3.57 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.38    0.00    3.58 ^ _378_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.41 v _378_/X (sky130_fd_sc_hd__mux2_1)
                                         _177_ (net)
                  0.11    0.00    4.41 v _379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.59 v _379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.05    0.00    4.59 v _498_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.59   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.71 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.59   data arrival time
-----------------------------------------------------------------------------
                                  5.61   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.38    1.13    3.57 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.38    0.00    3.58 ^ _384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.40 v _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.11    0.00    4.40 v _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.59 v _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _019_ (net)
                  0.05    0.00    4.59 v _501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.59   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.71 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.59   data arrival time
-----------------------------------------------------------------------------
                                  5.61   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.38    1.13    3.57 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.38    0.00    3.58 ^ _388_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.41 v _388_/X (sky130_fd_sc_hd__mux2_1)
                                         _182_ (net)
                  0.11    0.00    4.41 v _389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.59 v _389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.04    0.00    4.59 v _503_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.59   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.71 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.71 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.59   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.38    1.13    3.57 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.38    0.00    3.58 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.41 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _183_ (net)
                  0.11    0.00    4.41 v _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.58 v _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _022_ (net)
                  0.04    0.00    4.58 v _504_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.58   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.70 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.71 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.58   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.37    1.12    3.57 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.37    0.00    3.57 ^ _427_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.82    4.39 v _427_/X (sky130_fd_sc_hd__mux2_1)
                                         _203_ (net)
                  0.10    0.00    4.39 v _428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.58 v _428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _039_ (net)
                  0.05    0.00    4.58 v _521_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.58   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.70 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.71 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.58   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.37    1.12    3.57 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.37    0.00    3.57 ^ _415_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.40 v _415_/X (sky130_fd_sc_hd__mux2_1)
                                         _197_ (net)
                  0.11    0.00    4.40 v _416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.58 v _416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _033_ (net)
                  0.04    0.00    4.58 v _515_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.58   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.71 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.58   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.37    1.12    3.57 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.37    0.00    3.57 ^ _417_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.40 v _417_/X (sky130_fd_sc_hd__mux2_1)
                                         _198_ (net)
                  0.11    0.00    4.40 v _418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.58 v _418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _034_ (net)
                  0.04    0.00    4.58 v _516_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.58   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.71 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.71 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.58   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.38    1.13    3.57 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.38    0.00    3.58 ^ _386_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.40 v _386_/X (sky130_fd_sc_hd__mux2_1)
                                         _181_ (net)
                  0.11    0.00    4.40 v _387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.58 v _387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.04    0.00    4.58 v _502_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.58   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.71 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.71 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.58   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.37    1.12    3.57 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.37    0.00    3.57 ^ _425_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.82    4.39 v _425_/X (sky130_fd_sc_hd__mux2_1)
                                         _202_ (net)
                  0.10    0.00    4.39 v _426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.57 v _426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _038_ (net)
                  0.05    0.00    4.57 v _520_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.57   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.70 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.70 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.45   clock uncertainty
                          0.00   10.45   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.57   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.37    1.12    3.57 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.37    0.00    3.57 ^ _413_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.82    4.39 v _413_/X (sky130_fd_sc_hd__mux2_1)
                                         _196_ (net)
                  0.10    0.00    4.39 v _414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.57 v _414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _032_ (net)
                  0.04    0.00    4.57 v _514_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.57   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.71 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.57   data arrival time
-----------------------------------------------------------------------------
                                  5.63   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.12    0.62    3.06 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.12    0.00    3.06 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.32    0.47    3.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.32    0.00    3.53 ^ _371_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.84    4.37 v _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _173_ (net)
                  0.12    0.00    4.37 v _372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.56 v _372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _013_ (net)
                  0.05    0.00    4.56 v _495_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.56   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.70 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.71 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.56   data arrival time
-----------------------------------------------------------------------------
                                  5.64   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.32    1.07    3.51 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.32    0.00    3.52 ^ _458_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.83    4.35 v _458_/X (sky130_fd_sc_hd__mux2_1)
                                         _220_ (net)
                  0.12    0.00    4.35 v _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.20    4.54 v _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _053_ (net)
                  0.05    0.00    4.54 v _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.70 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.71 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                  5.65   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.32    1.07    3.51 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.32    0.00    3.52 ^ _452_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.83    4.35 v _452_/X (sky130_fd_sc_hd__mux2_1)
                                         _217_ (net)
                  0.12    0.00    4.35 v _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.20    4.54 v _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _050_ (net)
                  0.06    0.00    4.54 v _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.71 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.71 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                  5.65   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.12    0.62    3.06 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.12    0.00    3.06 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.32    0.47    3.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.32    0.00    3.53 ^ _367_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.36 v _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _171_ (net)
                  0.11    0.00    4.36 v _368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.54 v _368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.05    0.00    4.54 v _493_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.71 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.12    0.62    3.06 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.12    0.00    3.06 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.32    0.47    3.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.32    0.00    3.53 ^ _369_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.83    4.36 v _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _172_ (net)
                  0.12    0.00    4.36 v _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.54 v _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.04    0.00    4.54 v _494_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.71 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.71 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.12    0.62    3.06 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.12    0.00    3.06 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.32    0.47    3.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.32    0.00    3.53 ^ _363_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.35 v _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _169_ (net)
                  0.11    0.00    4.35 v _364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.54 v _364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.05    0.00    4.54 v _491_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.71 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.71 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.12    0.62    3.06 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.12    0.00    3.06 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.32    0.47    3.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.32    0.00    3.53 ^ _365_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.36 v _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.11    0.00    4.36 v _366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.54 v _366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.04    0.00    4.54 v _492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.71 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.71 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.12    0.62    3.06 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.12    0.00    3.06 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.32    0.47    3.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.32    0.00    3.53 ^ _361_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.36 v _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _168_ (net)
                  0.11    0.00    4.36 v _362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.54 v _362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _008_ (net)
                  0.04    0.00    4.54 v _490_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.54   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.71 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.54   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.12    0.62    3.06 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.12    0.00    3.06 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.32    0.47    3.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.32    0.00    3.53 ^ _375_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.81    4.34 v _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _175_ (net)
                  0.10    0.00    4.34 v _376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.52 v _376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.05    0.00    4.52 v _497_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.52   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.07    0.26   10.70 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.08    0.00   10.70 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.45   clock uncertainty
                          0.00   10.45   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.67   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.32    1.07    3.51 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.32    0.00    3.52 ^ _456_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.34 v _456_/X (sky130_fd_sc_hd__mux2_1)
                                         _219_ (net)
                  0.11    0.00    4.34 v _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.52 v _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _052_ (net)
                  0.05    0.00    4.52 v _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.52   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.70 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.71 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.68   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.32    1.07    3.51 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.32    0.00    3.51 ^ _462_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.33 v _462_/X (sky130_fd_sc_hd__mux2_1)
                                         _222_ (net)
                  0.11    0.00    4.33 v _463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.51 v _463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _055_ (net)
                  0.05    0.00    4.51 v _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.07    0.26   10.70 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.07    0.00   10.70 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.45   clock uncertainty
                          0.00   10.45   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                  5.68   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.32    1.07    3.51 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.32    0.00    3.52 ^ _460_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.34 v _460_/X (sky130_fd_sc_hd__mux2_1)
                                         _221_ (net)
                  0.11    0.00    4.34 v _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.52 v _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _054_ (net)
                  0.05    0.00    4.52 v _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.52   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.27   10.71 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.71 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.68   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _359_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.12    0.62    3.06 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.12    0.00    3.06 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.32    0.47    3.53 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.32    0.00    3.53 ^ _373_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.35 v _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _174_ (net)
                  0.11    0.00    4.35 v _374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.52 v _374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _014_ (net)
                  0.04    0.00    4.52 v _496_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.52   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.27   10.71 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.71 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.52   data arrival time
-----------------------------------------------------------------------------
                                  5.68   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.01 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.01 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.33    0.47    3.49 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.33    0.00    3.49 ^ _410_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.83    4.33 v _410_/X (sky130_fd_sc_hd__mux2_1)
                                         _194_ (net)
                  0.12    0.00    4.33 v _411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.51 v _411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _031_ (net)
                  0.04    0.00    4.51 v _513_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.70 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.71 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                  5.69   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.60    3.04 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.04 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.44    3.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.29    0.00    3.49 ^ _347_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.83    4.32 v _347_/X (sky130_fd_sc_hd__mux2_1)
                                         _160_ (net)
                  0.12    0.00    4.32 v _348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.51 v _348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _002_ (net)
                  0.05    0.00    4.51 v _484_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.51   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.71 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.71 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.51   data arrival time
-----------------------------------------------------------------------------
                                  5.69   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.32    1.07    3.51 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.32    0.00    3.51 ^ _454_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.81    4.32 v _454_/X (sky130_fd_sc_hd__mux2_1)
                                         _218_ (net)
                  0.10    0.00    4.32 v _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.50 v _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _051_ (net)
                  0.05    0.00    4.50 v _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.50   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.71 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.50   data arrival time
-----------------------------------------------------------------------------
                                  5.69   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.01 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.01 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.33    0.47    3.49 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.33    0.00    3.49 ^ _404_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.32 v _404_/X (sky130_fd_sc_hd__mux2_1)
                                         _191_ (net)
                  0.11    0.00    4.32 v _405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.50 v _405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _028_ (net)
                  0.04    0.00    4.50 v _510_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.50   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.71 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.71 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.50   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.01 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.01 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.33    0.47    3.49 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.33    0.00    3.49 ^ _400_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.83    4.32 v _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _189_ (net)
                  0.11    0.00    4.32 v _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.50 v _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _026_ (net)
                  0.04    0.00    4.50 v _508_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.50   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.71 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.71 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.50   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.32    1.07    3.51 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.32    0.00    3.52 ^ _448_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.81    4.32 v _448_/X (sky130_fd_sc_hd__mux2_1)
                                         _215_ (net)
                  0.10    0.00    4.32 v _449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.50 v _449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _048_ (net)
                  0.04    0.00    4.50 v _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.50   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.71 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.50   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.02    0.00    2.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.25    0.00    2.44 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.32    1.07    3.51 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.32    0.00    3.52 ^ _450_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.81    4.32 v _450_/X (sky130_fd_sc_hd__mux2_1)
                                         _216_ (net)
                  0.10    0.00    4.32 v _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.50 v _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _049_ (net)
                  0.04    0.00    4.50 v _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.50   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.71 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.50   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.60    3.04 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.04 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.44    3.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.29    0.00    3.49 ^ _355_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.82    4.31 v _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.12    0.00    4.31 v _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.50 v _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.05    0.00    4.50 v _488_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.50   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.27   10.71 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.71 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.50   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.01 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.01 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.33    0.47    3.49 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.33    0.00    3.49 ^ _406_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.32 v _406_/X (sky130_fd_sc_hd__mux2_1)
                                         _192_ (net)
                  0.11    0.00    4.32 v _407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.50 v _407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _029_ (net)
                  0.04    0.00    4.50 v _511_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.50   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.71 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.08    0.00   10.71 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.50   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.60    3.04 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.04 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.44    3.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.29    0.00    3.49 ^ _351_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.82    4.31 v _351_/X (sky130_fd_sc_hd__mux2_1)
                                         _162_ (net)
                  0.12    0.00    4.31 v _352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.50 v _352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _004_ (net)
                  0.04    0.00    4.50 v _486_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.50   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.70 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.71 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.50   data arrival time
-----------------------------------------------------------------------------
                                  5.71   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.01 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.01 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.33    0.47    3.49 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.33    0.00    3.49 ^ _402_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.31 v _402_/X (sky130_fd_sc_hd__mux2_1)
                                         _190_ (net)
                  0.11    0.00    4.31 v _403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.49 v _403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _027_ (net)
                  0.04    0.00    4.49 v _509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.49   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.71 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                  5.71   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.60    3.04 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.04 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.44    3.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.29    0.00    3.49 ^ _357_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.30 v _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _165_ (net)
                  0.11    0.00    4.30 v _358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.48 v _358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _007_ (net)
                  0.05    0.00    4.48 v _489_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.48   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.07    0.26   10.70 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.08    0.00   10.70 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.45   clock uncertainty
                          0.00   10.45   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.48   data arrival time
-----------------------------------------------------------------------------
                                  5.71   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.01 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.01 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.33    0.47    3.49 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.33    0.00    3.49 ^ _398_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.31 v _398_/X (sky130_fd_sc_hd__mux2_1)
                                         _188_ (net)
                  0.11    0.00    4.32 v _399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.49 v _399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.04    0.00    4.49 v _507_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.49   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.71 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                  5.71   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.01 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.01 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.33    0.47    3.49 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.33    0.00    3.49 ^ _396_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.31 v _396_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.11    0.00    4.31 v _397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.49 v _397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _024_ (net)
                  0.04    0.00    4.49 v _506_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.49   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.71 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                  5.71   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.02    0.00    2.01 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.23    0.42    2.43 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.23    0.00    2.43 v _394_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.59    3.01 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.10    0.00    3.01 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.33    0.47    3.49 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.33    0.00    3.49 ^ _408_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.31 v _408_/X (sky130_fd_sc_hd__mux2_1)
                                         _193_ (net)
                  0.11    0.00    4.31 v _409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.49 v _409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _030_ (net)
                  0.04    0.00    4.49 v _512_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.49   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.08    0.26   10.70 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.08    0.00   10.71 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.49   data arrival time
-----------------------------------------------------------------------------
                                  5.71   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.60    3.04 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.04 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.44    3.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.29    0.00    3.49 ^ _353_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.29 v _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _163_ (net)
                  0.11    0.00    4.30 v _354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.48 v _354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _005_ (net)
                  0.05    0.00    4.48 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.48   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.70 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.71 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.48   data arrival time
-----------------------------------------------------------------------------
                                  5.72   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.60    3.04 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.04 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.44    3.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.29    0.00    3.49 ^ _345_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.30 v _345_/X (sky130_fd_sc_hd__mux2_1)
                                         _159_ (net)
                  0.11    0.00    4.30 v _346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.48 v _346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.04    0.00    4.48 v _483_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.48   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.71 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.71 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.48   data arrival time
-----------------------------------------------------------------------------
                                  5.72   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.60    3.04 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.04 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.44    3.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.29    0.01    3.49 ^ _343_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.80    4.29 v _343_/X (sky130_fd_sc_hd__mux2_1)
                                         _158_ (net)
                  0.10    0.00    4.29 v _344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.47 v _344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.04    0.00    4.47 v _482_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.47   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.71 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                  5.73   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.02    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.25    0.43    2.44 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.25    0.00    2.45 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.10    0.60    3.04 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.10    0.00    3.04 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.29    0.44    3.49 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.29    0.00    3.49 ^ _349_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.80    4.29 v _349_/X (sky130_fd_sc_hd__mux2_1)
                                         _161_ (net)
                  0.10    0.00    4.29 v _350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.47 v _350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.04    0.00    4.47 v _485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.47   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.71 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.47   data arrival time
-----------------------------------------------------------------------------
                                  5.73   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.40    0.40    2.43 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.40    0.00    2.43 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.51    2.93 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.93 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.39 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.31    0.00    3.39 ^ _478_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.82    4.21 v _478_/X (sky130_fd_sc_hd__mux2_1)
                                         _231_ (net)
                  0.11    0.00    4.21 v _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.19    4.40 v _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.05    0.00    4.40 v _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.40   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.08    0.27   10.71 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.08    0.00   10.71 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.40   data arrival time
-----------------------------------------------------------------------------
                                  5.80   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.40    0.40    2.43 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.40    0.00    2.43 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.51    2.93 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.93 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.39 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.31    0.00    3.39 ^ _468_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.12    0.83    4.22 v _468_/X (sky130_fd_sc_hd__mux2_1)
                                         _226_ (net)
                  0.12    0.00    4.22 v _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.40 v _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _057_ (net)
                  0.04    0.00    4.40 v _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.40   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.71 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.71 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.40   data arrival time
-----------------------------------------------------------------------------
                                  5.80   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.40    0.40    2.43 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.40    0.00    2.43 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.51    2.93 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.93 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.39 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.31    0.00    3.39 ^ _480_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.21 v _480_/X (sky130_fd_sc_hd__mux2_1)
                                         _232_ (net)
                  0.11    0.00    4.21 v _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.39 v _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.05    0.00    4.39 v _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.39   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.07    0.26   10.70 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.08    0.00   10.70 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.45   clock uncertainty
                          0.00   10.45   clock reconvergence pessimism
                         -0.26   10.19   library setup time
                                 10.19   data required time
-----------------------------------------------------------------------------
                                 10.19   data required time
                                 -4.39   data arrival time
-----------------------------------------------------------------------------
                                  5.81   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.40    0.40    2.43 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.40    0.00    2.43 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.51    2.93 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.93 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.39 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.31    0.00    3.40 ^ _472_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.21 v _472_/X (sky130_fd_sc_hd__mux2_1)
                                         _228_ (net)
                  0.11    0.00    4.21 v _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.39 v _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _059_ (net)
                  0.04    0.00    4.39 v _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.39   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.08    0.00   10.71 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.39   data arrival time
-----------------------------------------------------------------------------
                                  5.81   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.40    0.40    2.43 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.40    0.00    2.43 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.51    2.93 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.93 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.39 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.31    0.00    3.40 ^ _474_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.21 v _474_/X (sky130_fd_sc_hd__mux2_1)
                                         _229_ (net)
                  0.11    0.00    4.21 v _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.39 v _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _060_ (net)
                  0.04    0.00    4.39 v _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.39   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.70 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.71 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.39   data arrival time
-----------------------------------------------------------------------------
                                  5.81   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.40    0.40    2.43 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.40    0.00    2.43 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.51    2.93 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.93 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.39 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.31    0.00    3.40 ^ _466_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.11    0.81    4.21 v _466_/X (sky130_fd_sc_hd__mux2_1)
                                         _225_ (net)
                  0.11    0.00    4.21 v _467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.39 v _467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _056_ (net)
                  0.04    0.00    4.39 v _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.39   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.70 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.08    0.00   10.71 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.39   data arrival time
-----------------------------------------------------------------------------
                                  5.81   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.40    0.40    2.43 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.40    0.00    2.43 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.51    2.93 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.93 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.39 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.31    0.00    3.40 ^ _476_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.81    4.20 v _476_/X (sky130_fd_sc_hd__mux2_1)
                                         _230_ (net)
                  0.10    0.00    4.20 v _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.18    4.38 v _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.05    0.00    4.38 v _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.38   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.08    0.26   10.70 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.08    0.00   10.71 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.26   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.38   data arrival time
-----------------------------------------------------------------------------
                                  5.82   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.04    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.04    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.40    0.40    2.43 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.40    0.00    2.43 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.10    0.51    2.93 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.10    0.00    2.93 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.31    0.46    3.39 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.31    0.00    3.40 ^ _470_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.10    0.81    4.20 v _470_/X (sky130_fd_sc_hd__mux2_1)
                                         _227_ (net)
                  0.10    0.00    4.20 v _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.18    4.38 v _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _058_ (net)
                  0.04    0.00    4.38 v _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.38   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.17    0.11   10.11 ^ clk (in)
                                         clk (net)
                  0.17    0.00   10.11 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.16    0.33   10.44 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.16    0.01   10.44 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.08    0.26   10.71 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.08    0.00   10.71 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.46   clock uncertainty
                          0.00   10.46   clock reconvergence pessimism
                         -0.25   10.20   library setup time
                                 10.20   data required time
-----------------------------------------------------------------------------
                                 10.20   data required time
                                 -4.38   data arrival time
-----------------------------------------------------------------------------
                                  5.82   slack (MET)



worst slack corner Slowest: 2.5893
======================= Typical Corner ===================================

Startpoint: readReg1[1] (input port clocked by clk)
Endpoint: readData1[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[1] (in)
                                         readReg1[1] (net)
                  0.02    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     6    0.03    0.27    0.25    2.25 ^ input2/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.27    0.00    2.26 ^ _289_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.17    0.32    2.58 ^ _289_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _112_ (net)
                  0.17    0.00    2.58 ^ _290_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.05    0.16    0.28    2.86 ^ _290_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _113_ (net)
                  0.16    0.01    2.87 ^ _299_/S1 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.10    0.33    3.20 v _299_/X (sky130_fd_sc_hd__mux4_1)
                                         _121_ (net)
                  0.10    0.00    3.20 v _304_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.06    0.22    3.42 v _304_/X (sky130_fd_sc_hd__o21a_1)
                                         net20 (net)
                  0.06    0.00    3.42 v output20/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.20    3.62 v output20/X (sky130_fd_sc_hd__buf_2)
                                         readData1[1] (net)
                  0.09    0.00    3.62 v readData1[1] (out)
                                  3.62   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.62   data arrival time
-----------------------------------------------------------------------------
                                  4.13   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.24    0.22    2.23 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.24    0.00    2.23 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.20    0.32    2.56 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.20    0.00    2.56 ^ _326_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.94 v _326_/X (sky130_fd_sc_hd__mux2_1)
                                         _144_ (net)
                  0.06    0.00    2.94 v _327_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.01    0.07    0.33    3.27 v _327_/X (sky130_fd_sc_hd__a221o_1)
                                         _145_ (net)
                  0.07    0.00    3.27 v _328_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.13    3.40 v _328_/X (sky130_fd_sc_hd__o21a_1)
                                         net24 (net)
                  0.05    0.00    3.40 v output24/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.59 v output24/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[5] (net)
                  0.08    0.00    3.60 v readData1[5] (out)
                                  3.60   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.60   data arrival time
-----------------------------------------------------------------------------
                                  4.15   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.24    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.24    0.00    2.24 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.22    0.34    2.57 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.22    0.01    2.59 ^ _242_/S (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.38    2.97 v _242_/X (sky130_fd_sc_hd__mux2_1)
                                         _073_ (net)
                  0.07    0.00    2.97 v _243_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.28 v _243_/X (sky130_fd_sc_hd__a221o_1)
                                         _074_ (net)
                  0.05    0.00    3.28 v _244_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.12    3.40 v _244_/X (sky130_fd_sc_hd__o21a_1)
                                         net27 (net)
                  0.05    0.00    3.40 v output27/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.59 v output27/X (sky130_fd_sc_hd__buf_2)
                                         readData2[0] (net)
                  0.09    0.00    3.59 v readData2[0] (out)
                                  3.59   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.59   data arrival time
-----------------------------------------------------------------------------
                                  4.16   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.24    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.24    0.00    2.24 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.22    0.34    2.57 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.22    0.01    2.59 ^ _248_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.96 v _248_/X (sky130_fd_sc_hd__mux2_1)
                                         _078_ (net)
                  0.06    0.00    2.96 v _249_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.27 v _249_/X (sky130_fd_sc_hd__a221o_1)
                                         _079_ (net)
                  0.06    0.00    3.27 v _250_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.12    3.40 v _250_/X (sky130_fd_sc_hd__o21a_1)
                                         net28 (net)
                  0.05    0.00    3.40 v output28/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.59 v output28/X (sky130_fd_sc_hd__buf_2)
                                         readData2[1] (net)
                  0.09    0.00    3.59 v readData2[1] (out)
                                  3.59   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.59   data arrival time
-----------------------------------------------------------------------------
                                  4.16   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.24    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.24    0.00    2.24 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.22    0.34    2.57 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.22    0.01    2.58 ^ _272_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    2.95 v _272_/X (sky130_fd_sc_hd__mux2_1)
                                         _098_ (net)
                  0.06    0.00    2.95 v _273_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.01    0.07    0.33    3.27 v _273_/X (sky130_fd_sc_hd__a221o_1)
                                         _099_ (net)
                  0.07    0.00    3.27 v _274_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.40 v _274_/X (sky130_fd_sc_hd__o21a_1)
                                         net32 (net)
                  0.04    0.00    3.40 v output32/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.58 v output32/X (sky130_fd_sc_hd__buf_2)
                                         readData2[5] (net)
                  0.09    0.00    3.59 v readData2[5] (out)
                                  3.59   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.59   data arrival time
-----------------------------------------------------------------------------
                                  4.16   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.24    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.24    0.00    2.24 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.22    0.34    2.57 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.22    0.01    2.59 ^ _260_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.95 v _260_/X (sky130_fd_sc_hd__mux2_1)
                                         _088_ (net)
                  0.06    0.00    2.95 v _261_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.32    3.27 v _261_/X (sky130_fd_sc_hd__a221o_1)
                                         _089_ (net)
                  0.06    0.00    3.27 v _262_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.39 v _262_/X (sky130_fd_sc_hd__o21a_1)
                                         net30 (net)
                  0.04    0.00    3.39 v output30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.58 v output30/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData2[3] (net)
                  0.08    0.00    3.59 v readData2[3] (out)
                                  3.59   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.59   data arrival time
-----------------------------------------------------------------------------
                                  4.16   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.24    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.24    0.00    2.24 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.22    0.34    2.57 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.22    0.01    2.59 ^ _266_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.96 v _266_/X (sky130_fd_sc_hd__mux2_1)
                                         _093_ (net)
                  0.06    0.00    2.96 v _267_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.27 v _267_/X (sky130_fd_sc_hd__a221o_1)
                                         _094_ (net)
                  0.06    0.00    3.27 v _268_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.12    3.39 v _268_/X (sky130_fd_sc_hd__o21a_1)
                                         net31 (net)
                  0.05    0.00    3.39 v output31/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.58 v output31/X (sky130_fd_sc_hd__buf_2)
                                         readData2[4] (net)
                  0.09    0.00    3.59 v readData2[4] (out)
                                  3.59   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.59   data arrival time
-----------------------------------------------------------------------------
                                  4.16   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.24    0.22    2.23 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.24    0.00    2.23 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.20    0.32    2.56 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.20    0.01    2.57 ^ _296_/S (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.38    2.94 v _296_/X (sky130_fd_sc_hd__mux2_1)
                                         _119_ (net)
                  0.07    0.00    2.94 v _297_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.26 v _297_/X (sky130_fd_sc_hd__a221o_1)
                                         _120_ (net)
                  0.06    0.00    3.26 v _298_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.13    3.39 v _298_/X (sky130_fd_sc_hd__o21a_1)
                                         net19 (net)
                  0.05    0.00    3.39 v output19/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.58 v output19/X (sky130_fd_sc_hd__buf_2)
                                         readData1[0] (net)
                  0.09    0.00    3.58 v readData1[0] (out)
                                  3.58   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.58   data arrival time
-----------------------------------------------------------------------------
                                  4.17   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.24    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.24    0.00    2.24 ^ _241_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.07    0.22    0.34    2.57 ^ _241_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _072_ (net)
                  0.22    0.01    2.58 ^ _254_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.95 v _254_/X (sky130_fd_sc_hd__mux2_1)
                                         _083_ (net)
                  0.06    0.00    2.95 v _255_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.27 v _255_/X (sky130_fd_sc_hd__a221o_1)
                                         _084_ (net)
                  0.06    0.00    3.27 v _256_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.38 v _256_/X (sky130_fd_sc_hd__o21a_1)
                                         net29 (net)
                  0.04    0.00    3.38 v output29/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.57 v output29/X (sky130_fd_sc_hd__buf_2)
                                         readData2[2] (net)
                  0.09    0.00    3.57 v readData2[2] (out)
                                  3.57   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.57   data arrival time
-----------------------------------------------------------------------------
                                  4.18   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.24    0.22    2.23 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.24    0.00    2.23 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.20    0.32    2.56 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.20    0.01    2.56 ^ _320_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.94 v _320_/X (sky130_fd_sc_hd__mux2_1)
                                         _139_ (net)
                  0.06    0.00    2.94 v _321_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.32    3.26 v _321_/X (sky130_fd_sc_hd__a221o_1)
                                         _140_ (net)
                  0.06    0.00    3.26 v _322_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.12    3.38 v _322_/X (sky130_fd_sc_hd__o21a_1)
                                         net23 (net)
                  0.04    0.00    3.38 v output23/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.57 v output23/X (sky130_fd_sc_hd__buf_2)
                                         readData1[4] (net)
                  0.09    0.00    3.57 v readData1[4] (out)
                                  3.57   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.57   data arrival time
-----------------------------------------------------------------------------
                                  4.18   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.24    0.22    2.23 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.24    0.00    2.23 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.20    0.30    2.53 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.21    0.01    2.55 ^ _335_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.61    3.15 v _335_/X (sky130_fd_sc_hd__mux4_1)
                                         _151_ (net)
                  0.09    0.00    3.15 v _340_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.21    3.36 v _340_/X (sky130_fd_sc_hd__o21a_1)
                                         net26 (net)
                  0.05    0.00    3.36 v output26/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.09    0.19    3.56 v output26/X (sky130_fd_sc_hd__buf_2)
                                         readData1[7] (net)
                  0.09    0.00    3.56 v readData1[7] (out)
                                  3.56   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.56   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.24    0.22    2.23 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.24    0.00    2.23 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.20    0.32    2.56 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.20    0.01    2.57 ^ _308_/S (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.38    2.95 v _308_/X (sky130_fd_sc_hd__mux2_1)
                                         _129_ (net)
                  0.07    0.00    2.95 v _309_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.31    3.25 v _309_/X (sky130_fd_sc_hd__a221o_1)
                                         _130_ (net)
                  0.05    0.00    3.25 v _310_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.11    3.37 v _310_/X (sky130_fd_sc_hd__o21a_1)
                                         net21 (net)
                  0.04    0.00    3.37 v output21/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.55 v output21/X (sky130_fd_sc_hd__buf_2)
                                         readData1[2] (net)
                  0.09    0.00    3.55 v readData1[2] (out)
                                  3.55   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.55   data arrival time
-----------------------------------------------------------------------------
                                  4.20   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.24    0.22    2.23 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.24    0.00    2.23 ^ _295_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.06    0.20    0.32    2.56 ^ _295_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _118_ (net)
                  0.20    0.01    2.57 ^ _314_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    2.92 v _314_/X (sky130_fd_sc_hd__mux2_1)
                                         _134_ (net)
                  0.05    0.00    2.92 v _315_/B1 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.06    0.31    3.24 v _315_/X (sky130_fd_sc_hd__a221o_1)
                                         _135_ (net)
                  0.06    0.00    3.24 v _316_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.12    3.36 v _316_/X (sky130_fd_sc_hd__o21a_1)
                                         net22 (net)
                  0.05    0.00    3.36 v output22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.19    3.55 v output22/X (sky130_fd_sc_hd__clkbuf_4)
                                         readData1[3] (net)
                  0.08    0.00    3.55 v readData1[3] (out)
                                  3.55   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.55   data arrival time
-----------------------------------------------------------------------------
                                  4.20   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.24    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.24    0.00    2.24 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.28    2.52 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.18    0.00    2.52 ^ _281_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.60    3.12 v _281_/X (sky130_fd_sc_hd__mux4_1)
                                         _105_ (net)
                  0.09    0.00    3.12 v _286_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.21    3.33 v _286_/X (sky130_fd_sc_hd__o21a_1)
                                         net34 (net)
                  0.05    0.00    3.33 v output34/A (sky130_fd_sc_hd__buf_2)
     1    0.04    0.09    0.20    3.52 v output34/X (sky130_fd_sc_hd__buf_2)
                                         readData2[7] (net)
                  0.09    0.00    3.53 v readData2[7] (out)
                                  3.53   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.53   data arrival time
-----------------------------------------------------------------------------
                                  4.22   slack (MET)


Startpoint: readReg2[0] (input port clocked by clk)
Endpoint: readData2[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg2[0] (in)
                                         readReg2[0] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.24    0.22    2.23 ^ input4/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net4 (net)
                  0.24    0.00    2.24 ^ _234_/A (sky130_fd_sc_hd__buf_4)
    10    0.06    0.18    0.28    2.52 ^ _234_/X (sky130_fd_sc_hd__buf_4)
                                         _065_ (net)
                  0.18    0.00    2.52 ^ _275_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.09    0.61    3.13 v _275_/X (sky130_fd_sc_hd__mux4_1)
                                         _100_ (net)
                  0.09    0.00    3.13 v _280_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.01    0.05    0.20    3.33 v _280_/X (sky130_fd_sc_hd__o21a_1)
                                         net33 (net)
                  0.05    0.00    3.33 v output33/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.52 v output33/X (sky130_fd_sc_hd__buf_2)
                                         readData2[6] (net)
                  0.09    0.00    3.52 v readData2[6] (out)
                                  3.52   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  4.23   slack (MET)


Startpoint: readReg1[0] (input port clocked by clk)
Endpoint: readData1[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ readReg1[0] (in)
                                         readReg1[0] (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.24    0.22    2.23 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.24    0.00    2.23 ^ _288_/A (sky130_fd_sc_hd__buf_4)
    10    0.07    0.20    0.30    2.53 ^ _288_/X (sky130_fd_sc_hd__buf_4)
                                         _111_ (net)
                  0.20    0.00    2.54 ^ _329_/S0 (sky130_fd_sc_hd__mux4_1)
     1    0.00    0.08    0.60    3.13 v _329_/X (sky130_fd_sc_hd__mux4_1)
                                         _146_ (net)
                  0.08    0.00    3.13 v _334_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.04    0.20    3.33 v _334_/X (sky130_fd_sc_hd__o21a_1)
                                         net25 (net)
                  0.04    0.00    3.33 v output25/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    3.52 v output25/X (sky130_fd_sc_hd__buf_2)
                                         readData1[6] (net)
                  0.09    0.00    3.52 v readData1[6] (out)
                                  3.52   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.52   data arrival time
-----------------------------------------------------------------------------
                                  4.23   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.57    2.78 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.09    0.00    2.78 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.10    0.22    3.00 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.10    0.00    3.00 v _435_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.07    0.35    3.36 v _435_/X (sky130_fd_sc_hd__mux2_1)
                                         _208_ (net)
                  0.07    0.00    3.36 v _436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.46 v _436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _042_ (net)
                  0.03    0.00    3.46 v _524_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.46   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.41 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.41 ^ _524_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.46   data arrival time
-----------------------------------------------------------------------------
                                  6.60   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.57    2.78 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.09    0.00    2.78 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.10    0.22    3.00 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.10    0.00    3.00 v _445_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.35 v _445_/X (sky130_fd_sc_hd__mux2_1)
                                         _213_ (net)
                  0.06    0.00    3.36 v _446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.46 v _446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _047_ (net)
                  0.03    0.00    3.46 v _529_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.46   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.41 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.41 ^ _529_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.46   data arrival time
-----------------------------------------------------------------------------
                                  6.61   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.57    2.78 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.09    0.00    2.78 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.10    0.22    3.00 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.10    0.00    3.00 v _439_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    3.35 v _439_/X (sky130_fd_sc_hd__mux2_1)
                                         _210_ (net)
                  0.06    0.00    3.35 v _440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.45 v _440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _044_ (net)
                  0.03    0.00    3.45 v _526_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.45   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.41 ^ _526_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.45   data arrival time
-----------------------------------------------------------------------------
                                  6.61   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.57    2.78 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.09    0.00    2.78 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.10    0.22    3.00 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.10    0.00    3.00 v _433_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.34 v _433_/X (sky130_fd_sc_hd__mux2_1)
                                         _207_ (net)
                  0.06    0.00    3.35 v _434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    3.44 v _434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _041_ (net)
                  0.02    0.00    3.44 v _523_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.44   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.41 ^ _523_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                  6.62   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.57    2.78 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.09    0.00    2.78 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.10    0.22    3.00 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.10    0.00    3.00 v _437_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.35 v _437_/X (sky130_fd_sc_hd__mux2_1)
                                         _209_ (net)
                  0.06    0.00    3.35 v _438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.44 v _438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _043_ (net)
                  0.02    0.00    3.44 v _525_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.44   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.41 ^ _525_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                  6.62   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.57    2.78 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.09    0.00    2.78 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.10    0.22    3.00 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.10    0.00    3.00 v _443_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.34 v _443_/X (sky130_fd_sc_hd__mux2_1)
                                         _212_ (net)
                  0.06    0.00    3.34 v _444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.44 v _444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _046_ (net)
                  0.02    0.00    3.44 v _528_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.44   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.41 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.41 ^ _528_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                  6.63   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.57    2.78 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.09    0.00    2.78 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.10    0.22    3.00 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.10    0.00    3.00 v _431_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.34    3.34 v _431_/X (sky130_fd_sc_hd__mux2_1)
                                         _206_ (net)
                  0.06    0.00    3.34 v _432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.44 v _432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _040_ (net)
                  0.02    0.00    3.44 v _522_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.44   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.41 ^ _522_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.44   data arrival time
-----------------------------------------------------------------------------
                                  6.63   slack (MET)


Startpoint: writeReg[2] (input port clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[2] (in)
                                         writeReg[2] (net)
                  0.01    0.00    2.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.12    0.20    2.21 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.12    0.00    2.21 v _429_/A (sky130_fd_sc_hd__or4b_1)
     1    0.00    0.09    0.57    2.78 v _429_/X (sky130_fd_sc_hd__or4b_1)
                                         _204_ (net)
                  0.09    0.00    2.78 v _430_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.04    0.10    0.22    3.00 v _430_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _205_ (net)
                  0.10    0.00    3.00 v _441_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.33    3.34 v _441_/X (sky130_fd_sc_hd__mux2_1)
                                         _211_ (net)
                  0.05    0.00    3.34 v _442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.43 v _442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _045_ (net)
                  0.02    0.00    3.43 v _527_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.41 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.41 ^ _527_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.43   data arrival time
-----------------------------------------------------------------------------
                                  6.63   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _495_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.52 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.52 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.27    2.79 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.20    0.00    2.79 ^ _371_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    3.16 v _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _173_ (net)
                  0.06    0.00    3.16 v _372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.26 v _372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _013_ (net)
                  0.03    0.00    3.26 v _495_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.26   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.41 ^ _495_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.26   data arrival time
-----------------------------------------------------------------------------
                                  6.81   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _493_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.52 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.52 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.27    2.79 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.20    0.00    2.79 ^ _367_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.15 v _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _171_ (net)
                  0.06    0.00    3.15 v _368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    3.25 v _368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _011_ (net)
                  0.02    0.00    3.25 v _493_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.25   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.41 ^ _493_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.25   data arrival time
-----------------------------------------------------------------------------
                                  6.81   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _494_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.52 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.52 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.27    2.79 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.20    0.00    2.79 ^ _369_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.16 v _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _172_ (net)
                  0.06    0.00    3.16 v _370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.25 v _370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _012_ (net)
                  0.02    0.00    3.25 v _494_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.25   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.41 ^ _494_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.25   data arrival time
-----------------------------------------------------------------------------
                                  6.81   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _491_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.52 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.52 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.27    2.79 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.20    0.00    2.79 ^ _363_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.15 v _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _169_ (net)
                  0.05    0.00    3.15 v _364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.25 v _364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _009_ (net)
                  0.03    0.00    3.25 v _491_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.25   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.41 ^ _491_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.25   data arrival time
-----------------------------------------------------------------------------
                                  6.82   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _490_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.52 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.52 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.27    2.79 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.20    0.00    2.79 ^ _361_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.15 v _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _168_ (net)
                  0.06    0.00    3.15 v _362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.25 v _362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _008_ (net)
                  0.02    0.00    3.25 v _490_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.25   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.41 ^ _490_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.25   data arrival time
-----------------------------------------------------------------------------
                                  6.82   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _492_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.52 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.52 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.27    2.79 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.20    0.00    2.79 ^ _365_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.15 v _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _170_ (net)
                  0.06    0.00    3.15 v _366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.25 v _366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _010_ (net)
                  0.02    0.00    3.25 v _492_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.25   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.41 ^ _492_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -3.25   data arrival time
-----------------------------------------------------------------------------
                                  6.82   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _497_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.52 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.52 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.27    2.79 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.20    0.00    2.79 ^ _375_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.14 v _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _175_ (net)
                  0.05    0.00    3.14 v _376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.24 v _376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _015_ (net)
                  0.03    0.00    3.24 v _497_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.24   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.41 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.41 ^ _497_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.24   data arrival time
-----------------------------------------------------------------------------
                                  6.82   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.50 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.50 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.21    0.27    2.77 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.21    0.01    2.78 ^ _410_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    3.15 v _410_/X (sky130_fd_sc_hd__mux2_1)
                                         _194_ (net)
                  0.06    0.00    3.15 v _411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    3.24 v _411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _031_ (net)
                  0.02    0.00    3.24 v _513_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.24   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.41 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.41 ^ _513_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.24   data arrival time
-----------------------------------------------------------------------------
                                  6.82   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _499_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.23    0.54    2.76 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.23    0.00    2.76 ^ _380_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    3.13 v _380_/X (sky130_fd_sc_hd__mux2_1)
                                         _178_ (net)
                  0.06    0.00    3.13 v _381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.23 v _381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _017_ (net)
                  0.03    0.00    3.23 v _499_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.41 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.41 ^ _499_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _496_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _359_/B (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.07    0.25    2.52 ^ _359_/X (sky130_fd_sc_hd__and4b_1)
                                         _166_ (net)
                  0.07    0.00    2.52 ^ _360_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.20    0.27    2.79 ^ _360_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _167_ (net)
                  0.20    0.00    2.79 ^ _373_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.15 v _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _174_ (net)
                  0.05    0.00    3.15 v _374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.24 v _374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _014_ (net)
                  0.02    0.00    3.24 v _496_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.24   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.41 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.41 ^ _496_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -3.24   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.50 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.50 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.21    0.27    2.77 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.21    0.01    2.78 ^ _404_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.14 v _404_/X (sky130_fd_sc_hd__mux2_1)
                                         _191_ (net)
                  0.06    0.00    3.14 v _405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.24 v _405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _028_ (net)
                  0.02    0.00    3.24 v _510_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.24   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.41 ^ _510_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.24   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.50 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.50 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.21    0.27    2.77 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.21    0.00    2.78 ^ _400_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.14 v _400_/X (sky130_fd_sc_hd__mux2_1)
                                         _189_ (net)
                  0.06    0.00    3.14 v _401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v _401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _026_ (net)
                  0.02    0.00    3.23 v _508_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.41 ^ _508_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.50 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.50 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.21    0.27    2.77 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.21    0.00    2.78 ^ _406_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.14 v _406_/X (sky130_fd_sc_hd__mux2_1)
                                         _192_ (net)
                  0.06    0.00    3.14 v _407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v _407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _029_ (net)
                  0.02    0.00    3.23 v _511_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.41 ^ _511_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.54    2.76 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.22    0.00    2.76 ^ _423_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.13 v _423_/X (sky130_fd_sc_hd__mux2_1)
                                         _201_ (net)
                  0.06    0.00    3.13 v _424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.23 v _424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _037_ (net)
                  0.03    0.00    3.23 v _519_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.41 ^ _519_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.50 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.50 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.21    0.27    2.77 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.21    0.00    2.78 ^ _402_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.14 v _402_/X (sky130_fd_sc_hd__mux2_1)
                                         _190_ (net)
                  0.05    0.00    3.14 v _403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v _403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _027_ (net)
                  0.02    0.00    3.23 v _509_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.41 ^ _509_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _507_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.50 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.50 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.21    0.27    2.77 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.21    0.00    2.78 ^ _398_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.14 v _398_/X (sky130_fd_sc_hd__mux2_1)
                                         _188_ (net)
                  0.06    0.00    3.14 v _399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v _399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _025_ (net)
                  0.02    0.00    3.23 v _507_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.41 ^ _507_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _505_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.23    0.54    2.76 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.23    0.00    2.76 ^ _392_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    3.13 v _392_/X (sky130_fd_sc_hd__mux2_1)
                                         _184_ (net)
                  0.06    0.00    3.13 v _393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.23 v _393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _023_ (net)
                  0.03    0.00    3.23 v _505_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.41 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.41 ^ _505_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.50 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.50 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.21    0.27    2.77 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.21    0.00    2.78 ^ _396_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.14 v _396_/X (sky130_fd_sc_hd__mux2_1)
                                         _187_ (net)
                  0.05    0.00    3.14 v _397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v _397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _024_ (net)
                  0.02    0.00    3.23 v _506_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.41 ^ _506_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _394_/C (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.23    2.50 ^ _394_/X (sky130_fd_sc_hd__and4b_1)
                                         _185_ (net)
                  0.06    0.00    2.50 ^ _395_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.07    0.21    0.27    2.77 ^ _395_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _186_ (net)
                  0.21    0.00    2.78 ^ _408_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.13 v _408_/X (sky130_fd_sc_hd__mux2_1)
                                         _193_ (net)
                  0.05    0.00    3.13 v _409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v _409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _030_ (net)
                  0.02    0.00    3.23 v _512_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.41 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.41 ^ _512_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.54    2.76 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.22    0.00    2.76 ^ _421_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    3.13 v _421_/X (sky130_fd_sc_hd__mux2_1)
                                         _200_ (net)
                  0.06    0.00    3.13 v _422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.10    3.23 v _422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _036_ (net)
                  0.02    0.00    3.23 v _518_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.41 ^ _518_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.24    2.50 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.50 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.20    0.26    2.77 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.20    0.00    2.77 ^ _478_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.13 v _478_/X (sky130_fd_sc_hd__mux2_1)
                                         _231_ (net)
                  0.06    0.00    3.13 v _479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.23 v _479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _062_ (net)
                  0.03    0.00    3.23 v _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.41 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.41 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _484_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.28    2.50 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.50 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.25    2.76 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.19    0.00    2.76 ^ _347_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.12 v _347_/X (sky130_fd_sc_hd__mux2_1)
                                         _160_ (net)
                  0.06    0.00    3.12 v _348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.22 v _348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _002_ (net)
                  0.03    0.00    3.22 v _484_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.41 ^ _484_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _500_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.23    0.54    2.76 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.23    0.00    2.76 ^ _382_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.13 v _382_/X (sky130_fd_sc_hd__mux2_1)
                                         _179_ (net)
                  0.06    0.00    3.13 v _383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v _383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _018_ (net)
                  0.02    0.00    3.22 v _500_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.41 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.41 ^ _500_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.24    2.50 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.50 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.20    0.26    2.77 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.20    0.00    2.77 ^ _468_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.13 v _468_/X (sky130_fd_sc_hd__mux2_1)
                                         _226_ (net)
                  0.06    0.00    3.13 v _469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.23 v _469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _057_ (net)
                  0.02    0.00    3.23 v _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.41 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -3.23   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.54    2.76 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.22    0.00    2.76 ^ _419_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    3.13 v _419_/X (sky130_fd_sc_hd__mux2_1)
                                         _199_ (net)
                  0.06    0.00    3.13 v _420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v _420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _035_ (net)
                  0.02    0.00    3.22 v _517_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.41 ^ _517_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.24    2.50 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.50 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.20    0.26    2.77 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.20    0.00    2.77 ^ _480_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.12 v _480_/X (sky130_fd_sc_hd__mux2_1)
                                         _232_ (net)
                  0.05    0.00    3.12 v _481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v _481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _063_ (net)
                  0.02    0.00    3.22 v _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.41 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.41 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _488_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.28    2.50 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.50 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.25    2.76 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.19    0.00    2.76 ^ _355_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.12 v _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _164_ (net)
                  0.06    0.00    3.12 v _356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.22 v _356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _006_ (net)
                  0.03    0.00    3.22 v _488_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.41 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.41 ^ _488_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.84   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _498_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.23    0.54    2.76 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.23    0.00    2.76 ^ _378_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.12 v _378_/X (sky130_fd_sc_hd__mux2_1)
                                         _177_ (net)
                  0.05    0.00    3.12 v _379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.22 v _379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _016_ (net)
                  0.03    0.00    3.22 v _498_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.41 ^ _498_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.24    2.50 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.50 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.20    0.26    2.77 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.20    0.00    2.77 ^ _472_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.13 v _472_/X (sky130_fd_sc_hd__mux2_1)
                                         _228_ (net)
                  0.05    0.00    3.13 v _473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v _473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _059_ (net)
                  0.02    0.00    3.22 v _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.41 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.23    0.54    2.76 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.23    0.00    2.76 ^ _384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.12 v _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _180_ (net)
                  0.05    0.00    3.12 v _385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.22 v _385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _019_ (net)
                  0.03    0.00    3.22 v _501_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.41 ^ _501_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.24    2.50 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.50 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.20    0.26    2.77 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.20    0.00    2.77 ^ _474_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.13 v _474_/X (sky130_fd_sc_hd__mux2_1)
                                         _229_ (net)
                  0.05    0.00    3.13 v _475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v _475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _060_ (net)
                  0.02    0.00    3.22 v _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.41 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _486_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.28    2.50 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.50 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.25    2.76 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.19    0.00    2.76 ^ _351_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.12 v _351_/X (sky130_fd_sc_hd__mux2_1)
                                         _162_ (net)
                  0.06    0.00    3.12 v _352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v _352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _004_ (net)
                  0.02    0.00    3.22 v _486_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.41 ^ _486_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.24    2.50 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.50 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.20    0.26    2.77 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.20    0.00    2.77 ^ _466_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.12 v _466_/X (sky130_fd_sc_hd__mux2_1)
                                         _225_ (net)
                  0.05    0.00    3.12 v _467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v _467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _056_ (net)
                  0.02    0.00    3.22 v _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.41 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _489_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.28    2.50 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.50 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.25    2.76 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.19    0.00    2.76 ^ _357_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.11 v _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _165_ (net)
                  0.05    0.00    3.11 v _358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.21 v _358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _007_ (net)
                  0.03    0.00    3.21 v _489_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.41 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.41 ^ _489_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _503_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.23    0.54    2.76 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.23    0.00    2.76 ^ _388_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.12 v _388_/X (sky130_fd_sc_hd__mux2_1)
                                         _182_ (net)
                  0.05    0.00    3.12 v _389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.22 v _389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _021_ (net)
                  0.02    0.00    3.22 v _503_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.22   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.41 ^ _503_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.22   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.24    2.50 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.50 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.20    0.26    2.77 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.20    0.00    2.77 ^ _476_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.12 v _476_/X (sky130_fd_sc_hd__mux2_1)
                                         _230_ (net)
                  0.05    0.00    3.12 v _477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _061_ (net)
                  0.02    0.00    3.21 v _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.41 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _504_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.23    0.54    2.76 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.23    0.00    2.76 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.12 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                         _183_ (net)
                  0.05    0.00    3.12 v _391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _022_ (net)
                  0.02    0.00    3.21 v _504_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.41 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.41 ^ _504_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.54    2.76 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.22    0.00    2.76 ^ _427_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.12 v _427_/X (sky130_fd_sc_hd__mux2_1)
                                         _203_ (net)
                  0.05    0.00    3.12 v _428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.21 v _428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _039_ (net)
                  0.03    0.00    3.21 v _521_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.41 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.41 ^ _521_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.54    2.76 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.22    0.00    2.76 ^ _415_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.12 v _415_/X (sky130_fd_sc_hd__mux2_1)
                                         _197_ (net)
                  0.05    0.00    3.12 v _416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _033_ (net)
                  0.02    0.00    3.21 v _515_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.41 ^ _515_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.54    2.76 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.22    0.00    2.76 ^ _417_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.12 v _417_/X (sky130_fd_sc_hd__mux2_1)
                                         _198_ (net)
                  0.05    0.00    3.12 v _418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _034_ (net)
                  0.02    0.00    3.21 v _516_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.41 ^ _516_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _502_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _377_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.23    0.54    2.76 ^ _377_/X (sky130_fd_sc_hd__and4bb_4)
                                         _176_ (net)
                  0.23    0.00    2.76 ^ _386_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.12 v _386_/X (sky130_fd_sc_hd__mux2_1)
                                         _181_ (net)
                  0.05    0.00    3.12 v _387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _020_ (net)
                  0.02    0.00    3.21 v _502_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_7__leaf_clk (net)
                  0.05    0.00   10.41 ^ _502_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.28    2.50 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.50 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.25    2.76 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.19    0.00    2.76 ^ _353_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.11 v _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _163_ (net)
                  0.05    0.00    3.11 v _354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.21 v _354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _005_ (net)
                  0.03    0.00    3.21 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.41 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.02    2.02 ^ writeReg[0] (in)
                                         writeReg[0] (net)
                  0.02    0.00    2.02 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03    0.27    0.25    2.26 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.27    0.00    2.27 ^ _464_/C (sky130_fd_sc_hd__and4_1)
     1    0.00    0.06    0.24    2.50 ^ _464_/X (sky130_fd_sc_hd__and4_1)
                                         _223_ (net)
                  0.06    0.00    2.50 ^ _465_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.20    0.26    2.77 ^ _465_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _224_ (net)
                  0.20    0.00    2.77 ^ _470_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.12 v _470_/X (sky130_fd_sc_hd__mux2_1)
                                         _227_ (net)
                  0.05    0.00    3.12 v _471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _058_ (net)
                  0.02    0.00    3.21 v _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.41 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.54    2.76 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.22    0.00    2.76 ^ _425_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.12 v _425_/X (sky130_fd_sc_hd__mux2_1)
                                         _202_ (net)
                  0.05    0.00    3.12 v _426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _038_ (net)
                  0.02    0.00    3.21 v _520_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.41 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.05    0.00   10.41 ^ _520_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _483_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.28    2.50 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.50 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.25    2.76 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.19    0.00    2.76 ^ _345_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.12 v _345_/X (sky130_fd_sc_hd__mux2_1)
                                         _159_ (net)
                  0.06    0.00    3.12 v _346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.02    0.00    3.21 v _483_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.41 ^ _483_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.85   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _412_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.06    0.22    0.54    2.76 ^ _412_/X (sky130_fd_sc_hd__and4bb_4)
                                         _195_ (net)
                  0.22    0.00    2.76 ^ _413_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.36    3.12 v _413_/X (sky130_fd_sc_hd__mux2_1)
                                         _196_ (net)
                  0.05    0.00    3.12 v _414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.21 v _414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _032_ (net)
                  0.02    0.00    3.21 v _514_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.21   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.41 ^ _514_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _482_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.28    2.50 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.50 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.25    2.76 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.19    0.01    2.76 ^ _343_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.11 v _343_/X (sky130_fd_sc_hd__mux2_1)
                                         _158_ (net)
                  0.05    0.00    3.11 v _344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _000_ (net)
                  0.02    0.00    3.20 v _482_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.41 ^ _482_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[0] (input port clocked by clk)
Endpoint: _485_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v writeReg[0] (in)
                                         writeReg[0] (net)
                  0.01    0.00    2.01 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    2.22 v _341_/A_N (sky130_fd_sc_hd__and4b_1)
     1    0.00    0.06    0.28    2.50 ^ _341_/X (sky130_fd_sc_hd__and4b_1)
                                         _156_ (net)
                  0.06    0.00    2.50 ^ _342_/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.06    0.19    0.25    2.76 ^ _342_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _157_ (net)
                  0.19    0.00    2.76 ^ _349_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.11 v _349_/X (sky130_fd_sc_hd__mux2_1)
                                         _161_ (net)
                  0.05    0.00    3.11 v _350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.20 v _350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _003_ (net)
                  0.02    0.00    3.20 v _485_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.41 ^ _485_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.86   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.13    0.00    2.22 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.19    0.51    2.73 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.19    0.00    2.73 ^ _458_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.09 v _458_/X (sky130_fd_sc_hd__mux2_1)
                                         _220_ (net)
                  0.06    0.00    3.09 v _459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.20 v _459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _053_ (net)
                  0.03    0.00    3.20 v _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.41 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.13    0.00    2.22 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.19    0.51    2.73 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.19    0.00    2.73 ^ _452_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.09 v _452_/X (sky130_fd_sc_hd__mux2_1)
                                         _217_ (net)
                  0.06    0.00    3.09 v _453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.20 v _453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _050_ (net)
                  0.03    0.00    3.20 v _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.20   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.05    0.00   10.41 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  6.87   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.13    0.00    2.22 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.19    0.51    2.73 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.19    0.00    2.73 ^ _456_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.09 v _456_/X (sky130_fd_sc_hd__mux2_1)
                                         _219_ (net)
                  0.06    0.00    3.09 v _457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.18 v _457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _052_ (net)
                  0.03    0.00    3.18 v _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.15   10.41 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.05    0.00   10.41 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.13    0.00    2.22 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.19    0.51    2.73 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.19    0.00    2.73 ^ _460_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.36    3.09 v _460_/X (sky130_fd_sc_hd__mux2_1)
                                         _221_ (net)
                  0.06    0.00    3.09 v _461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.18 v _461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _054_ (net)
                  0.02    0.00    3.18 v _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.05    0.15   10.41 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.05    0.00   10.41 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.13    0.00    2.22 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.19    0.51    2.73 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.19    0.00    2.73 ^ _462_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _462_/X (sky130_fd_sc_hd__mux2_1)
                                         _222_ (net)
                  0.05    0.00    3.08 v _463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.10    3.18 v _463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _055_ (net)
                  0.03    0.00    3.18 v _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.15   10.41 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_1__leaf_clk (net)
                  0.05    0.00   10.41 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.13    0.00    2.22 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.19    0.51    2.73 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.19    0.00    2.73 ^ _454_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _454_/X (sky130_fd_sc_hd__mux2_1)
                                         _218_ (net)
                  0.05    0.00    3.08 v _455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    3.17 v _455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _051_ (net)
                  0.03    0.00    3.17 v _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.05    0.00   10.41 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.13    0.00    2.22 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.19    0.51    2.73 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.19    0.00    2.73 ^ _448_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _448_/X (sky130_fd_sc_hd__mux2_1)
                                         _215_ (net)
                  0.05    0.00    3.08 v _449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.17 v _449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _048_ (net)
                  0.02    0.00    3.17 v _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.41 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: writeReg[1] (input port clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v writeReg[1] (in)
                                         writeReg[1] (net)
                  0.01    0.00    2.00 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.02    0.13    0.21    2.22 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.13    0.00    2.22 v _447_/B_N (sky130_fd_sc_hd__and4bb_4)
     8    0.05    0.19    0.51    2.73 ^ _447_/X (sky130_fd_sc_hd__and4bb_4)
                                         _214_ (net)
                  0.19    0.00    2.73 ^ _450_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.35    3.08 v _450_/X (sky130_fd_sc_hd__mux2_1)
                                         _216_ (net)
                  0.05    0.00    3.08 v _451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    3.17 v _451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _049_ (net)
                  0.02    0.00    3.17 v _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.17   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.11    0.07   10.07 ^ clk (in)
                                         clk (net)
                  0.11    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.09    0.11    0.19   10.26 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.11    0.01   10.26 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.15   10.41 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.41 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25   10.16   clock uncertainty
                          0.00   10.16   clock reconvergence pessimism
                         -0.10   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -3.17   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)



worst slack corner Typical: 4.1279
