# -->START EXCLUDE FROM EXTERNAL
#**********************************************************************
#                                                                      *
#                          INTEL CONFIDENTIAL                          *
#                                                                      *
#  Copyright (c) 2016 Intel Corporation All Rights Reserved.           *
#  The source code contained or described herein and all documents     *
#  related to the source code ("Material") are owned by Intel          *
#  Corporation or its suppliers or licensors. Title to the Material    *
#  remains with Intel Corporation or its suppliers and licensors. The  *
#  Material contains trade secrets and proprietary and confidential    *
#  information of Intel or its suppliers and licensors. The Material   *
#  is protected by worldwide copyright and trade secret laws and treaty*
#  provisions. No part of the Material may be used, copied, reproduced,*
#  modified, published, uploaded, posted, transmitted, distributed, or *
#  disclosed in any way without Intel’s prior express written          *
#  permission.                                                         *
#                                                                      *
#  No license under any patent, copyright, trade secret or other       *
#  intellectual property right is granted to or conferred upon you by  *
#  disclosure or delivery of the Materials, either expressly, by       *
#  implication, inducement, estoppel or otherwise. Any license under   *
#  such intellectual property rights must be express and approved by   *
#  Intel in writing.                                                   *
#                                                                      *
# **********************************************************************

#-------------------------------------------------------------------------------
# Sunrise Point LP (SPT-LP)
#-------------------------------------------------------------------------------

SPT-LP_ACCUM_AUDIO-CORE0+HS-OCP-HF_MMIO_ADDRESS=0xE4A8
SPT-LP_ACCUM_AUDIO-CORE0+HS-OCP-HF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_AUDIO-CORE0+HS-OCP-HF__METHOD=DIFF
SPT-LP_ACCUM_AUDIO-CORE0+HS-OCP-HF__DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on high freq clock (Audio PLL)

SPT-LP_ACCUM_AUDIO-CORE0+HS-OCP-LF_MMIO_ADDRESS=0xE4A4
SPT-LP_ACCUM_AUDIO-CORE0+HS-OCP-LF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_AUDIO-CORE0+HS-OCP-LF__METHOD=DIFF
SPT-LP_ACCUM_AUDIO-CORE0+HS-OCP-LF__DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on low freq clock (XTAL OSC)

SPT-LP_ACCUM_AUDIO-CORE1-HF_MMIO_ADDRESS=0xE4B0
SPT-LP_ACCUM_AUDIO-CORE1-HF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_AUDIO-CORE1-HF__METHOD=DIFF
SPT-LP_ACCUM_AUDIO-CORE1-HF__DESCRIPTION=DSP Core 1 is active on high freq clock (Audio PLL)

SPT-LP_ACCUM_AUDIO-CORE1-LF_MMIO_ADDRESS=0xE4AC
SPT-LP_ACCUM_AUDIO-CORE1-LF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_AUDIO-CORE1-LF__METHOD=DIFF
SPT-LP_ACCUM_AUDIO-CORE1-LF__DESCRIPTION=DSP Core 1 is active on high low clock (XTAL OSC)

SPT-LP_ACCUM_AUDIO-LS-OCP-FABRIC-HF_MMIO_ADDRESS=0xE4A0
SPT-LP_ACCUM_AUDIO-LS-OCP-FABRIC-HF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_AUDIO-LS-OCP-FABRIC-HF__METHOD=DIFF
SPT-LP_ACCUM_AUDIO-LS-OCP-FABRIC-HF__DESCRIPTION=HD Audio low speed OCP fabric is active on high freq clock (Audio PLL)

SPT-LP_ACCUM_AUDIO-LS-OCP-FABRIC-LF_MMIO_ADDRESS=0xE49C
SPT-LP_ACCUM_AUDIO-LS-OCP-FABRIC-LF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_AUDIO-LS-OCP-FABRIC-LF__METHOD=DIFF
SPT-LP_ACCUM_AUDIO-LS-OCP-FABRIC-LF__DESCRIPTION=HD Audio low speed OCP fabric is active on low freq clock (XTAL OSC)

SPT-LP_ACCUM_AUDIO-HDA+MEMFABRIC-HF_MMIO_ADDRESS=0xE4B8
SPT-LP_ACCUM_AUDIO-HDA+MEMFABRIC-HF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_AUDIO-HDA+MEMFABRIC-HF__METHOD=DIFF
SPT-LP_ACCUM_AUDIO-HDA+MEMFABRIC-HF__DESCRIPTION=HD Audio and Memory fabric is active on high freq clock (Audio PLL)

SPT-LP_ACCUM_AUDIO-HDA+MEMFABRIC-LF_MMIO_ADDRESS=0xE4B4
SPT-LP_ACCUM_AUDIO-HDA+MEMFABRIC-LF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_AUDIO-HDA+MEMFABRIC-LF__METHOD=DIFF
SPT-LP_ACCUM_AUDIO-HDA+MEMFABRIC-LF__DESCRIPTION=HD Audio and Memory fabric is active on low freq clock (XTAL OSC)

SPT-LP_ACCUM_SCS_MMIO_ADDRESS=0xE494
SPT-LP_ACCUM_SCS__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_SCS__METHOD=DIFF
SPT-LP_ACCUM_SCS__DESCRIPTION=Any Storage Cluster Solution component (SDIO|eMMC|SD) is active.

SPT-LP_ACCUM_ThermalSensor_MMIO_ADDRESS=0xE36C
SPT-LP_ACCUM_ThermalSensor__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_ThermalSensor__METHOD=DIFF
SPT-LP_ACCUM_ThermalSensor__DESCRIPTION=Thermal sensor is active (On) (sensor is off when slp_S0 asserts)

SPT-LP_ACCUM_ISH-MINUTEIA-HALTED_MMIO_ADDRESS=0xE4BC
SPT-LP_ACCUM_ISH-MINUTEIA-HALTED__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_ISH-MINUTEIA-HALTED__METHOD=DIFF
SPT-LP_ACCUM_ISH-MINUTEIA-HALTED__DESCRIPTION=Minute IA in the Integrated Sensor Hub is in an un-halted state.

SPT-LP_ACCUM_ISH-SPI-CS_MMIO_ADDRESS=0xE4C0
SPT-LP_ACCUM_ISH-SPI-CS__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_ISH-SPI-CS__METHOD=DIFF
SPT-LP_ACCUM_ISH-SPI-CS__DESCRIPTION=SPI link on Integrated Sensor Hub is active based on chip select indication.

# -->START EXCLUDE FROM NDA
SPT-LP_ACCUM_USB2-PER-LANE-CORE-PG_MMIO_ADDRESS=0xE4F4
SPT-LP_ACCUM_USB2-PER-LANE-CORE-PG__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_USB2-PER-LANE-CORE-PG__METHOD=DIFF
SPT-LP_ACCUM_USB2-PER-LANE-CORE-PG__DESCRIPTION=Aggregate for when any USB2 Phy per lane core power gating domain is powered up

SPT-LP_ACCUM_MPHY-SQUELCH_MMIO_ADDRESS=0xE478
SPT-LP_ACCUM_MPHY-SQUELCH__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-SQUELCH__METHOD=DIFF
SPT-LP_ACCUM_MPHY-SQUELCH__DESCRIPTION=Aggregate for all ModPhy lanes when any squelch circuit is active (On)

SPT-LP_ACCUM_MPHY-PG-CORE-CMN-LANE_MMIO_ADDRESS=0xE470
SPT-LP_ACCUM_MPHY-PG-CORE-CMN-LANE__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-PG-CORE-CMN-LANE__METHOD=DIFF
SPT-LP_ACCUM_MPHY-PG-CORE-CMN-LANE__DESCRIPTION=Aggregate for ModPhy core common lanes when any is power gated

SPT-LP_ACCUM_MPHY-PER-LANE-CORE-PG_MMIO_ADDRESS=0xE4EC
SPT-LP_ACCUM_MPHY-PER-LANE-CORE-PG__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-PER-LANE-CORE-PG__METHOD=DIFF
SPT-LP_ACCUM_MPHY-PER-LANE-CORE-PG__DESCRIPTION=Aggregate for ModPhy per lane core power gating domains when any such domain is powered up
# <--END EXCLUDE FROM NDA

#-------------------------------------------------------------------------------
# Sunrise Point H (SPT-H)
#-------------------------------------------------------------------------------

SPT-H_ACCUM_AUDIO-CORE0+HS-OCP-HF_MMIO_ADDRESS=0xE368
SPT-H_ACCUM_AUDIO-CORE0+HS-OCP-HF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_AUDIO-CORE0+HS-OCP-HF__METHOD=DIFF
SPT-H_ACCUM_AUDIO-CORE0+HS-OCP-HF__DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on high freq clock (Audio PLL)

SPT-H_ACCUM_AUDIO-CORE0+HS-OCP-LF_MMIO_ADDRESS=0xE364
SPT-H_ACCUM_AUDIO-CORE0+HS-OCP-LF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_AUDIO-CORE0+HS-OCP-LF__METHOD=DIFF
SPT-H_ACCUM_AUDIO-CORE0+HS-OCP-LF__DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on low freq clock (XTAL OSC)

SPT-H_ACCUM_AUDIO-CORE1-HF_MMIO_ADDRESS=0xE370
SPT-H_ACCUM_AUDIO-CORE1-HF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_AUDIO-CORE1-HF__METHOD=DIFF
SPT-H_ACCUM_AUDIO-CORE1-HF__DESCRIPTION=DSP Core 1 is active on high freq clock (Audio PLL)

SPT-H_ACCUM_AUDIO-CORE1-LF_MMIO_ADDRESS=0xE36C
SPT-H_ACCUM_AUDIO-CORE1-LF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_AUDIO-CORE1-LF__METHOD=DIFF
SPT-H_ACCUM_AUDIO-CORE1-LF__DESCRIPTION=DSP Core 1 is active on high low clock (XTAL OSC)

SPT-H_ACCUM_AUDIO-LS-OCP-FABRIC-HF_MMIO_ADDRESS=0xE360
SPT-H_ACCUM_AUDIO-LS-OCP-FABRIC-HF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_AUDIO-LS-OCP-FABRIC-HF__METHOD=DIFF
SPT-H_ACCUM_AUDIO-LS-OCP-FABRIC-HF__DESCRIPTION=HD Audio low speed OCP fabric is active on high freq clock (Audio PLL)

SPT-H_ACCUM_AUDIO-LS-OCP-FABRIC-LF_MMIO_ADDRESS=0xE35C
SPT-H_ACCUM_AUDIO-LS-OCP-FABRIC-LF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_AUDIO-LS-OCP-FABRIC-LF__METHOD=DIFF
SPT-H_ACCUM_AUDIO-LS-OCP-FABRIC-LF__DESCRIPTION=HD Audio low speed OCP fabric is active on low freq clock (XTAL OSC)

SPT-H_ACCUM_AUDIO-HDA+MEMFABRIC-HF_MMIO_ADDRESS=0xE378
SPT-H_ACCUM_AUDIO-HDA+MEMFABRIC-HF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_AUDIO-HDA+MEMFABRIC-HF__METHOD=DIFF
SPT-H_ACCUM_AUDIO-HDA+MEMFABRIC-HF__DESCRIPTION=HD Audio and Memory fabric is active on high freq clock (Audio PLL)

SPT-H_ACCUM_AUDIO-HDA+MEMFABRIC-LF_MMIO_ADDRESS=0xE374
SPT-H_ACCUM_AUDIO-HDA+MEMFABRIC-LF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_AUDIO-HDA+MEMFABRIC-LF__METHOD=DIFF
SPT-H_ACCUM_AUDIO-HDA+MEMFABRIC-LF__DESCRIPTION=HD Audio and Memory fabric is active on low freq clock (XTAL OSC)

SPT-H_ACCUM_SCS_MMIO_ADDRESS=0xE354
SPT-H_ACCUM_SCS__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_SCS__METHOD=DIFF
SPT-H_ACCUM_SCS__DESCRIPTION=Any Storage Cluster Solution component (SDIO|eMMC|SD) is active.

SPT-H_ACCUM_ThermalSensor_MMIO_ADDRESS=0xE22C
SPT-H_ACCUM_ThermalSensor__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_ThermalSensor__METHOD=DIFF
SPT-H_ACCUM_ThermalSensor__DESCRIPTION=Thermal sensor is active (On) (sensor is off when slp_S0 asserts)

SPT-H_ACCUM_ISH-MINUTEIA-HALTED_MMIO_ADDRESS=0xE37C
SPT-H_ACCUM_ISH-MINUTEIA-HALTED__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_ISH-MINUTEIA-HALTED__METHOD=DIFF
SPT-H_ACCUM_ISH-MINUTEIA-HALTED__DESCRIPTION=Minute IA in the Integrated Sensor Hub is in an un-halted state.

SPT-H_ACCUM_ISH-SPI-CS_MMIO_ADDRESS=0xE380
SPT-H_ACCUM_ISH-SPI-CS__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_ISH-SPI-CS__METHOD=DIFF
SPT-H_ACCUM_ISH-SPI-CS__DESCRIPTION=SPI link on Integrated Sensor Hub is active based on chip select indication.

# -->START EXCLUDE FROM NDA
SPT-H_ACCUM_USB2-PER-LANE-CORE-PG_MMIO_ADDRESS=0xE3B4
SPT-H_ACCUM_USB2-PER-LANE-CORE-PG__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_USB2-PER-LANE-CORE-PG__METHOD=DIFF
SPT-H_ACCUM_USB2-PER-LANE-CORE-PG__DESCRIPTION=Aggregate for when any USB2 Phy per lane core power gating domain is powered up

SPT-H_ACCUM_MPHY-SQUELCH_MMIO_ADDRESS=0xE338
SPT-H_ACCUM_MPHY-SQUELCH__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-SQUELCH__METHOD=DIFF
SPT-H_ACCUM_MPHY-SQUELCH__DESCRIPTION=Aggregate for all ModPhy lanes when any squelch circuit is active (On)

SPT-H_ACCUM_MPHY-PG-CORE-CMN-LANE_MMIO_ADDRESS=0xE330
SPT-H_ACCUM_MPHY-PG-CORE-CMN-LANE__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-PG-CORE-CMN-LANE__METHOD=DIFF
SPT-H_ACCUM_MPHY-PG-CORE-CMN-LANE__DESCRIPTION=Aggregate for ModPhy core common lanes when any is power gated

SPT-H_ACCUM_MPHY-PER-LANE-CORE-PG_MMIO_ADDRESS=0xE3AC
SPT-H_ACCUM_MPHY-PER-LANE-CORE-PG__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-PER-LANE-CORE-PG__METHOD=DIFF
SPT-H_ACCUM_MPHY-PER-LANE-CORE-PG__DESCRIPTION=Aggregate for ModPhy per lane core power gating domains when any such domain is powered up
# <--END EXCLUDE FROM NDA

#-------------------------------------------------------------------------------
# Kaby Lake PCH-H (KBP-H)
#-------------------------------------------------------------------------------

KBP-H_ACCUM_AUDIO-CORE0+HS-OCP-HF_MMIO_ADDRESS=0xE368
KBP-H_ACCUM_AUDIO-CORE0+HS-OCP-HF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_AUDIO-CORE0+HS-OCP-HF__METHOD=DIFF
KBP-H_ACCUM_AUDIO-CORE0+HS-OCP-HF__DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on high freq clock (Audio PLL)

KBP-H_ACCUM_AUDIO-CORE0+HS-OCP-LF_MMIO_ADDRESS=0xE364
KBP-H_ACCUM_AUDIO-CORE0+HS-OCP-LF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_AUDIO-CORE0+HS-OCP-LF__METHOD=DIFF
KBP-H_ACCUM_AUDIO-CORE0+HS-OCP-LF__DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on low freq clock (XTAL OSC)

KBP-H_ACCUM_AUDIO-CORE1-HF_MMIO_ADDRESS=0xE370
KBP-H_ACCUM_AUDIO-CORE1-HF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_AUDIO-CORE1-HF__METHOD=DIFF
KBP-H_ACCUM_AUDIO-CORE1-HF__DESCRIPTION=DSP Core 1 is active on high freq clock (Audio PLL)

KBP-H_ACCUM_AUDIO-CORE1-LF_MMIO_ADDRESS=0xE36C
KBP-H_ACCUM_AUDIO-CORE1-LF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_AUDIO-CORE1-LF__METHOD=DIFF
KBP-H_ACCUM_AUDIO-CORE1-LF__DESCRIPTION=DSP Core 1 is active on high low clock (XTAL OSC)

KBP-H_ACCUM_AUDIO-LS-OCP-FABRIC-HF_MMIO_ADDRESS=0xE360
KBP-H_ACCUM_AUDIO-LS-OCP-FABRIC-HF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_AUDIO-LS-OCP-FABRIC-HF__METHOD=DIFF
KBP-H_ACCUM_AUDIO-LS-OCP-FABRIC-HF__DESCRIPTION=HD Audio low speed OCP fabric is active on high freq clock (Audio PLL)

KBP-H_ACCUM_AUDIO-LS-OCP-FABRIC-LF_MMIO_ADDRESS=0xE35C
KBP-H_ACCUM_AUDIO-LS-OCP-FABRIC-LF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_AUDIO-LS-OCP-FABRIC-LF__METHOD=DIFF
KBP-H_ACCUM_AUDIO-LS-OCP-FABRIC-LF__DESCRIPTION=HD Audio low speed OCP fabric is active on low freq clock (XTAL OSC)

KBP-H_ACCUM_AUDIO-HDA+MEMFABRIC-HF_MMIO_ADDRESS=0xE378
KBP-H_ACCUM_AUDIO-HDA+MEMFABRIC-HF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_AUDIO-HDA+MEMFABRIC-HF__METHOD=DIFF
KBP-H_ACCUM_AUDIO-HDA+MEMFABRIC-HF__DESCRIPTION=HD Audio and Memory fabric is active on high freq clock (Audio PLL)

KBP-H_ACCUM_AUDIO-HDA+MEMFABRIC-LF_MMIO_ADDRESS=0xE374
KBP-H_ACCUM_AUDIO-HDA+MEMFABRIC-LF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_AUDIO-HDA+MEMFABRIC-LF__METHOD=DIFF
KBP-H_ACCUM_AUDIO-HDA+MEMFABRIC-LF__DESCRIPTION=HD Audio and Memory fabric is active on low freq clock (XTAL OSC)

KBP-H_ACCUM_SCS_MMIO_ADDRESS=0xE354
KBP-H_ACCUM_SCS__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_SCS__METHOD=DIFF
KBP-H_ACCUM_SCS__DESCRIPTION=Any Storage Cluster Solution component (SDIO|eMMC|SD) is active.

KBP-H_ACCUM_ThermalSensor_MMIO_ADDRESS=0xE22C
KBP-H_ACCUM_ThermalSensor__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_ThermalSensor__METHOD=DIFF
KBP-H_ACCUM_ThermalSensor__DESCRIPTION=Thermal sensor is active (On) (sensor is off when slp_S0 asserts)

KBP-H_ACCUM_ISH-MINUTEIA-HALTED_MMIO_ADDRESS=0xE37C
KBP-H_ACCUM_ISH-MINUTEIA-HALTED__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_ISH-MINUTEIA-HALTED__METHOD=DIFF
KBP-H_ACCUM_ISH-MINUTEIA-HALTED__DESCRIPTION=Minute IA in the Integrated Sensor Hub is in an un-halted state.

KBP-H_ACCUM_ISH-SPI-CS_MMIO_ADDRESS=0xE380
KBP-H_ACCUM_ISH-SPI-CS__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_ISH-SPI-CS__METHOD=DIFF
KBP-H_ACCUM_ISH-SPI-CS__DESCRIPTION=SPI link on Integrated Sensor Hub is active based on chip select indication.

# -->START EXCLUDE FROM NDA
KBP-H_ACCUM_USB2-PER-LANE-CORE-PG_MMIO_ADDRESS=0xE3B4
KBP-H_ACCUM_USB2-PER-LANE-CORE-PG__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_USB2-PER-LANE-CORE-PG__METHOD=DIFF
KBP-H_ACCUM_USB2-PER-LANE-CORE-PG__DESCRIPTION=Aggregate for when any USB2 Phy per lane core power gating domain is powered up

KBP-H_ACCUM_MPHY-SQUELCH_MMIO_ADDRESS=0xE338
KBP-H_ACCUM_MPHY-SQUELCH__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-SQUELCH__METHOD=DIFF
KBP-H_ACCUM_MPHY-SQUELCH__DESCRIPTION=Aggregate for all ModPhy lanes when any squelch circuit is active (On)

KBP-H_ACCUM_MPHY-PG-CORE-CMN-LANE_MMIO_ADDRESS=0xE330
KBP-H_ACCUM_MPHY-PG-CORE-CMN-LANE__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-PG-CORE-CMN-LANE__METHOD=DIFF
KBP-H_ACCUM_MPHY-PG-CORE-CMN-LANE__DESCRIPTION=Aggregate for ModPhy core common lanes when any is power gated

KBP-H_ACCUM_MPHY-PER-LANE-CORE-PG_MMIO_ADDRESS=0xE3AC
KBP-H_ACCUM_MPHY-PER-LANE-CORE-PG__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-PER-LANE-CORE-PG__METHOD=DIFF
KBP-H_ACCUM_MPHY-PER-LANE-CORE-PG__DESCRIPTION=Aggregate for ModPhy per lane core power gating domains when any such domain is powered up
# <--END EXCLUDE FROM NDA

# -->START EXCLUDE FROM NDA

#-------------------------------------------------------------------------------
# Cannon Lake PCH-LP (CNP-LP)
#-------------------------------------------------------------------------------

CNP-LP_ACCUM_AUDIO-CORE0+HS-OCP-HF_MMIO_ADDRESS=0x160
CNP-LP_ACCUM_AUDIO-CORE0+HS-OCP-HF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_AUDIO-CORE0+HS-OCP-HF__METHOD=DIFF
CNP-LP_ACCUM_AUDIO-CORE0+HS-OCP-HF__DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on high freq clock (Audio PLL).

CNP-LP_ACCUM_AUDIO-CORE0+HS-OCP-LF_MMIO_ADDRESS=0x164
CNP-LP_ACCUM_AUDIO-CORE0+HS-OCP-LF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_AUDIO-CORE0+HS-OCP-LF__METHOD=DIFF
CNP-LP_ACCUM_AUDIO-CORE0+HS-OCP-LF__DESCRIPTION=DSP Core 0 and High Speed OCP Fabric is active on low freq clock (XTAL OSC).

CNP-LP_ACCUM_AUDIO-CORE1-HF_MMIO_ADDRESS=0x168
CNP-LP_ACCUM_AUDIO-CORE1-HF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_AUDIO-CORE1-HF__METHOD=DIFF
CNP-LP_ACCUM_AUDIO-CORE1-HF__DESCRIPTION=DSP Core 1 is active on high freq clock (Audio PLL).

CNP-LP_ACCUM_AUDIO-CORE1-LF_MMIO_ADDRESS=0x16C
CNP-LP_ACCUM_AUDIO-CORE1-LF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_AUDIO-CORE1-LF__METHOD=DIFF
CNP-LP_ACCUM_AUDIO-CORE1-LF__DESCRIPTION=DSP Core 1 is active on high low clock (XTAL OSC).

CNP-LP_ACCUM_AUDIO-LS-OCP-FABRIC-HF_MMIO_ADDRESS=0x158
CNP-LP_ACCUM_AUDIO-LS-OCP-FABRIC-HF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_AUDIO-LS-OCP-FABRIC-HF__METHOD=DIFF
CNP-LP_ACCUM_AUDIO-LS-OCP-FABRIC-HF__DESCRIPTION=HD Audio low speed OCP is active on high freq clock (Audio PLL)

CNP-LP_ACCUM_AUDIO-LS-OCP-FABRIC-LF_MMIO_ADDRESS=0x15C
CNP-LP_ACCUM_AUDIO-LS-OCP-FABRIC-LF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_AUDIO-LS-OCP-FABRIC-LF__METHOD=DIFF
CNP-LP_ACCUM_AUDIO-LS-OCP-FABRIC-LF__DESCRIPTION=HD Audio low speed OCP fabric is active on low freq clock (XTAL OSC)

CNP-LP_ACCUM_AUDIO-HDA+MEMFABRIC-HF_MMIO_ADDRESS=0x170
CNP-LP_ACCUM_AUDIO-HDA+MEMFABRIC-HF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_AUDIO-HDA+MEMFABRIC-HF__METHOD=DIFF
CNP-LP_ACCUM_AUDIO-HDA+MEMFABRIC-HF__DESCRIPTION=HD Audio and Memory fabric is active on high freq clock (Audio PLL)

CNP-LP_ACCUM_AUDIO-HDA+MEMFABRIC-LF_MMIO_ADDRESS=0x174
CNP-LP_ACCUM_AUDIO-HDA+MEMFABRIC-LF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_AUDIO-HDA+MEMFABRIC-LF__METHOD=DIFF
CNP-LP_ACCUM_AUDIO-HDA+MEMFABRIC-LF__DESCRIPTION=HD Audio and Memory fabric is active on low freq clock (XTAL OSC)

CNP-LP_ACCUM_SCS-SDX_MMIO_ADDRESS=0x1EC
CNP-LP_ACCUM_SCS-SDX__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_SCS-SDX__METHOD=DIFF
CNP-LP_ACCUM_SCS-SDX__DESCRIPTION=Any Storage Cluster Solution component SDX/SDIO is active.

CNP-LP_ACCUM_SCS-eMMC_MMIO_ADDRESS=0x1F0
CNP-LP_ACCUM_SCS-eMMC__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_SCS-eMMC__METHOD=DIFF
CNP-LP_ACCUM_SCS-eMMC__DESCRIPTION=Any Storage Cluster Solution component eMMC is active.

CNP-LP_ACCUM_SCS-UFS_MMIO_ADDRESS=0x1F4
CNP-LP_ACCUM_SCS-UFS__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_SCS-UFS__METHOD=DIFF
CNP-LP_ACCUM_SCS-UFS__DESCRIPTION=Any Storage Cluster Solution component UFS is active.

CNP-LP_ACCUM_ThermalSensor_MMIO_ADDRESS=0x2C
CNP-LP_ACCUM_ThermalSensor__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_ThermalSensor__METHOD=DIFF
CNP-LP_ACCUM_ThermalSensor__DESCRIPTION=Thermal sensor is active (On) (sensor is off when slp_S0 asserts)

CNP-LP_ACCUM_ISH-MINUTEIA-HALTED_MMIO_ADDRESS=0x178
CNP-LP_ACCUM_ISH-MINUTEIA-HALTED__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_ISH-MINUTEIA-HALTED__METHOD=DIFF
CNP-LP_ACCUM_ISH-MINUTEIA-HALTED__DESCRIPTION=Minute IA in the Integrated Sensor Hub is in an un-halted state.

CNP-LP_ACCUM_ISH-SPI-CS_MMIO_ADDRESS=0x17C
CNP-LP_ACCUM_ISH-SPI-CS__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_ISH-SPI-CS__METHOD=DIFF
CNP-LP_ACCUM_ISH-SPI-CS__DESCRIPTION=SPI link on Integrated Sensor Hub is active based on chip select indication.

CNP-LP_ACCUM_USB2-PER-LANE-CORE-PG_MMIO_ADDRESS=0x1B0
CNP-LP_ACCUM_USB2-PER-LANE-CORE-PG__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_USB2-PER-LANE-CORE-PG__METHOD=DIFF
CNP-LP_ACCUM_USB2-PER-LANE-CORE-PG__DESCRIPTION=Any USB2 PHY per lane core power gating domain is powered up.

CNP-LP_ACCUM_MPHY-SQUELCH_MMIO_ADDRESS=0x13C
CNP-LP_ACCUM_MPHY-SQUELCH__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-SQUELCH__METHOD=DIFF
CNP-LP_ACCUM_MPHY-SQUELCH__DESCRIPTION=Aggregate for all ModPhy lanes when any squelch circuit is active (On).

CNP-LP_ACCUM_MPHY-PG-CORE-CMN-LANE_MMIO_ADDRESS=0x134
CNP-LP_ACCUM_MPHY-PG-CORE-CMN-LANE__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-PG-CORE-CMN-LANE__METHOD=DIFF
CNP-LP_ACCUM_MPHY-PG-CORE-CMN-LANE__DESCRIPTION=Aggregate for ModPhy core common lanes when any is power gated.

CNP-LP_ACCUM_MPHY-PER-LANE-CORE-PG_MMIO_ADDRESS=0x1A8
CNP-LP_ACCUM_MPHY-PER-LANE-CORE-PG__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-PER-LANE-CORE-PG__METHOD=DIFF
CNP-LP_ACCUM_MPHY-PER-LANE-CORE-PG__DESCRIPTION=Aggregate for ModPhy core common lanes when any is power gated.

# <--END EXCLUDE FROM NDA

# <--END EXCLUDE FROM EXTERNAL