$comment
	File created using the following command:
		vcd file lab3.msim.vcd -direction
$end
$date
	Sun Feb 27 13:32:29 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab3_vlg_vec_tst $end
$var reg 5 ! V [4:0] $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 LEDR [4] $end
$var wire 1 1 LEDR [3] $end
$var wire 1 2 LEDR [2] $end
$var wire 1 3 LEDR [1] $end
$var wire 1 4 LEDR [0] $end
$var wire 1 5 M [7] $end
$var wire 1 6 M [6] $end
$var wire 1 7 M [5] $end
$var wire 1 8 M [4] $end
$var wire 1 9 M [3] $end
$var wire 1 : M [2] $end
$var wire 1 ; M [1] $end
$var wire 1 < M [0] $end
$var wire 1 = sampler $end
$scope module i1 $end
$var wire 1 > gnd $end
$var wire 1 ? vcc $end
$var wire 1 @ unknown $end
$var tri1 1 A devclrn $end
$var tri1 1 B devpor $end
$var tri1 1 C devoe $end
$var wire 1 D Equal0~0_combout $end
$var wire 1 E Equal0~1_combout $end
$var wire 1 F V~combout [4] $end
$var wire 1 G V~combout [3] $end
$var wire 1 H V~combout [2] $end
$var wire 1 I V~combout [1] $end
$var wire 1 J V~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
0(
1'
0&
0%
1$
0#
0"
1/
0.
0-
1,
1+
1*
1)
14
13
12
11
00
1<
0;
1:
09
18
07
06
05
x=
0>
1?
x@
1A
1B
1C
1D
1E
1J
1I
1H
1G
0F
$end
#1000000
