Reading timing models for corner nom_ff_n40C_5v50…
Reading timing library for the 'nom_ff_n40C_5v50' corner at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading timing models for corner nom_tt_025C_5v00…
Reading timing library for the 'nom_tt_025C_5v00' corner at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading timing models for corner nom_ss_125C_4v50…
Reading timing library for the 'nom_ss_125C_4v50' corner at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading OpenROAD database at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/33-openroad-detailedplacement/pll_top.odb'…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.8
[INFO] Setting input delay to: 4.8
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): sys_clk
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is gf180mcu_fd_sc_mcu7t5v0__clkbuf_16.
[INFO CTS-0051] Sink buffer is gf180mcu_fd_sc_mcu7t5v0__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    gf180mcu_fd_sc_mcu7t5v0__clkbuf_2
                    gf180mcu_fd_sc_mcu7t5v0__clkbuf_4
                    gf180mcu_fd_sc_mcu7t5v0__clkbuf_8
[INFO CTS-0049] Characterization buffer is gf180mcu_fd_sc_mcu7t5v0__clkbuf_8.
[INFO CTS-0007] Net "sys_clk" found for clock "sys_clk".
[INFO CTS-0010]  Clock net "sys_clk" has 121 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net sys_clk.
[INFO CTS-0028]  Total number of sinks: 121.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 39200  dbu (19 um).
[INFO CTS-0023]  Original sink region: [(153440, 43120), (492800, 529200)].
[INFO CTS-0024]  Normalized sink region: [(3.91429, 1.1), (12.5714, 13.5)].
[INFO CTS-0025]     Width:  8.6571.
[INFO CTS-0026]     Height: 12.4000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 61
    Sub-region size: 8.6571 X 6.2000
[INFO CTS-0034]     Segment length (rounded): 4.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 31
    Sub-region size: 4.3286 X 6.2000
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 4.3286 X 3.1000
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1643 X 3.1000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 121.
[INFO CTS-0018]     Created 17 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 17 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:5, 7:2, 8:2, 9:5, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "sys_clk"
[INFO CTS-0099]  Sinks 136
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 378.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 15
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 10284um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Endcap cell                             130     570.75
  Tap cell                                435    1909.82
  Buffer                                    1      13.17
  Clock buffer                             22    1176.63
  Timing Repair Buffer                    373    5650.44
  Inverter                                 81     728.81
  Clock inverter                           10     193.18
  Sequential cell                         154    9808.15
  Multi-Input combinational cell         1062   22623.73
  Total                                  2268   42674.69
Writing OpenROAD database to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/34-openroad-cts/pll_top.odb'…
Writing netlist to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/34-openroad-cts/pll_top.nl.v'…
Writing powered netlist to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/34-openroad-cts/pll_top.pnl.v'…
Writing layout to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/34-openroad-cts/pll_top.def'…
Writing timing constraints to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/34-openroad-cts/pll_top.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement        604.7 u
average displacement        0.3 u
max displacement           15.0 u
original HPWL           44711.2 u
legalized HPWL          46637.1 u
delta HPWL                    4 %

[INFO DPL-0020] Mirrored 714 instances
[INFO DPL-0021] HPWL before           46637.1 u
[INFO DPL-0022] HPWL after            45095.0 u
[INFO DPL-0023] HPWL delta               -3.3 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Endcap cell                             130     570.75
  Tap cell                                435    1909.82
  Buffer                                    1      13.17
  Clock buffer                             22    1176.63
  Timing Repair Buffer                    373    5650.44
  Inverter                                 81     728.81
  Clock inverter                           10     193.18
  Sequential cell                         154    9808.15
  Multi-Input combinational cell         1062   22623.73
  Total                                  2268   42674.69
Writing OpenROAD database to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/34-openroad-cts/pll_top.odb'…
Writing netlist to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/34-openroad-cts/pll_top.nl.v'…
Writing powered netlist to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/34-openroad-cts/pll_top.pnl.v'…
Writing layout to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/34-openroad-cts/pll_top.def'…
Writing timing constraints to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/34-openroad-cts/pll_top.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 17.
[INFO CTS-0005] Total number of Clock Subnets: 17.
[INFO CTS-0006] Total number of Sinks: 121.
%OL_END_REPORT
