{
  "Top": "FFT_TOP",
  "RtlTop": "FFT_TOP",
  "RtlPrefix": "",
  "RtlSubPrefix": "FFT_TOP_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "versal",
    "Device": "xcvp1802",
    "Package": "-lsvc4072",
    "Speed": "-3HP-e-S",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::vector<std::complex<float>, 8>, 0>&",
      "srcSize": "512",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::vector<std::complex<float>, 8>, 0>&",
      "srcSize": "512",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -complex-mul-dsp=1",
      "config_compile -unsafe_math_optimizations=1"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "FFT_TOP"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "32",
    "Latency": "397"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "FFT_TOP",
    "Version": "1.0",
    "DisplayName": "Fft_top",
    "Revision": "2114022881",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_FFT_TOP_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FFT.cpp",
      "..\/..\/testbench.cpp"
    ],
    "TestBench": ["..\/..\/testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb_memcore.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu_memcore.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_Stage1_vectorstream_parameterize.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_Stage2_vectorstreamIn_arrayOut_parametize.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_stage_spatial_unroll_3_s.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_stage_spatial_unroll_4_s.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_stage_spatial_unroll_5_s.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_stage_spatial_unroll_6_s.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_stage_spatial_unroll_7_s.vhd",
      "impl\/vhdl\/FFT_TOP_FFT_stage_spatial_unroll_8_s.vhd",
      "impl\/vhdl\/FFT_TOP_fifo_w512_d2_S.vhd",
      "impl\/vhdl\/FFT_TOP_flow_control_loop_delay_pipe.vhd",
      "impl\/vhdl\/FFT_TOP_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1.vhd",
      "impl\/vhdl\/FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x.vhd",
      "impl\/vhdl\/FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1.vhd",
      "impl\/vhdl\/FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x.vhd",
      "impl\/vhdl\/FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1.vhd",
      "impl\/vhdl\/FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/FFT_TOP_output_result_array_to_stream.vhd",
      "impl\/vhdl\/FFT_TOP_reverse_input_stream_UF4.vhd",
      "impl\/vhdl\/FFT_TOP_sparsemux_9_4_32_1_1.vhd",
      "impl\/vhdl\/FFT_TOP_sparsemux_17_5_32_1_1.vhd",
      "impl\/vhdl\/FFT_TOP_sparsemux_33_6_32_1_1.vhd",
      "impl\/vhdl\/FFT_TOP_sparsemux_65_7_32_1_1.vhd",
      "impl\/vhdl\/FFT_TOP.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1.v",
      "impl\/verilog\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector.v",
      "impl\/verilog\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb.v",
      "impl\/verilog\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb_memcore.dat",
      "impl\/verilog\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb_memcore.v",
      "impl\/verilog\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu.v",
      "impl\/verilog\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu_memcore.dat",
      "impl\/verilog\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu_memcore.v",
      "impl\/verilog\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU.v",
      "impl\/verilog\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore.dat",
      "impl\/verilog\/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore.v",
      "impl\/verilog\/FFT_TOP_FFT_Stage1_vectorstream_parameterize.v",
      "impl\/verilog\/FFT_TOP_FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.v",
      "impl\/verilog\/FFT_TOP_FFT_Stage2_vectorstreamIn_arrayOut_parametize.v",
      "impl\/verilog\/FFT_TOP_FFT_stage_spatial_unroll_3_s.v",
      "impl\/verilog\/FFT_TOP_FFT_stage_spatial_unroll_4_s.v",
      "impl\/verilog\/FFT_TOP_FFT_stage_spatial_unroll_5_s.v",
      "impl\/verilog\/FFT_TOP_FFT_stage_spatial_unroll_6_s.v",
      "impl\/verilog\/FFT_TOP_FFT_stage_spatial_unroll_7_s.v",
      "impl\/verilog\/FFT_TOP_FFT_stage_spatial_unroll_8_s.v",
      "impl\/verilog\/FFT_TOP_fifo_w512_d2_S.v",
      "impl\/verilog\/FFT_TOP_flow_control_loop_delay_pipe.v",
      "impl\/verilog\/FFT_TOP_flow_control_loop_pipe.v",
      "impl\/verilog\/FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1.v",
      "impl\/verilog\/FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x.v",
      "impl\/verilog\/FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1.v",
      "impl\/verilog\/FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x.v",
      "impl\/verilog\/FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1.v",
      "impl\/verilog\/FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1.v",
      "impl\/verilog\/FFT_TOP_output_result_array_to_stream.v",
      "impl\/verilog\/FFT_TOP_reverse_input_stream_UF4.v",
      "impl\/verilog\/FFT_TOP_sparsemux_9_4_32_1_1.v",
      "impl\/verilog\/FFT_TOP_sparsemux_17_5_32_1_1.v",
      "impl\/verilog\/FFT_TOP_sparsemux_33_6_32_1_1.v",
      "impl\/verilog\/FFT_TOP_sparsemux_65_7_32_1_1.v",
      "impl\/verilog\/FFT_TOP.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl",
      "impl\/misc\/FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip.tcl",
      "impl\/misc\/FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_ip.tcl",
      "impl\/misc\/FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip.tcl",
      "impl\/misc\/FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_ip.tcl",
      "impl\/misc\/FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1_ip.tcl",
      "impl\/misc\/FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/FFT_TOP.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Operation_Type Unfused_Multiply_Add CONFIG.Add_Sub_Value Add CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.Has_ACLKEN false CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_latency 0 CONFIG.Has_RESULT_TREADY false CONFIG.C_Rate 1"
      },
      {
        "Name": "FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Operation_Type Unfused_Multiply_Add CONFIG.Add_Sub_Value Add CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.Has_ACLKEN false CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_latency 0 CONFIG.Has_RESULT_TREADY false CONFIG.C_Rate 1"
      },
      {
        "Name": "FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Operation_Type Unfused_Multiply_Add CONFIG.Add_Sub_Value Subtract CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.Has_ACLKEN false CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_latency 0 CONFIG.Has_RESULT_TREADY false CONFIG.C_Rate 1"
      },
      {
        "Name": "FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Operation_Type Unfused_Multiply_Add CONFIG.Add_Sub_Value Subtract CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.Has_ACLKEN false CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_latency 0 CONFIG.Has_RESULT_TREADY false CONFIG.C_Rate 1"
      },
      {
        "Name": "FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "in_r": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "512",
      "portPrefix": "in_r_",
      "portMap": {
        "in_r_dout": "RD_DATA",
        "in_r_empty_n": "EMPTY_N",
        "in_r_read": "RD_EN"
      },
      "ports": [
        "in_r_dout",
        "in_r_empty_n",
        "in_r_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "in"
        }]
    },
    "out_r": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "512",
      "portPrefix": "out_r_",
      "portMap": {
        "out_r_din": "WR_DATA",
        "out_r_full_n": "FULL_N",
        "out_r_write": "WR_EN"
      },
      "ports": [
        "out_r_din",
        "out_r_full_n",
        "out_r_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "out"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "in_r_dout": {
      "dir": "in",
      "width": "512"
    },
    "in_r_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_read": {
      "dir": "out",
      "width": "1"
    },
    "out_r_din": {
      "dir": "out",
      "width": "512"
    },
    "out_r_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_r_write": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "FFT_TOP",
      "Instances": [{
          "ModuleName": "FFT_DIT_spatial_unroll_CY_stream_vector",
          "InstanceName": "FFT_DIT_spatial_unroll_CY_stream_vector_U0",
          "BindInstances": "reverse_in_stream_vector_U data_s1_stream_vector_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_3_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_0_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_1_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_2_U FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_3_U",
          "Instances": [
            {
              "ModuleName": "reverse_input_stream_UF4",
              "InstanceName": "reverse_input_stream_UF4_U0"
            },
            {
              "ModuleName": "FFT_Stage1_vectorstream_parameterize",
              "InstanceName": "FFT_Stage1_vectorstream_parameterize_U0",
              "Instances": [{
                  "ModuleName": "FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc",
                  "InstanceName": "FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0",
                  "BindInstances": "m_fu_239_p2 fadd_32ns_32ns_32_4_no_dsp_1_U3 fadd_32ns_32ns_32_4_no_dsp_1_U4 fsub_32ns_32ns_32_4_no_dsp_1_U5 fsub_32ns_32ns_32_4_no_dsp_1_U6 fadd_32ns_32ns_32_4_no_dsp_1_U7 fadd_32ns_32ns_32_4_no_dsp_1_U8 fsub_32ns_32ns_32_4_no_dsp_1_U9 fsub_32ns_32ns_32_4_no_dsp_1_U10 fadd_32ns_32ns_32_4_no_dsp_1_U11 fadd_32ns_32ns_32_4_no_dsp_1_U12 fsub_32ns_32ns_32_4_no_dsp_1_U13 fsub_32ns_32ns_32_4_no_dsp_1_U14 fadd_32ns_32ns_32_4_no_dsp_1_U15 fadd_32ns_32ns_32_4_no_dsp_1_U16 fsub_32ns_32ns_32_4_no_dsp_1_U17 fsub_32ns_32ns_32_4_no_dsp_1_U18 icmp_ln451_fu_593_p2"
                }]
            },
            {
              "ModuleName": "FFT_Stage2_vectorstreamIn_arrayOut_parametize",
              "InstanceName": "FFT_Stage2_vectorstreamIn_arrayOut_parametize_U0",
              "BindInstances": "m_fu_592_p2 fadd_32ns_32ns_32_4_no_dsp_1_U25 fadd_32ns_32ns_32_4_no_dsp_1_U26 fsub_32ns_32ns_32_4_no_dsp_1_U27 fsub_32ns_32ns_32_4_no_dsp_1_U28 fadd_32ns_32ns_32_4_no_dsp_1_U29 fsub_32ns_32ns_32_4_no_dsp_1_U30 fsub_32ns_32ns_32_4_no_dsp_1_U31 fadd_32ns_32ns_32_4_no_dsp_1_U32 fadd_32ns_32ns_32_4_no_dsp_1_U33 fadd_32ns_32ns_32_4_no_dsp_1_U34 fsub_32ns_32ns_32_4_no_dsp_1_U35 fsub_32ns_32ns_32_4_no_dsp_1_U36 fadd_32ns_32ns_32_4_no_dsp_1_U37 fsub_32ns_32ns_32_4_no_dsp_1_U38 fsub_32ns_32ns_32_4_no_dsp_1_U39 fadd_32ns_32ns_32_4_no_dsp_1_U40"
            },
            {
              "ModuleName": "FFT_stage_spatial_unroll_3_s",
              "InstanceName": "FFT_stage_spatial_unroll_3_U0",
              "BindInstances": "m_fu_814_p2 fadd_32ns_32ns_32_4_no_dsp_1_U60 fadd_32ns_32ns_32_4_no_dsp_1_U61 fsub_32ns_32ns_32_4_no_dsp_1_U62 fsub_32ns_32ns_32_4_no_dsp_1_U63 fmul_32ns_32ns_32_1_primitive_dsp_1_U78 fmul_32ns_32ns_32_1_primitive_dsp_1_U79 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U81 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U80 fadd_32ns_32ns_32_4_no_dsp_1_U64 fadd_32ns_32ns_32_4_no_dsp_1_U65 fsub_32ns_32ns_32_4_no_dsp_1_U66 fsub_32ns_32ns_32_4_no_dsp_1_U67 fsub_32ns_32ns_32_4_no_dsp_1_U68 fadd_32ns_32ns_32_4_no_dsp_1_U69 fadd_32ns_32ns_32_4_no_dsp_1_U70 fsub_32ns_32ns_32_4_no_dsp_1_U71 fmul_32ns_32ns_32_1_primitive_dsp_1_U76 fmul_32ns_32ns_32_1_primitive_dsp_1_U77 fsub_32ns_32ns_32_4_no_dsp_1_U58 fadd_32ns_32ns_32_4_no_dsp_1_U59 fadd_32ns_32ns_32_4_no_dsp_1_U72 fadd_32ns_32ns_32_4_no_dsp_1_U73 fsub_32ns_32ns_32_4_no_dsp_1_U74 fsub_32ns_32ns_32_4_no_dsp_1_U75"
            },
            {
              "ModuleName": "FFT_stage_spatial_unroll_4_s",
              "InstanceName": "FFT_stage_spatial_unroll_4_U0",
              "BindInstances": "add_ln368_4_fu_1046_p2 select_ln368_fu_1052_p3 m_fu_1060_p3 empty_fu_1068_p2 c_fu_1362_p3 d_fu_1369_p3 icmp_ln10_fu_1376_p2 d0_real_fu_1381_p3 d0_imag_fu_1389_p3 a_fu_1397_p3 d1_real_13_fu_1405_p3 xor_ln16_fu_1700_p2 fmul_32ns_32ns_32_1_primitive_dsp_1_U133 fmul_32ns_32ns_32_1_primitive_dsp_1_U134 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U145 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U141 fadd_32ns_32ns_32_4_no_dsp_1_U117 fadd_32ns_32ns_32_4_no_dsp_1_U118 fsub_32ns_32ns_32_4_no_dsp_1_U119 fsub_32ns_32ns_32_4_no_dsp_1_U120 tw_46_i_fu_1421_p3 tw_48_i_fu_1428_p3 tw_fu_1435_p3 tw_47_i_fu_1442_p3 tw_21_fu_1449_p3 icmp_ln10_1_fu_1216_p2 select_ln10_fu_1463_p3 select_ln11_fu_1470_p3 icmp_ln10_2_fu_1477_p2 select_ln10_2_fu_1483_p3 select_ln11_2_fu_1491_p3 icmp_ln10_3_fu_1499_p2 select_ln10_3_fu_1505_p3 d1_fu_1513_p3 select_ln10_4_fu_1521_p3 select_ln11_4_fu_1528_p3 fmul_32ns_32ns_32_1_primitive_dsp_1_U135 fmul_32ns_32ns_32_1_primitive_dsp_1_U136 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U146 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U142 fadd_32ns_32ns_32_4_no_dsp_1_U121 fadd_32ns_32ns_32_4_no_dsp_1_U122 fsub_32ns_32ns_32_4_no_dsp_1_U123 fsub_32ns_32ns_32_4_no_dsp_1_U124 select_ln10_5_fu_1535_p3 select_ln11_5_fu_1543_p3 fmul_32ns_32ns_32_1_primitive_dsp_1_U137 fmul_32ns_32ns_32_1_primitive_dsp_1_U138 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U147 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U143 fadd_32ns_32ns_32_4_no_dsp_1_U125 fadd_32ns_32ns_32_4_no_dsp_1_U126 fsub_32ns_32ns_32_4_no_dsp_1_U127 fsub_32ns_32ns_32_4_no_dsp_1_U128 select_ln10_6_fu_1551_p3 d1_22_fu_1559_p3 fmul_32ns_32ns_32_1_primitive_dsp_1_U139 fmul_32ns_32ns_32_1_primitive_dsp_1_U140 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U148 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U144 fadd_32ns_32ns_32_4_no_dsp_1_U129 fadd_32ns_32ns_32_4_no_dsp_1_U130 fsub_32ns_32ns_32_4_no_dsp_1_U131 fsub_32ns_32ns_32_4_no_dsp_1_U132 k_fu_1310_p2 xor_ln371_fu_1324_p2 add_ln368_fu_1330_p2 icmp_ln368_fu_1336_p2"
            },
            {
              "ModuleName": "FFT_stage_spatial_unroll_5_s",
              "InstanceName": "FFT_stage_spatial_unroll_5_U0",
              "BindInstances": "add_ln368_3_fu_838_p2 select_ln368_fu_844_p3 m_fu_852_p3 sparsemux_9_4_32_1_1_U207 sparsemux_9_4_32_1_1_U208 xor_ln16_fu_1311_p2 fmul_32ns_32ns_32_1_primitive_dsp_1_U191 fmul_32ns_32ns_32_1_primitive_dsp_1_U192 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U203 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U199 fadd_32ns_32ns_32_4_no_dsp_1_U175 fadd_32ns_32ns_32_4_no_dsp_1_U176 fsub_32ns_32ns_32_4_no_dsp_1_U177 fsub_32ns_32ns_32_4_no_dsp_1_U178 sparsemux_9_4_32_1_1_U209 sparsemux_9_4_32_1_1_U210 sparsemux_9_4_32_1_1_U211 sparsemux_9_4_32_1_1_U212 sparsemux_9_4_32_1_1_U213 sparsemux_9_4_32_1_1_U214 fmul_32ns_32ns_32_1_primitive_dsp_1_U193 fmul_32ns_32ns_32_1_primitive_dsp_1_U194 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U204 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U200 fadd_32ns_32ns_32_4_no_dsp_1_U179 fadd_32ns_32ns_32_4_no_dsp_1_U180 fsub_32ns_32ns_32_4_no_dsp_1_U181 fsub_32ns_32ns_32_4_no_dsp_1_U182 fmul_32ns_32ns_32_1_primitive_dsp_1_U195 fmul_32ns_32ns_32_1_primitive_dsp_1_U196 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U205 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U201 fadd_32ns_32ns_32_4_no_dsp_1_U183 fadd_32ns_32ns_32_4_no_dsp_1_U184 fsub_32ns_32ns_32_4_no_dsp_1_U185 fsub_32ns_32ns_32_4_no_dsp_1_U186 fmul_32ns_32ns_32_1_primitive_dsp_1_U197 fmul_32ns_32ns_32_1_primitive_dsp_1_U198 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U206 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U202 fadd_32ns_32ns_32_4_no_dsp_1_U187 fadd_32ns_32ns_32_4_no_dsp_1_U188 fsub_32ns_32ns_32_4_no_dsp_1_U189 fsub_32ns_32ns_32_4_no_dsp_1_U190 k_fu_1192_p2 xor_ln371_fu_1206_p2 add_ln368_fu_1212_p2 icmp_ln368_fu_1218_p2"
            },
            {
              "ModuleName": "FFT_stage_spatial_unroll_6_s",
              "InstanceName": "FFT_stage_spatial_unroll_6_U0",
              "BindInstances": "add_ln368_2_fu_878_p2 select_ln368_fu_884_p3 m_fu_892_p3 sparsemux_17_5_32_1_1_U264 sparsemux_17_5_32_1_1_U265 xor_ln16_fu_1479_p2 fmul_32ns_32ns_32_1_primitive_dsp_1_U248 fmul_32ns_32ns_32_1_primitive_dsp_1_U249 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U260 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U256 fadd_32ns_32ns_32_4_no_dsp_1_U232 fadd_32ns_32ns_32_4_no_dsp_1_U233 fsub_32ns_32ns_32_4_no_dsp_1_U234 fsub_32ns_32ns_32_4_no_dsp_1_U235 sparsemux_17_5_32_1_1_U266 sparsemux_17_5_32_1_1_U267 sparsemux_17_5_32_1_1_U268 sparsemux_17_5_32_1_1_U269 sparsemux_17_5_32_1_1_U270 sparsemux_17_5_32_1_1_U271 fmul_32ns_32ns_32_1_primitive_dsp_1_U250 fmul_32ns_32ns_32_1_primitive_dsp_1_U251 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U261 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U257 fadd_32ns_32ns_32_4_no_dsp_1_U236 fadd_32ns_32ns_32_4_no_dsp_1_U237 fsub_32ns_32ns_32_4_no_dsp_1_U238 fsub_32ns_32ns_32_4_no_dsp_1_U239 fmul_32ns_32ns_32_1_primitive_dsp_1_U252 fmul_32ns_32ns_32_1_primitive_dsp_1_U253 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U262 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U258 fadd_32ns_32ns_32_4_no_dsp_1_U240 fadd_32ns_32ns_32_4_no_dsp_1_U241 fsub_32ns_32ns_32_4_no_dsp_1_U242 fsub_32ns_32ns_32_4_no_dsp_1_U243 fmul_32ns_32ns_32_1_primitive_dsp_1_U254 fmul_32ns_32ns_32_1_primitive_dsp_1_U255 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U263 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U259 fadd_32ns_32ns_32_4_no_dsp_1_U244 fadd_32ns_32ns_32_4_no_dsp_1_U245 fsub_32ns_32ns_32_4_no_dsp_1_U246 fsub_32ns_32ns_32_4_no_dsp_1_U247 k_fu_1360_p2 xor_ln371_fu_1374_p2 add_ln368_fu_1380_p2 icmp_ln368_fu_1386_p2"
            },
            {
              "ModuleName": "FFT_stage_spatial_unroll_7_s",
              "InstanceName": "FFT_stage_spatial_unroll_7_U0",
              "BindInstances": "add_ln368_1_fu_958_p2 select_ln368_fu_964_p3 m_fu_972_p3 sparsemux_33_6_32_1_1_U321 sparsemux_33_6_32_1_1_U322 xor_ln16_fu_1813_p2 fmul_32ns_32ns_32_1_primitive_dsp_1_U305 fmul_32ns_32ns_32_1_primitive_dsp_1_U306 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U317 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U313 fadd_32ns_32ns_32_4_no_dsp_1_U289 fadd_32ns_32ns_32_4_no_dsp_1_U290 fsub_32ns_32ns_32_4_no_dsp_1_U291 fsub_32ns_32ns_32_4_no_dsp_1_U292 sparsemux_33_6_32_1_1_U323 sparsemux_33_6_32_1_1_U324 sparsemux_33_6_32_1_1_U325 sparsemux_33_6_32_1_1_U326 sparsemux_33_6_32_1_1_U327 sparsemux_33_6_32_1_1_U328 fmul_32ns_32ns_32_1_primitive_dsp_1_U307 fmul_32ns_32ns_32_1_primitive_dsp_1_U308 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U318 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U314 fadd_32ns_32ns_32_4_no_dsp_1_U293 fadd_32ns_32ns_32_4_no_dsp_1_U294 fsub_32ns_32ns_32_4_no_dsp_1_U295 fsub_32ns_32ns_32_4_no_dsp_1_U296 fmul_32ns_32ns_32_1_primitive_dsp_1_U309 fmul_32ns_32ns_32_1_primitive_dsp_1_U310 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U319 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U315 fadd_32ns_32ns_32_4_no_dsp_1_U297 fadd_32ns_32ns_32_4_no_dsp_1_U298 fsub_32ns_32ns_32_4_no_dsp_1_U299 fsub_32ns_32ns_32_4_no_dsp_1_U300 fmul_32ns_32ns_32_1_primitive_dsp_1_U311 fmul_32ns_32ns_32_1_primitive_dsp_1_U312 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U320 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U316 fadd_32ns_32ns_32_4_no_dsp_1_U301 fadd_32ns_32ns_32_4_no_dsp_1_U302 fsub_32ns_32ns_32_4_no_dsp_1_U303 fsub_32ns_32ns_32_4_no_dsp_1_U304 k_fu_1694_p2 xor_ln371_fu_1708_p2 add_ln368_fu_1714_p2 icmp_ln368_fu_1720_p2"
            },
            {
              "ModuleName": "FFT_stage_spatial_unroll_8_s",
              "InstanceName": "FFT_stage_spatial_unroll_8_U0",
              "BindInstances": "sparsemux_65_7_32_1_1_U378 sparsemux_65_7_32_1_1_U379 xor_ln16_fu_2350_p2 fmul_32ns_32ns_32_1_primitive_dsp_1_U362 fmul_32ns_32ns_32_1_primitive_dsp_1_U363 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U374 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U370 k_fu_1400_p2 fadd_32ns_32ns_32_4_no_dsp_1_U346 fadd_32ns_32ns_32_4_no_dsp_1_U347 fsub_32ns_32ns_32_4_no_dsp_1_U348 fsub_32ns_32ns_32_4_no_dsp_1_U349 sparsemux_65_7_32_1_1_U380 sparsemux_65_7_32_1_1_U381 sparsemux_65_7_32_1_1_U382 sparsemux_65_7_32_1_1_U383 sparsemux_65_7_32_1_1_U384 sparsemux_65_7_32_1_1_U385 fmul_32ns_32ns_32_1_primitive_dsp_1_U364 fmul_32ns_32ns_32_1_primitive_dsp_1_U365 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U375 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U371 fadd_32ns_32ns_32_4_no_dsp_1_U350 fadd_32ns_32ns_32_4_no_dsp_1_U351 fsub_32ns_32ns_32_4_no_dsp_1_U352 fsub_32ns_32ns_32_4_no_dsp_1_U353 fmul_32ns_32ns_32_1_primitive_dsp_1_U366 fmul_32ns_32ns_32_1_primitive_dsp_1_U367 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U376 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U372 fadd_32ns_32ns_32_4_no_dsp_1_U354 fadd_32ns_32ns_32_4_no_dsp_1_U355 fsub_32ns_32ns_32_4_no_dsp_1_U356 fsub_32ns_32ns_32_4_no_dsp_1_U357 fmul_32ns_32ns_32_1_primitive_dsp_1_U368 fmul_32ns_32ns_32_1_primitive_dsp_1_U369 fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U377 fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U373 fadd_32ns_32ns_32_4_no_dsp_1_U358 fadd_32ns_32ns_32_4_no_dsp_1_U359 fsub_32ns_32ns_32_4_no_dsp_1_U360 fsub_32ns_32ns_32_4_no_dsp_1_U361"
            },
            {
              "ModuleName": "output_result_array_to_stream",
              "InstanceName": "output_result_array_to_stream_U0",
              "BindInstances": "i_fu_279_p2 icmp_ln55_fu_389_p2"
            }
          ]
        }]
    },
    "Info": {
      "reverse_input_stream_UF4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_Stage1_vectorstream_parameterize": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_Stage2_vectorstreamIn_arrayOut_parametize": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_stage_spatial_unroll_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_stage_spatial_unroll_4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_stage_spatial_unroll_5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_stage_spatial_unroll_6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_stage_spatial_unroll_7_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_stage_spatial_unroll_8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "output_result_array_to_stream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_DIT_spatial_unroll_CY_stream_vector": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_TOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "reverse_input_stream_UF4": {
        "Latency": {
          "LatencyBest": "61",
          "LatencyAvg": "61",
          "LatencyWorst": "61",
          "PipelineII": "32",
          "PipelineDepth": "62",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.892"
        },
        "Area": {
          "FF": "23587",
          "AVAIL_FF": "6721792",
          "UTIL_FF": "~0",
          "LUT": "2966",
          "AVAIL_LUT": "3360896",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "9882",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "14352",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "2549",
          "UTIL_URAM": "0"
        }
      },
      "FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc": {
        "Latency": {
          "LatencyBest": "37",
          "LatencyAvg": "37",
          "LatencyWorst": "37",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.566"
        },
        "Loops": [{
            "Name": "FFT_Stage1",
            "TripCount": "32",
            "Latency": "35",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "14352",
          "UTIL_DSP": "0",
          "FF": "3919",
          "AVAIL_FF": "6721792",
          "UTIL_FF": "~0",
          "LUT": "6272",
          "AVAIL_LUT": "3360896",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "9882",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "2549",
          "UTIL_URAM": "0"
        }
      },
      "FFT_Stage1_vectorstream_parameterize": {
        "Latency": {
          "LatencyBest": "37",
          "LatencyAvg": "37",
          "LatencyWorst": "37",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.566"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "14352",
          "UTIL_DSP": "0",
          "FF": "3919",
          "AVAIL_FF": "6721792",
          "UTIL_FF": "~0",
          "LUT": "6272",
          "AVAIL_LUT": "3360896",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "9882",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "2549",
          "UTIL_URAM": "0"
        }
      },
      "FFT_Stage2_vectorstreamIn_arrayOut_parametize": {
        "Latency": {
          "LatencyBest": "37",
          "LatencyAvg": "37",
          "LatencyWorst": "37",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.566"
        },
        "Loops": [{
            "Name": "FFT_Stage2",
            "TripCount": "32",
            "Latency": "35",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "14352",
          "UTIL_DSP": "0",
          "FF": "3928",
          "AVAIL_FF": "6721792",
          "UTIL_FF": "~0",
          "LUT": "6289",
          "AVAIL_LUT": "3360896",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "9882",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "2549",
          "UTIL_URAM": "0"
        }
      },
      "FFT_stage_spatial_unroll_3_s": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "43",
          "LatencyWorst": "43",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.885"
        },
        "Loops": [{
            "Name": "R_Pair_loop",
            "TripCount": "32",
            "Latency": "41",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "14352",
          "UTIL_DSP": "~0",
          "FF": "5132",
          "AVAIL_FF": "6721792",
          "UTIL_FF": "~0",
          "LUT": "7297",
          "AVAIL_LUT": "3360896",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "9882",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "2549",
          "UTIL_URAM": "0"
        }
      },
      "FFT_stage_spatial_unroll_4_s": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "43",
          "LatencyWorst": "43",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=1 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.885"
        },
        "Loops": [{
            "Name": "R_Pair_loop_R_Group_loop",
            "TripCount": "32",
            "Latency": "41",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "14352",
          "UTIL_DSP": "~0",
          "FF": "6750",
          "AVAIL_FF": "6721792",
          "UTIL_FF": "~0",
          "LUT": "7610",
          "AVAIL_LUT": "3360896",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "9882",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "2549",
          "UTIL_URAM": "0"
        }
      },
      "FFT_stage_spatial_unroll_5_s": {
        "Latency": {
          "LatencyBest": "42",
          "LatencyAvg": "42",
          "LatencyWorst": "42",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=1 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.908"
        },
        "Loops": [{
            "Name": "R_Pair_loop_R_Group_loop",
            "TripCount": "32",
            "Latency": "40",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "14352",
          "UTIL_DSP": "~0",
          "FF": "7010",
          "AVAIL_FF": "6721792",
          "UTIL_FF": "~0",
          "LUT": "8260",
          "AVAIL_LUT": "3360896",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "9882",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "2549",
          "UTIL_URAM": "0"
        }
      },
      "FFT_stage_spatial_unroll_6_s": {
        "Latency": {
          "LatencyBest": "42",
          "LatencyAvg": "42",
          "LatencyWorst": "42",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=1 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.908"
        },
        "Loops": [{
            "Name": "R_Pair_loop_R_Group_loop",
            "TripCount": "32",
            "Latency": "40",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "14352",
          "UTIL_DSP": "~0",
          "FF": "7013",
          "AVAIL_FF": "6721792",
          "UTIL_FF": "~0",
          "LUT": "9801",
          "AVAIL_LUT": "3360896",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "9882",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "2549",
          "UTIL_URAM": "0"
        }
      },
      "FFT_stage_spatial_unroll_7_s": {
        "Latency": {
          "LatencyBest": "42",
          "LatencyAvg": "42",
          "LatencyWorst": "42",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=1 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.908"
        },
        "Loops": [{
            "Name": "R_Pair_loop_R_Group_loop",
            "TripCount": "32",
            "Latency": "40",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "14352",
          "UTIL_DSP": "~0",
          "FF": "7015",
          "AVAIL_FF": "6721792",
          "UTIL_FF": "~0",
          "LUT": "12364",
          "AVAIL_LUT": "3360896",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "9882",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "2549",
          "UTIL_URAM": "0"
        }
      },
      "FFT_stage_spatial_unroll_8_s": {
        "Latency": {
          "LatencyBest": "41",
          "LatencyAvg": "41",
          "LatencyWorst": "41",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.908"
        },
        "Loops": [{
            "Name": "R_Group_loop_bflySize_equal_FFT_NUM",
            "TripCount": "32",
            "Latency": "39",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "14352",
          "UTIL_DSP": "~0",
          "FF": "6732",
          "AVAIL_FF": "6721792",
          "UTIL_FF": "~0",
          "LUT": "17866",
          "AVAIL_LUT": "3360896",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "9882",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "2549",
          "UTIL_URAM": "0"
        }
      },
      "output_result_array_to_stream": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.357"
        },
        "Loops": [{
            "Name": "PostP_Fwd_loop",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "6721792",
          "UTIL_FF": "~0",
          "LUT": "54",
          "AVAIL_LUT": "3360896",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "9882",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "14352",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "2549",
          "UTIL_URAM": "0"
        }
      },
      "FFT_DIT_spatial_unroll_CY_stream_vector": {
        "Latency": {
          "LatencyBest": "397",
          "LatencyAvg": "397",
          "LatencyWorst": "397",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.908"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "9882",
          "UTIL_BRAM": "0",
          "DSP": "86",
          "AVAIL_DSP": "14352",
          "UTIL_DSP": "~0",
          "FF": "77768",
          "AVAIL_FF": "6721792",
          "UTIL_FF": "1",
          "LUT": "83123",
          "AVAIL_LUT": "3360896",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "2549",
          "UTIL_URAM": "0"
        }
      },
      "FFT_TOP": {
        "Latency": {
          "LatencyBest": "397",
          "LatencyAvg": "397",
          "LatencyWorst": "397",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.908"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "9882",
          "UTIL_BRAM": "0",
          "DSP": "86",
          "AVAIL_DSP": "14352",
          "UTIL_DSP": "~0",
          "FF": "77768",
          "AVAIL_FF": "6721792",
          "UTIL_FF": "1",
          "LUT": "83123",
          "AVAIL_LUT": "3360896",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "2549",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-04-02 21:41:41 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
