
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v
Parsing SystemVerilog input from `/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v' to AST representation.
Storing AST representation for module `$abstract\adder_64'.
Successfully finished Verilog frontend.

2. Executing Liberty frontend.
Imported 135 cell types from liberty file.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_64'.
Generating RTLIL representation for module `\adder_64'.
/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v:20: Warning: Range select out of bounds on signal `\sum': Setting result bit to undef.
/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v:20: Warning: Range select out of bounds on signal `\in2': Setting result bit to undef.
/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v:19: Warning: Range select out of bounds on signal `\sum': Setting result bit to undef.
/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v:19: Warning: Range select out of bounds on signal `\in2': Setting result bit to undef.
/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v:20: Warning: Range select out of bounds on signal `\sum': Setting result bit to undef.
/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v:20: Warning: Range select out of bounds on signal `\in1': Setting result bit to undef.
/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v:20: Warning: Range select out of bounds on signal `\in2': Setting result bit to undef.
/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v:18: Warning: Range select out of bounds on signal `\sum': Setting result bit to undef.
/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v:18: Warning: Range select out of bounds on signal `\in2': Setting result bit to undef.
/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v:19: Warning: Range select out of bounds on signal `\sum': Setting result bit to undef.
/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v:19: Warning: Range select out of bounds on signal `\in1': Setting result bit to undef.
/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v:19: Warning: Range select out of bounds on signal `\in2': Setting result bit to undef.
/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v:20: Warning: Range select out of bounds on signal `\sum': Setting result bit to undef.
/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v:20: Warning: Range select out of bounds on signal `\in1': Setting result bit to undef.
/home/grads/m/matthewdelorenzo/research/output_files/3863513_adder_64/3863513_adder_64.v:20: Warning: Range select out of bounds on signal `\in2': Setting result bit to undef.

3.2.1. Analyzing design hierarchy..
ERROR: Module `\adder_1bit' referenced in module `\adder_64' in cell `\adder_loop[63].a4' is not part of the design.
