<<<<<<< HEAD
<<<<<<< HEAD
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Aug 16 02:17:40 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jul 18 18:45:51 2018
| Host         : DESKTOP-J2UKM9F running 64-bit major release  (build 9200)
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z007s
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
<<<<<<< HEAD
<<<<<<< HEAD
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information
=======
2. Flip-Flop Distribution
3. Detailed Control Set Information
>>>>>>> master
=======
2. Flip-Flop Distribution
3. Detailed Control Set Information
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


<<<<<<< HEAD
<<<<<<< HEAD
2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+


3. Flip-Flop Distribution
=======
2. Flip-Flop Distribution
>>>>>>> master
=======
2. Flip-Flop Distribution
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


<<<<<<< HEAD
<<<<<<< HEAD
4. Detailed Control Set Information
=======
3. Detailed Control Set Information
>>>>>>> master
=======
3. Detailed Control Set Information
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
-----------------------------------

+--------------+---------------+------------------+------------------+----------------+
| Clock Signal | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+---------------+------------------+------------------+----------------+


<<<<<<< HEAD
<<<<<<< HEAD
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+


<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
