-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity streamingDataCommuto_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_sampleOut_V_superSample_din : OUT STD_LOGIC_VECTOR (799 downto 0);
    p_sampleOut_V_superSample_full_n : IN STD_LOGIC;
    p_sampleOut_V_superSample_write : OUT STD_LOGIC;
    p_sampleIn_V_superSample_dout : IN STD_LOGIC_VECTOR (799 downto 0);
    p_sampleIn_V_superSample_empty_n : IN STD_LOGIC;
    p_sampleIn_V_superSample_read : OUT STD_LOGIC );
end;


architecture behav of streamingDataCommuto_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_1A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_1A9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101001";
    constant ap_const_lv32_1C1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_1C2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000010";
    constant ap_const_lv32_1DA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_1DB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011011";
    constant ap_const_lv32_1F3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_7C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111100";
    constant ap_const_lv32_1F4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110100";
    constant ap_const_lv32_20C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000001100";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_95 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010101";
    constant ap_const_lv32_20D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000001101";
    constant ap_const_lv32_225 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000100101";
    constant ap_const_lv32_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010110";
    constant ap_const_lv32_AE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101110";
    constant ap_const_lv32_226 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000100110";
    constant ap_const_lv32_23E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111110";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv32_257 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001010111";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_258 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001011000";
    constant ap_const_lv32_270 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001110000";
    constant ap_const_lv32_E1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100001";
    constant ap_const_lv32_F9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111001";
    constant ap_const_lv32_271 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001110001";
    constant ap_const_lv32_289 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010001001";
    constant ap_const_lv32_FA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111010";
    constant ap_const_lv32_112 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010010";
    constant ap_const_lv32_28A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010001010";
    constant ap_const_lv32_2A2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010100010";
    constant ap_const_lv32_113 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010011";
    constant ap_const_lv32_12B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101011";
    constant ap_const_lv32_2A3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010100011";
    constant ap_const_lv32_2BB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010111011";
    constant ap_const_lv32_12C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101100";
    constant ap_const_lv32_144 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000100";
    constant ap_const_lv32_2BC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010111100";
    constant ap_const_lv32_2D4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011010100";
    constant ap_const_lv32_145 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000101";
    constant ap_const_lv32_15D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011101";
    constant ap_const_lv32_2D5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011010101";
    constant ap_const_lv32_2ED : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011101101";
    constant ap_const_lv32_15E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011110";
    constant ap_const_lv32_176 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110110";
    constant ap_const_lv32_2EE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011101110";
    constant ap_const_lv32_306 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100000110";
    constant ap_const_lv32_177 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110111";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_307 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100000111";
    constant ap_const_lv32_31F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100011111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv9_10E : STD_LOGIC_VECTOR (8 downto 0) := "100001110";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln436_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10 : BOOLEAN;
    signal delay_line_stall_2_l_reg_2665 : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_2_l_reg_2665_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_28_reg_3069 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2492 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2492_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op289_write_state13 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11 : BOOLEAN;
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal control_count_V_5 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal control_bits_V_5 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal sample_in_read_count : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal delay_line_stall_2 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal delayline_Array_samp_339_ce0 : STD_LOGIC;
    signal delayline_Array_samp_339_we0 : STD_LOGIC;
    signal delayline_Array_samp_339_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal delayline_Array_samp_157_ce0 : STD_LOGIC;
    signal delayline_Array_samp_157_we0 : STD_LOGIC;
    signal delayline_Array_samp_157_q0 : STD_LOGIC_VECTOR (24 downto 0);
    signal delayline_Array_vali_162_ce0 : STD_LOGIC;
    signal delayline_Array_vali_162_we0 : STD_LOGIC;
    signal delayline_Array_vali_162_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal control_delayline_Ar_80_ce0 : STD_LOGIC;
    signal control_delayline_Ar_80_we0 : STD_LOGIC;
    signal control_delayline_Ar_80_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_sampleOut_V_superSample_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal t_047_reg_456 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_n_fu_1208_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2492_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2492_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2492_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2492_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2492_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2492_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2492_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2492_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_n_reg_2492_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln203_fu_1216_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln203_reg_2496 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_s_reg_2501 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_45_reg_2506 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_46_reg_2511 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_47_reg_2516 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_48_reg_2521 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_49_reg_2526 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_50_reg_2531 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_51_reg_2536 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_52_reg_2541 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_53_reg_2546 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_54_reg_2551 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_55_reg_2556 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_56_reg_2561 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_57_reg_2566 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_58_reg_2571 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_59_reg_2576 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_60_reg_2581 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_61_reg_2586 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_62_reg_2591 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_63_reg_2596 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_64_reg_2601 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_65_reg_2606 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_66_reg_2611 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_67_reg_2616 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_68_reg_2621 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_69_reg_2626 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_70_reg_2631 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_71_reg_2636 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_72_reg_2641 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_73_reg_2646 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_74_reg_2651 : STD_LOGIC_VECTOR (24 downto 0);
    signal t_fu_1530_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal t_reg_2656 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln436_reg_2661 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2661_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2661_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2661_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2661_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2661_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2661_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2661_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2661_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2661_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln436_reg_2661_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_2_l_reg_2665_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_2_l_reg_2665_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_2_l_reg_2665_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_2_l_reg_2665_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_2_l_reg_2665_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_2_l_reg_2665_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_2_l_reg_2665_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal delay_line_stall_2_l_reg_2665_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_fu_1872_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_reg_2669 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_reg_2669_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_reg_2669_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_reg_2669_pp0_iter5_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_reg_2669_pp0_iter6_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_reg_2669_pp0_iter7_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_reg_2669_pp0_iter8_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_reg_2669_pp0_iter9_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_48_fu_1910_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_48_reg_2674 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_48_reg_2674_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_48_reg_2674_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_48_reg_2674_pp0_iter5_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_48_reg_2674_pp0_iter6_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_48_reg_2674_pp0_iter7_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_48_reg_2674_pp0_iter8_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_48_reg_2674_pp0_iter9_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_49_fu_1948_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_49_reg_2679 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_49_reg_2679_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_49_reg_2679_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_49_reg_2679_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_49_reg_2679_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_49_reg_2679_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_49_reg_2679_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_49_reg_2679_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_50_reg_2684 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_51_reg_2689 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_52_reg_2694 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_53_reg_2699 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_54_reg_2704 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_55_reg_2709 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_56_reg_2714 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_57_reg_2719 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_58_reg_2724 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_59_reg_2729 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_60_reg_2734 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_61_reg_2739 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_62_reg_2744 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_63_reg_2749 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_64_reg_2754 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_65_reg_2759 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_66_reg_2764 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_67_reg_2769 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_68_reg_2774 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_69_reg_2779 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_70_reg_2784 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_71_reg_2789 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_72_reg_2794 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_73_reg_2799 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_74_reg_2804 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_75_reg_2809 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_76_reg_2814 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_77_reg_2819 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_78_reg_2824 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_79_reg_2829 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_80_reg_2834 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_81_reg_2839 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_82_reg_2844 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_83_reg_2849 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_84_reg_2854 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_85_reg_2859 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_86_reg_2864 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_87_reg_2869 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_88_reg_2874 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_89_reg_2879 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_90_reg_2884 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_91_reg_2889 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_tagged_output_t_92_reg_2894 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_93_reg_2899 : STD_LOGIC_VECTOR (24 downto 0);
    signal temp_tagged_output_t_94_reg_2904 : STD_LOGIC_VECTOR (0 downto 0);
    signal commuted_output_samp_reg_2909 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_61_reg_2914 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_31_reg_2919 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_32_reg_2924 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_33_reg_2929 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_34_reg_2934 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_35_reg_2939 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_36_reg_2944 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_37_reg_2949 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_38_reg_2954 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_39_reg_2959 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_40_reg_2964 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_41_reg_2969 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_42_reg_2974 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_43_reg_2979 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_44_reg_2984 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_45_reg_2989 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_46_reg_2994 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_47_reg_2999 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_48_reg_3004 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_49_reg_3009 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_50_reg_3014 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_51_reg_3019 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_52_reg_3024 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_53_reg_3029 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_54_reg_3034 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_55_reg_3039 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_56_reg_3044 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_57_reg_3049 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_58_reg_3054 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_59_reg_3059 : STD_LOGIC_VECTOR (24 downto 0);
    signal commuted_output_samp_60_reg_3064 : STD_LOGIC_VECTOR (24 downto 0);
    signal and_ln498_28_fu_2447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal grp_genChain_4_fu_835_ap_start : STD_LOGIC;
    signal grp_genChain_4_fu_835_ap_done : STD_LOGIC;
    signal grp_genChain_4_fu_835_ap_idle : STD_LOGIC;
    signal grp_genChain_4_fu_835_ap_ready : STD_LOGIC;
    signal grp_genChain_4_fu_835_ap_ce : STD_LOGIC;
    signal grp_genChain_4_fu_835_control_bits_V_87 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_genChain_4_fu_835_p_in_0_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_p_in_1_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_p_in_2_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_p_in_3_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_p_in_4_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_p_in_5_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_p_in_6_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_p_in_7_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_p_in_8_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_p_in_9_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_p_in_10_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_p_in_11_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_p_in_12_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_p_in_13_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_p_in_14_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_p_in_15_valid_read : STD_LOGIC;
    signal grp_genChain_4_fu_835_ap_return_0 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_1 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_4_fu_835_ap_return_3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_4 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_5 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_4_fu_835_ap_return_6 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_7 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_8 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_4_fu_835_ap_return_9 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_10 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_11 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_4_fu_835_ap_return_12 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_13 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_14 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_4_fu_835_ap_return_15 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_16 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_17 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_4_fu_835_ap_return_18 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_19 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_20 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_4_fu_835_ap_return_21 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_22 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_23 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_4_fu_835_ap_return_24 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_25 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_26 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_4_fu_835_ap_return_27 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_28 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_29 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_4_fu_835_ap_return_30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_31 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_32 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_4_fu_835_ap_return_33 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_34 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_35 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_4_fu_835_ap_return_36 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_37 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_38 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_4_fu_835_ap_return_39 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_40 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_41 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_4_fu_835_ap_return_42 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_43 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_return_44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op170_call_state4 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0_ignore_call56 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call56 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call56 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call56 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4_ignore_call56 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5_ignore_call56 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6_ignore_call56 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7_ignore_call56 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8_ignore_call56 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9_ignore_call56 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10_ignore_call56 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11_ignore_call56 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp170 : BOOLEAN;
    signal call_ret_process_6_fu_916_ap_start : STD_LOGIC;
    signal call_ret_process_6_fu_916_ap_done : STD_LOGIC;
    signal call_ret_process_6_fu_916_ap_idle : STD_LOGIC;
    signal call_ret_process_6_fu_916_ap_ready : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_0_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_1_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_2_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_3_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_4_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_5_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_6_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_7_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_8_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_9_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_10_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_11_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_12_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_13_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_14_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_p_in_15_valid_read : STD_LOGIC;
    signal call_ret_process_6_fu_916_ap_return_0 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_1 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_return_3 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_4 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_5 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_6 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_7 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_8 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_9 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_10 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_11 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_12 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_13 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_14 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_15 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_16 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_17 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_18 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_19 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_20 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_21 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_22 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_23 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_24 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_25 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_26 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_27 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_28 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_29 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_30 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_31 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_32 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_process_6_fu_916_ap_return_33 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_return_34 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_return_35 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_return_36 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_return_37 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_return_38 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_return_39 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_return_40 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_return_41 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_return_42 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_return_43 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_return_44 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_return_45 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_return_46 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_return_47 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_process_6_fu_916_ap_ce : STD_LOGIC;
    signal ap_predicate_op223_call_state12 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0_ignore_call102 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call102 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call102 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call102 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4_ignore_call102 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5_ignore_call102 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6_ignore_call102 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7_ignore_call102 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8_ignore_call102 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9_ignore_call102 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10_ignore_call102 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11_ignore_call102 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp223 : BOOLEAN;
    signal call_ret_i_process_7_fu_1058_ap_start : STD_LOGIC;
    signal call_ret_i_process_7_fu_1058_ap_done : STD_LOGIC;
    signal call_ret_i_process_7_fu_1058_ap_idle : STD_LOGIC;
    signal call_ret_i_process_7_fu_1058_ap_ready : STD_LOGIC;
    signal call_ret_i_process_7_fu_1058_p_in_0_valid_read : STD_LOGIC;
    signal call_ret_i_process_7_fu_1058_ap_return_0 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_1 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_3 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_4 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_5 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_6 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_7 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_8 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_9 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_10 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_11 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_12 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_13 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_14 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_15 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_16 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_17 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_18 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_19 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_20 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_21 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_22 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_23 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_24 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_25 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_26 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_27 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_28 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_29 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_30 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_31 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_32 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_33 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_34 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_35 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_36 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_37 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_38 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_39 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_40 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_41 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_42 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_43 : STD_LOGIC_VECTOR (24 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_return_44 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_i_process_7_fu_1058_ap_ce : STD_LOGIC;
    signal ap_predicate_op117_call_state4 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0_ignore_call3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call3 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4_ignore_call3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5_ignore_call3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6_ignore_call3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7_ignore_call3 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8_ignore_call3 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9_ignore_call3 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10_ignore_call3 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11_ignore_call3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp117 : BOOLEAN;
    signal ap_phi_mux_t_047_phi_fu_460_p6 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_470 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_470 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_470 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_33_reg_481 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_33_reg_481 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_33_reg_481 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_34_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_34_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_34_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_35_reg_505 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_35_reg_505 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_35_reg_505 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_36_reg_516 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_36_reg_516 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_36_reg_516 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_37_reg_527 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_37_reg_527 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_37_reg_527 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_38_reg_538 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_38_reg_538 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_38_reg_538 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_39_reg_549 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_39_reg_549 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_39_reg_549 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_40_reg_560 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_40_reg_560 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_40_reg_560 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_41_reg_571 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_41_reg_571 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_41_reg_571 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_42_reg_582 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_42_reg_582 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_42_reg_582 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_43_reg_593 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_43_reg_593 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_43_reg_593 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_44_reg_604 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_44_reg_604 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_44_reg_604 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_45_reg_615 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_45_reg_615 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_45_reg_615 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_46_reg_626 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_46_reg_626 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_46_reg_626 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_47_reg_637 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_47_reg_637 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_47_reg_637 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_48_reg_648 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_48_reg_648 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_48_reg_648 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_49_reg_659 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_49_reg_659 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_49_reg_659 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_50_reg_670 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_50_reg_670 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_50_reg_670 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_51_reg_681 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_51_reg_681 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_51_reg_681 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_52_reg_692 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_52_reg_692 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_52_reg_692 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_53_reg_703 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_53_reg_703 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_53_reg_703 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_54_reg_714 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_54_reg_714 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_54_reg_714 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_55_reg_725 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_55_reg_725 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_55_reg_725 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_56_reg_736 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_56_reg_736 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_56_reg_736 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_57_reg_747 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_57_reg_747 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_57_reg_747 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_58_reg_758 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_58_reg_758 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_58_reg_758 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_59_reg_769 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_59_reg_769 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_59_reg_769 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_60_reg_780 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_60_reg_780 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_60_reg_780 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_61_reg_791 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_61_reg_791 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_61_reg_791 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_62_reg_802 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_62_reg_802 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_62_reg_802 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_63_reg_813 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_63_reg_813 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_63_reg_813 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter0_temp_tagged_input_tr_64_reg_824 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter1_temp_tagged_input_tr_64_reg_824 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_phi_reg_pp0_iter2_temp_tagged_input_tr_64_reg_824 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_genChain_4_fu_835_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op170_call_state4_state3 : BOOLEAN;
    signal call_ret_process_6_fu_916_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op223_call_state12_state11 : BOOLEAN;
    signal call_ret_i_process_7_fu_1058_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op117_call_state4_state3 : BOOLEAN;
    signal add_ln700_fu_1580_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln700_3_fu_1540_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln457_fu_1546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_sampleIn_V_superSa_nbread_fu_428_p2_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln66_fu_1858_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln498_15_fu_2369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_fu_2363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_18_fu_2387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_17_fu_2381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_19_fu_2393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_16_fu_2375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_22_fu_2411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_21_fu_2405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_25_fu_2429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_24_fu_2423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_26_fu_2435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_23_fu_2417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_27_fu_2441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_20_fu_2399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to10 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_902 : BOOLEAN;
    signal ap_condition_76 : BOOLEAN;
    signal ap_condition_899 : BOOLEAN;

    component genChain_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        control_bits_V_87 : IN STD_LOGIC_VECTOR (3 downto 0);
        p_in_0_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_1_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_2_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_3_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_4_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_5_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_6_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_7_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_8_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_9_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_10_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_11_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_12_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_13_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_14_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_15_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_0_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_1_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_2_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_3_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_4_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_5_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_6_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_7_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_8_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_9_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_10_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_11_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_12_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_13_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_14_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_15_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_0_valid_read : IN STD_LOGIC;
        p_in_1_valid_read : IN STD_LOGIC;
        p_in_2_valid_read : IN STD_LOGIC;
        p_in_3_valid_read : IN STD_LOGIC;
        p_in_4_valid_read : IN STD_LOGIC;
        p_in_5_valid_read : IN STD_LOGIC;
        p_in_6_valid_read : IN STD_LOGIC;
        p_in_7_valid_read : IN STD_LOGIC;
        p_in_8_valid_read : IN STD_LOGIC;
        p_in_9_valid_read : IN STD_LOGIC;
        p_in_10_valid_read : IN STD_LOGIC;
        p_in_11_valid_read : IN STD_LOGIC;
        p_in_12_valid_read : IN STD_LOGIC;
        p_in_13_valid_read : IN STD_LOGIC;
        p_in_14_valid_read : IN STD_LOGIC;
        p_in_15_valid_read : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component process_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_in_0_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_1_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_2_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_3_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_4_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_5_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_6_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_7_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_8_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_9_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_10_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_11_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_12_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_13_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_14_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_15_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_0_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_1_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_2_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_3_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_4_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_5_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_6_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_7_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_8_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_9_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_10_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_11_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_12_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_13_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_14_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_15_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_0_valid_read : IN STD_LOGIC;
        p_in_1_valid_read : IN STD_LOGIC;
        p_in_2_valid_read : IN STD_LOGIC;
        p_in_3_valid_read : IN STD_LOGIC;
        p_in_4_valid_read : IN STD_LOGIC;
        p_in_5_valid_read : IN STD_LOGIC;
        p_in_6_valid_read : IN STD_LOGIC;
        p_in_7_valid_read : IN STD_LOGIC;
        p_in_8_valid_read : IN STD_LOGIC;
        p_in_9_valid_read : IN STD_LOGIC;
        p_in_10_valid_read : IN STD_LOGIC;
        p_in_11_valid_read : IN STD_LOGIC;
        p_in_12_valid_read : IN STD_LOGIC;
        p_in_13_valid_read : IN STD_LOGIC;
        p_in_14_valid_read : IN STD_LOGIC;
        p_in_15_valid_read : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component process_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_in_0_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_1_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_2_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_3_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_4_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_5_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_6_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_7_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_8_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_9_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_10_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_11_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_12_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_13_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_14_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_0_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_1_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_2_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_3_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_4_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_5_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_6_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_7_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_8_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_9_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_10_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_11_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_12_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_13_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_14_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
        p_in_0_valid_read : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (24 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component fft_top_mux_164_2gKb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (24 downto 0);
        din1 : IN STD_LOGIC_VECTOR (24 downto 0);
        din2 : IN STD_LOGIC_VECTOR (24 downto 0);
        din3 : IN STD_LOGIC_VECTOR (24 downto 0);
        din4 : IN STD_LOGIC_VECTOR (24 downto 0);
        din5 : IN STD_LOGIC_VECTOR (24 downto 0);
        din6 : IN STD_LOGIC_VECTOR (24 downto 0);
        din7 : IN STD_LOGIC_VECTOR (24 downto 0);
        din8 : IN STD_LOGIC_VECTOR (24 downto 0);
        din9 : IN STD_LOGIC_VECTOR (24 downto 0);
        din10 : IN STD_LOGIC_VECTOR (24 downto 0);
        din11 : IN STD_LOGIC_VECTOR (24 downto 0);
        din12 : IN STD_LOGIC_VECTOR (24 downto 0);
        din13 : IN STD_LOGIC_VECTOR (24 downto 0);
        din14 : IN STD_LOGIC_VECTOR (24 downto 0);
        din15 : IN STD_LOGIC_VECTOR (24 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component fft_top_mux_164_12iS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (0 downto 0);
        din9 : IN STD_LOGIC_VECTOR (0 downto 0);
        din10 : IN STD_LOGIC_VECTOR (0 downto 0);
        din11 : IN STD_LOGIC_VECTOR (0 downto 0);
        din12 : IN STD_LOGIC_VECTOR (0 downto 0);
        din13 : IN STD_LOGIC_VECTOR (0 downto 0);
        din14 : IN STD_LOGIC_VECTOR (0 downto 0);
        din15 : IN STD_LOGIC_VECTOR (0 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component process_6_delayligPb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (24 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component process_3_delayli9j0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component genChain_3_controRg6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    delayline_Array_samp_339_U : component process_6_delayligPb
    generic map (
        DataWidth => 25,
        AddressRange => 15,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_E,
        ce0 => delayline_Array_samp_339_ce0,
        we0 => delayline_Array_samp_339_we0,
        d0 => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_63_reg_813,
        q0 => delayline_Array_samp_339_q0);

    delayline_Array_samp_157_U : component process_6_delayligPb
    generic map (
        DataWidth => 25,
        AddressRange => 15,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_E,
        ce0 => delayline_Array_samp_157_ce0,
        we0 => delayline_Array_samp_157_we0,
        d0 => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_64_reg_824,
        q0 => delayline_Array_samp_157_q0);

    delayline_Array_vali_162_U : component process_3_delayli9j0
    generic map (
        DataWidth => 1,
        AddressRange => 15,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_E,
        ce0 => delayline_Array_vali_162_ce0,
        we0 => delayline_Array_vali_162_we0,
        d0 => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_34_reg_492,
        q0 => delayline_Array_vali_162_q0);

    control_delayline_Ar_80_U : component genChain_3_controRg6
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_Ar_80_ce0,
        we0 => control_delayline_Ar_80_we0,
        d0 => zext_ln66_fu_1858_p1,
        q0 => control_delayline_Ar_80_q0);

    grp_genChain_4_fu_835 : component genChain_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_genChain_4_fu_835_ap_start,
        ap_done => grp_genChain_4_fu_835_ap_done,
        ap_idle => grp_genChain_4_fu_835_ap_idle,
        ap_ready => grp_genChain_4_fu_835_ap_ready,
        ap_ce => grp_genChain_4_fu_835_ap_ce,
        control_bits_V_87 => grp_genChain_4_fu_835_control_bits_V_87,
        p_in_0_sample_M_real_V_read => call_ret_i_process_7_fu_1058_ap_return_42,
        p_in_1_sample_M_real_V_read => call_ret_i_process_7_fu_1058_ap_return_39,
        p_in_2_sample_M_real_V_read => call_ret_i_process_7_fu_1058_ap_return_36,
        p_in_3_sample_M_real_V_read => call_ret_i_process_7_fu_1058_ap_return_33,
        p_in_4_sample_M_real_V_read => call_ret_i_process_7_fu_1058_ap_return_30,
        p_in_5_sample_M_real_V_read => call_ret_i_process_7_fu_1058_ap_return_27,
        p_in_6_sample_M_real_V_read => call_ret_i_process_7_fu_1058_ap_return_24,
        p_in_7_sample_M_real_V_read => call_ret_i_process_7_fu_1058_ap_return_21,
        p_in_8_sample_M_real_V_read => call_ret_i_process_7_fu_1058_ap_return_18,
        p_in_9_sample_M_real_V_read => call_ret_i_process_7_fu_1058_ap_return_15,
        p_in_10_sample_M_real_V_read => call_ret_i_process_7_fu_1058_ap_return_12,
        p_in_11_sample_M_real_V_read => call_ret_i_process_7_fu_1058_ap_return_9,
        p_in_12_sample_M_real_V_read => call_ret_i_process_7_fu_1058_ap_return_6,
        p_in_13_sample_M_real_V_read => call_ret_i_process_7_fu_1058_ap_return_3,
        p_in_14_sample_M_real_V_read => call_ret_i_process_7_fu_1058_ap_return_0,
        p_in_15_sample_M_real_V_read => delayline_Array_samp_339_q0,
        p_in_0_sample_M_imag_V_read => call_ret_i_process_7_fu_1058_ap_return_43,
        p_in_1_sample_M_imag_V_read => call_ret_i_process_7_fu_1058_ap_return_40,
        p_in_2_sample_M_imag_V_read => call_ret_i_process_7_fu_1058_ap_return_37,
        p_in_3_sample_M_imag_V_read => call_ret_i_process_7_fu_1058_ap_return_34,
        p_in_4_sample_M_imag_V_read => call_ret_i_process_7_fu_1058_ap_return_31,
        p_in_5_sample_M_imag_V_read => call_ret_i_process_7_fu_1058_ap_return_28,
        p_in_6_sample_M_imag_V_read => call_ret_i_process_7_fu_1058_ap_return_25,
        p_in_7_sample_M_imag_V_read => call_ret_i_process_7_fu_1058_ap_return_22,
        p_in_8_sample_M_imag_V_read => call_ret_i_process_7_fu_1058_ap_return_19,
        p_in_9_sample_M_imag_V_read => call_ret_i_process_7_fu_1058_ap_return_16,
        p_in_10_sample_M_imag_V_read => call_ret_i_process_7_fu_1058_ap_return_13,
        p_in_11_sample_M_imag_V_read => call_ret_i_process_7_fu_1058_ap_return_10,
        p_in_12_sample_M_imag_V_read => call_ret_i_process_7_fu_1058_ap_return_7,
        p_in_13_sample_M_imag_V_read => call_ret_i_process_7_fu_1058_ap_return_4,
        p_in_14_sample_M_imag_V_read => call_ret_i_process_7_fu_1058_ap_return_1,
        p_in_15_sample_M_imag_V_read => delayline_Array_samp_157_q0,
        p_in_0_valid_read => grp_genChain_4_fu_835_p_in_0_valid_read,
        p_in_1_valid_read => grp_genChain_4_fu_835_p_in_1_valid_read,
        p_in_2_valid_read => grp_genChain_4_fu_835_p_in_2_valid_read,
        p_in_3_valid_read => grp_genChain_4_fu_835_p_in_3_valid_read,
        p_in_4_valid_read => grp_genChain_4_fu_835_p_in_4_valid_read,
        p_in_5_valid_read => grp_genChain_4_fu_835_p_in_5_valid_read,
        p_in_6_valid_read => grp_genChain_4_fu_835_p_in_6_valid_read,
        p_in_7_valid_read => grp_genChain_4_fu_835_p_in_7_valid_read,
        p_in_8_valid_read => grp_genChain_4_fu_835_p_in_8_valid_read,
        p_in_9_valid_read => grp_genChain_4_fu_835_p_in_9_valid_read,
        p_in_10_valid_read => grp_genChain_4_fu_835_p_in_10_valid_read,
        p_in_11_valid_read => grp_genChain_4_fu_835_p_in_11_valid_read,
        p_in_12_valid_read => grp_genChain_4_fu_835_p_in_12_valid_read,
        p_in_13_valid_read => grp_genChain_4_fu_835_p_in_13_valid_read,
        p_in_14_valid_read => grp_genChain_4_fu_835_p_in_14_valid_read,
        p_in_15_valid_read => grp_genChain_4_fu_835_p_in_15_valid_read,
        ap_return_0 => grp_genChain_4_fu_835_ap_return_0,
        ap_return_1 => grp_genChain_4_fu_835_ap_return_1,
        ap_return_2 => grp_genChain_4_fu_835_ap_return_2,
        ap_return_3 => grp_genChain_4_fu_835_ap_return_3,
        ap_return_4 => grp_genChain_4_fu_835_ap_return_4,
        ap_return_5 => grp_genChain_4_fu_835_ap_return_5,
        ap_return_6 => grp_genChain_4_fu_835_ap_return_6,
        ap_return_7 => grp_genChain_4_fu_835_ap_return_7,
        ap_return_8 => grp_genChain_4_fu_835_ap_return_8,
        ap_return_9 => grp_genChain_4_fu_835_ap_return_9,
        ap_return_10 => grp_genChain_4_fu_835_ap_return_10,
        ap_return_11 => grp_genChain_4_fu_835_ap_return_11,
        ap_return_12 => grp_genChain_4_fu_835_ap_return_12,
        ap_return_13 => grp_genChain_4_fu_835_ap_return_13,
        ap_return_14 => grp_genChain_4_fu_835_ap_return_14,
        ap_return_15 => grp_genChain_4_fu_835_ap_return_15,
        ap_return_16 => grp_genChain_4_fu_835_ap_return_16,
        ap_return_17 => grp_genChain_4_fu_835_ap_return_17,
        ap_return_18 => grp_genChain_4_fu_835_ap_return_18,
        ap_return_19 => grp_genChain_4_fu_835_ap_return_19,
        ap_return_20 => grp_genChain_4_fu_835_ap_return_20,
        ap_return_21 => grp_genChain_4_fu_835_ap_return_21,
        ap_return_22 => grp_genChain_4_fu_835_ap_return_22,
        ap_return_23 => grp_genChain_4_fu_835_ap_return_23,
        ap_return_24 => grp_genChain_4_fu_835_ap_return_24,
        ap_return_25 => grp_genChain_4_fu_835_ap_return_25,
        ap_return_26 => grp_genChain_4_fu_835_ap_return_26,
        ap_return_27 => grp_genChain_4_fu_835_ap_return_27,
        ap_return_28 => grp_genChain_4_fu_835_ap_return_28,
        ap_return_29 => grp_genChain_4_fu_835_ap_return_29,
        ap_return_30 => grp_genChain_4_fu_835_ap_return_30,
        ap_return_31 => grp_genChain_4_fu_835_ap_return_31,
        ap_return_32 => grp_genChain_4_fu_835_ap_return_32,
        ap_return_33 => grp_genChain_4_fu_835_ap_return_33,
        ap_return_34 => grp_genChain_4_fu_835_ap_return_34,
        ap_return_35 => grp_genChain_4_fu_835_ap_return_35,
        ap_return_36 => grp_genChain_4_fu_835_ap_return_36,
        ap_return_37 => grp_genChain_4_fu_835_ap_return_37,
        ap_return_38 => grp_genChain_4_fu_835_ap_return_38,
        ap_return_39 => grp_genChain_4_fu_835_ap_return_39,
        ap_return_40 => grp_genChain_4_fu_835_ap_return_40,
        ap_return_41 => grp_genChain_4_fu_835_ap_return_41,
        ap_return_42 => grp_genChain_4_fu_835_ap_return_42,
        ap_return_43 => grp_genChain_4_fu_835_ap_return_43,
        ap_return_44 => grp_genChain_4_fu_835_ap_return_44);

    call_ret_process_6_fu_916 : component process_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret_process_6_fu_916_ap_start,
        ap_done => call_ret_process_6_fu_916_ap_done,
        ap_idle => call_ret_process_6_fu_916_ap_idle,
        ap_ready => call_ret_process_6_fu_916_ap_ready,
        p_in_0_sample_M_real_V_read => temp_tagged_output_t_reg_2669_pp0_iter9_reg,
        p_in_1_sample_M_real_V_read => temp_tagged_output_t_50_reg_2684,
        p_in_2_sample_M_real_V_read => temp_tagged_output_t_53_reg_2699,
        p_in_3_sample_M_real_V_read => temp_tagged_output_t_56_reg_2714,
        p_in_4_sample_M_real_V_read => temp_tagged_output_t_59_reg_2729,
        p_in_5_sample_M_real_V_read => temp_tagged_output_t_62_reg_2744,
        p_in_6_sample_M_real_V_read => temp_tagged_output_t_65_reg_2759,
        p_in_7_sample_M_real_V_read => temp_tagged_output_t_68_reg_2774,
        p_in_8_sample_M_real_V_read => temp_tagged_output_t_71_reg_2789,
        p_in_9_sample_M_real_V_read => temp_tagged_output_t_74_reg_2804,
        p_in_10_sample_M_real_V_read => temp_tagged_output_t_77_reg_2819,
        p_in_11_sample_M_real_V_read => temp_tagged_output_t_80_reg_2834,
        p_in_12_sample_M_real_V_read => temp_tagged_output_t_83_reg_2849,
        p_in_13_sample_M_real_V_read => temp_tagged_output_t_86_reg_2864,
        p_in_14_sample_M_real_V_read => temp_tagged_output_t_89_reg_2879,
        p_in_15_sample_M_real_V_read => temp_tagged_output_t_92_reg_2894,
        p_in_0_sample_M_imag_V_read => temp_tagged_output_t_48_reg_2674_pp0_iter9_reg,
        p_in_1_sample_M_imag_V_read => temp_tagged_output_t_51_reg_2689,
        p_in_2_sample_M_imag_V_read => temp_tagged_output_t_54_reg_2704,
        p_in_3_sample_M_imag_V_read => temp_tagged_output_t_57_reg_2719,
        p_in_4_sample_M_imag_V_read => temp_tagged_output_t_60_reg_2734,
        p_in_5_sample_M_imag_V_read => temp_tagged_output_t_63_reg_2749,
        p_in_6_sample_M_imag_V_read => temp_tagged_output_t_66_reg_2764,
        p_in_7_sample_M_imag_V_read => temp_tagged_output_t_69_reg_2779,
        p_in_8_sample_M_imag_V_read => temp_tagged_output_t_72_reg_2794,
        p_in_9_sample_M_imag_V_read => temp_tagged_output_t_75_reg_2809,
        p_in_10_sample_M_imag_V_read => temp_tagged_output_t_78_reg_2824,
        p_in_11_sample_M_imag_V_read => temp_tagged_output_t_81_reg_2839,
        p_in_12_sample_M_imag_V_read => temp_tagged_output_t_84_reg_2854,
        p_in_13_sample_M_imag_V_read => temp_tagged_output_t_87_reg_2869,
        p_in_14_sample_M_imag_V_read => temp_tagged_output_t_90_reg_2884,
        p_in_15_sample_M_imag_V_read => temp_tagged_output_t_93_reg_2899,
        p_in_0_valid_read => call_ret_process_6_fu_916_p_in_0_valid_read,
        p_in_1_valid_read => call_ret_process_6_fu_916_p_in_1_valid_read,
        p_in_2_valid_read => call_ret_process_6_fu_916_p_in_2_valid_read,
        p_in_3_valid_read => call_ret_process_6_fu_916_p_in_3_valid_read,
        p_in_4_valid_read => call_ret_process_6_fu_916_p_in_4_valid_read,
        p_in_5_valid_read => call_ret_process_6_fu_916_p_in_5_valid_read,
        p_in_6_valid_read => call_ret_process_6_fu_916_p_in_6_valid_read,
        p_in_7_valid_read => call_ret_process_6_fu_916_p_in_7_valid_read,
        p_in_8_valid_read => call_ret_process_6_fu_916_p_in_8_valid_read,
        p_in_9_valid_read => call_ret_process_6_fu_916_p_in_9_valid_read,
        p_in_10_valid_read => call_ret_process_6_fu_916_p_in_10_valid_read,
        p_in_11_valid_read => call_ret_process_6_fu_916_p_in_11_valid_read,
        p_in_12_valid_read => call_ret_process_6_fu_916_p_in_12_valid_read,
        p_in_13_valid_read => call_ret_process_6_fu_916_p_in_13_valid_read,
        p_in_14_valid_read => call_ret_process_6_fu_916_p_in_14_valid_read,
        p_in_15_valid_read => call_ret_process_6_fu_916_p_in_15_valid_read,
        ap_return_0 => call_ret_process_6_fu_916_ap_return_0,
        ap_return_1 => call_ret_process_6_fu_916_ap_return_1,
        ap_return_2 => call_ret_process_6_fu_916_ap_return_2,
        ap_return_3 => call_ret_process_6_fu_916_ap_return_3,
        ap_return_4 => call_ret_process_6_fu_916_ap_return_4,
        ap_return_5 => call_ret_process_6_fu_916_ap_return_5,
        ap_return_6 => call_ret_process_6_fu_916_ap_return_6,
        ap_return_7 => call_ret_process_6_fu_916_ap_return_7,
        ap_return_8 => call_ret_process_6_fu_916_ap_return_8,
        ap_return_9 => call_ret_process_6_fu_916_ap_return_9,
        ap_return_10 => call_ret_process_6_fu_916_ap_return_10,
        ap_return_11 => call_ret_process_6_fu_916_ap_return_11,
        ap_return_12 => call_ret_process_6_fu_916_ap_return_12,
        ap_return_13 => call_ret_process_6_fu_916_ap_return_13,
        ap_return_14 => call_ret_process_6_fu_916_ap_return_14,
        ap_return_15 => call_ret_process_6_fu_916_ap_return_15,
        ap_return_16 => call_ret_process_6_fu_916_ap_return_16,
        ap_return_17 => call_ret_process_6_fu_916_ap_return_17,
        ap_return_18 => call_ret_process_6_fu_916_ap_return_18,
        ap_return_19 => call_ret_process_6_fu_916_ap_return_19,
        ap_return_20 => call_ret_process_6_fu_916_ap_return_20,
        ap_return_21 => call_ret_process_6_fu_916_ap_return_21,
        ap_return_22 => call_ret_process_6_fu_916_ap_return_22,
        ap_return_23 => call_ret_process_6_fu_916_ap_return_23,
        ap_return_24 => call_ret_process_6_fu_916_ap_return_24,
        ap_return_25 => call_ret_process_6_fu_916_ap_return_25,
        ap_return_26 => call_ret_process_6_fu_916_ap_return_26,
        ap_return_27 => call_ret_process_6_fu_916_ap_return_27,
        ap_return_28 => call_ret_process_6_fu_916_ap_return_28,
        ap_return_29 => call_ret_process_6_fu_916_ap_return_29,
        ap_return_30 => call_ret_process_6_fu_916_ap_return_30,
        ap_return_31 => call_ret_process_6_fu_916_ap_return_31,
        ap_return_32 => call_ret_process_6_fu_916_ap_return_32,
        ap_return_33 => call_ret_process_6_fu_916_ap_return_33,
        ap_return_34 => call_ret_process_6_fu_916_ap_return_34,
        ap_return_35 => call_ret_process_6_fu_916_ap_return_35,
        ap_return_36 => call_ret_process_6_fu_916_ap_return_36,
        ap_return_37 => call_ret_process_6_fu_916_ap_return_37,
        ap_return_38 => call_ret_process_6_fu_916_ap_return_38,
        ap_return_39 => call_ret_process_6_fu_916_ap_return_39,
        ap_return_40 => call_ret_process_6_fu_916_ap_return_40,
        ap_return_41 => call_ret_process_6_fu_916_ap_return_41,
        ap_return_42 => call_ret_process_6_fu_916_ap_return_42,
        ap_return_43 => call_ret_process_6_fu_916_ap_return_43,
        ap_return_44 => call_ret_process_6_fu_916_ap_return_44,
        ap_return_45 => call_ret_process_6_fu_916_ap_return_45,
        ap_return_46 => call_ret_process_6_fu_916_ap_return_46,
        ap_return_47 => call_ret_process_6_fu_916_ap_return_47,
        ap_ce => call_ret_process_6_fu_916_ap_ce);

    call_ret_i_process_7_fu_1058 : component process_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret_i_process_7_fu_1058_ap_start,
        ap_done => call_ret_i_process_7_fu_1058_ap_done,
        ap_idle => call_ret_i_process_7_fu_1058_ap_idle,
        ap_ready => call_ret_i_process_7_fu_1058_ap_ready,
        p_in_0_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_470,
        p_in_1_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_35_reg_505,
        p_in_2_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_37_reg_527,
        p_in_3_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_39_reg_549,
        p_in_4_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_41_reg_571,
        p_in_5_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_43_reg_593,
        p_in_6_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_45_reg_615,
        p_in_7_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_47_reg_637,
        p_in_8_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_49_reg_659,
        p_in_9_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_51_reg_681,
        p_in_10_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_53_reg_703,
        p_in_11_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_55_reg_725,
        p_in_12_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_57_reg_747,
        p_in_13_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_59_reg_769,
        p_in_14_sample_M_real_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_61_reg_791,
        p_in_0_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_33_reg_481,
        p_in_1_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_36_reg_516,
        p_in_2_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_38_reg_538,
        p_in_3_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_40_reg_560,
        p_in_4_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_42_reg_582,
        p_in_5_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_44_reg_604,
        p_in_6_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_46_reg_626,
        p_in_7_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_48_reg_648,
        p_in_8_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_50_reg_670,
        p_in_9_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_52_reg_692,
        p_in_10_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_54_reg_714,
        p_in_11_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_56_reg_736,
        p_in_12_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_58_reg_758,
        p_in_13_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_60_reg_780,
        p_in_14_sample_M_imag_V_read => ap_phi_reg_pp0_iter2_temp_tagged_input_tr_62_reg_802,
        p_in_0_valid_read => call_ret_i_process_7_fu_1058_p_in_0_valid_read,
        ap_return_0 => call_ret_i_process_7_fu_1058_ap_return_0,
        ap_return_1 => call_ret_i_process_7_fu_1058_ap_return_1,
        ap_return_2 => call_ret_i_process_7_fu_1058_ap_return_2,
        ap_return_3 => call_ret_i_process_7_fu_1058_ap_return_3,
        ap_return_4 => call_ret_i_process_7_fu_1058_ap_return_4,
        ap_return_5 => call_ret_i_process_7_fu_1058_ap_return_5,
        ap_return_6 => call_ret_i_process_7_fu_1058_ap_return_6,
        ap_return_7 => call_ret_i_process_7_fu_1058_ap_return_7,
        ap_return_8 => call_ret_i_process_7_fu_1058_ap_return_8,
        ap_return_9 => call_ret_i_process_7_fu_1058_ap_return_9,
        ap_return_10 => call_ret_i_process_7_fu_1058_ap_return_10,
        ap_return_11 => call_ret_i_process_7_fu_1058_ap_return_11,
        ap_return_12 => call_ret_i_process_7_fu_1058_ap_return_12,
        ap_return_13 => call_ret_i_process_7_fu_1058_ap_return_13,
        ap_return_14 => call_ret_i_process_7_fu_1058_ap_return_14,
        ap_return_15 => call_ret_i_process_7_fu_1058_ap_return_15,
        ap_return_16 => call_ret_i_process_7_fu_1058_ap_return_16,
        ap_return_17 => call_ret_i_process_7_fu_1058_ap_return_17,
        ap_return_18 => call_ret_i_process_7_fu_1058_ap_return_18,
        ap_return_19 => call_ret_i_process_7_fu_1058_ap_return_19,
        ap_return_20 => call_ret_i_process_7_fu_1058_ap_return_20,
        ap_return_21 => call_ret_i_process_7_fu_1058_ap_return_21,
        ap_return_22 => call_ret_i_process_7_fu_1058_ap_return_22,
        ap_return_23 => call_ret_i_process_7_fu_1058_ap_return_23,
        ap_return_24 => call_ret_i_process_7_fu_1058_ap_return_24,
        ap_return_25 => call_ret_i_process_7_fu_1058_ap_return_25,
        ap_return_26 => call_ret_i_process_7_fu_1058_ap_return_26,
        ap_return_27 => call_ret_i_process_7_fu_1058_ap_return_27,
        ap_return_28 => call_ret_i_process_7_fu_1058_ap_return_28,
        ap_return_29 => call_ret_i_process_7_fu_1058_ap_return_29,
        ap_return_30 => call_ret_i_process_7_fu_1058_ap_return_30,
        ap_return_31 => call_ret_i_process_7_fu_1058_ap_return_31,
        ap_return_32 => call_ret_i_process_7_fu_1058_ap_return_32,
        ap_return_33 => call_ret_i_process_7_fu_1058_ap_return_33,
        ap_return_34 => call_ret_i_process_7_fu_1058_ap_return_34,
        ap_return_35 => call_ret_i_process_7_fu_1058_ap_return_35,
        ap_return_36 => call_ret_i_process_7_fu_1058_ap_return_36,
        ap_return_37 => call_ret_i_process_7_fu_1058_ap_return_37,
        ap_return_38 => call_ret_i_process_7_fu_1058_ap_return_38,
        ap_return_39 => call_ret_i_process_7_fu_1058_ap_return_39,
        ap_return_40 => call_ret_i_process_7_fu_1058_ap_return_40,
        ap_return_41 => call_ret_i_process_7_fu_1058_ap_return_41,
        ap_return_42 => call_ret_i_process_7_fu_1058_ap_return_42,
        ap_return_43 => call_ret_i_process_7_fu_1058_ap_return_43,
        ap_return_44 => call_ret_i_process_7_fu_1058_ap_return_44,
        ap_ce => call_ret_i_process_7_fu_1058_ap_ce);

    fft_top_mux_164_2gKb_U1306 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => call_ret_i_process_7_fu_1058_ap_return_42,
        din1 => call_ret_i_process_7_fu_1058_ap_return_39,
        din2 => call_ret_i_process_7_fu_1058_ap_return_36,
        din3 => call_ret_i_process_7_fu_1058_ap_return_33,
        din4 => call_ret_i_process_7_fu_1058_ap_return_30,
        din5 => call_ret_i_process_7_fu_1058_ap_return_27,
        din6 => call_ret_i_process_7_fu_1058_ap_return_24,
        din7 => call_ret_i_process_7_fu_1058_ap_return_21,
        din8 => call_ret_i_process_7_fu_1058_ap_return_18,
        din9 => call_ret_i_process_7_fu_1058_ap_return_15,
        din10 => call_ret_i_process_7_fu_1058_ap_return_12,
        din11 => call_ret_i_process_7_fu_1058_ap_return_9,
        din12 => call_ret_i_process_7_fu_1058_ap_return_6,
        din13 => call_ret_i_process_7_fu_1058_ap_return_3,
        din14 => call_ret_i_process_7_fu_1058_ap_return_0,
        din15 => delayline_Array_samp_339_q0,
        din16 => control_bits_V_5,
        dout => temp_tagged_output_t_fu_1872_p18);

    fft_top_mux_164_2gKb_U1307 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => call_ret_i_process_7_fu_1058_ap_return_43,
        din1 => call_ret_i_process_7_fu_1058_ap_return_40,
        din2 => call_ret_i_process_7_fu_1058_ap_return_37,
        din3 => call_ret_i_process_7_fu_1058_ap_return_34,
        din4 => call_ret_i_process_7_fu_1058_ap_return_31,
        din5 => call_ret_i_process_7_fu_1058_ap_return_28,
        din6 => call_ret_i_process_7_fu_1058_ap_return_25,
        din7 => call_ret_i_process_7_fu_1058_ap_return_22,
        din8 => call_ret_i_process_7_fu_1058_ap_return_19,
        din9 => call_ret_i_process_7_fu_1058_ap_return_16,
        din10 => call_ret_i_process_7_fu_1058_ap_return_13,
        din11 => call_ret_i_process_7_fu_1058_ap_return_10,
        din12 => call_ret_i_process_7_fu_1058_ap_return_7,
        din13 => call_ret_i_process_7_fu_1058_ap_return_4,
        din14 => call_ret_i_process_7_fu_1058_ap_return_1,
        din15 => delayline_Array_samp_157_q0,
        din16 => control_bits_V_5,
        dout => temp_tagged_output_t_48_fu_1910_p18);

    fft_top_mux_164_12iS_U1308 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => call_ret_i_process_7_fu_1058_ap_return_44,
        din1 => call_ret_i_process_7_fu_1058_ap_return_41,
        din2 => call_ret_i_process_7_fu_1058_ap_return_38,
        din3 => call_ret_i_process_7_fu_1058_ap_return_35,
        din4 => call_ret_i_process_7_fu_1058_ap_return_32,
        din5 => call_ret_i_process_7_fu_1058_ap_return_29,
        din6 => call_ret_i_process_7_fu_1058_ap_return_26,
        din7 => call_ret_i_process_7_fu_1058_ap_return_23,
        din8 => call_ret_i_process_7_fu_1058_ap_return_20,
        din9 => call_ret_i_process_7_fu_1058_ap_return_17,
        din10 => call_ret_i_process_7_fu_1058_ap_return_14,
        din11 => call_ret_i_process_7_fu_1058_ap_return_11,
        din12 => call_ret_i_process_7_fu_1058_ap_return_8,
        din13 => call_ret_i_process_7_fu_1058_ap_return_5,
        din14 => call_ret_i_process_7_fu_1058_ap_return_2,
        din15 => delayline_Array_vali_162_q0,
        din16 => control_bits_V_5,
        dout => temp_tagged_output_t_49_fu_1948_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2661_pp0_iter10_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    call_ret_i_process_7_fu_1058_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                call_ret_i_process_7_fu_1058_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op117_call_state4_state3 = ap_const_boolean_1))) then 
                    call_ret_i_process_7_fu_1058_ap_start_reg <= ap_const_logic_1;
                elsif ((call_ret_i_process_7_fu_1058_ap_ready = ap_const_logic_1)) then 
                    call_ret_i_process_7_fu_1058_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    call_ret_process_6_fu_916_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                call_ret_process_6_fu_916_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_predicate_op223_call_state12_state11 = ap_const_boolean_1))) then 
                    call_ret_process_6_fu_916_ap_start_reg <= ap_const_logic_1;
                elsif ((call_ret_process_6_fu_916_ap_ready = ap_const_logic_1)) then 
                    call_ret_process_6_fu_916_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_genChain_4_fu_835_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_genChain_4_fu_835_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op170_call_state4_state3 = ap_const_boolean_1))) then 
                    grp_genChain_4_fu_835_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_genChain_4_fu_835_ap_ready = ap_const_logic_1)) then 
                    grp_genChain_4_fu_835_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_33_reg_481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_33_reg_481 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_33_reg_481 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_33_reg_481;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_34_reg_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_34_reg_492 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_34_reg_492 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_34_reg_492;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_35_reg_505_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_35_reg_505 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_35_reg_505 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_35_reg_505;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_36_reg_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_36_reg_516 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_36_reg_516 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_36_reg_516;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_37_reg_527_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_37_reg_527 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_37_reg_527 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_37_reg_527;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_38_reg_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_38_reg_538 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_38_reg_538 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_38_reg_538;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_39_reg_549_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_39_reg_549 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_39_reg_549 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_39_reg_549;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_40_reg_560_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_40_reg_560 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_40_reg_560 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_40_reg_560;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_41_reg_571_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_41_reg_571 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_41_reg_571 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_41_reg_571;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_42_reg_582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_42_reg_582 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_42_reg_582 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_42_reg_582;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_43_reg_593_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_43_reg_593 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_43_reg_593 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_43_reg_593;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_44_reg_604_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_44_reg_604 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_44_reg_604 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_44_reg_604;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_45_reg_615_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_45_reg_615 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_45_reg_615 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_45_reg_615;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_46_reg_626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_46_reg_626 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_46_reg_626 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_46_reg_626;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_47_reg_637_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_47_reg_637 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_47_reg_637 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_47_reg_637;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_48_reg_648_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_48_reg_648 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_48_reg_648 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_48_reg_648;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_49_reg_659_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_49_reg_659 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_49_reg_659 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_49_reg_659;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_50_reg_670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_50_reg_670 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_50_reg_670 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_50_reg_670;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_51_reg_681_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_51_reg_681 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_51_reg_681 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_51_reg_681;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_52_reg_692_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_52_reg_692 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_52_reg_692 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_52_reg_692;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_53_reg_703_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_53_reg_703 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_53_reg_703 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_53_reg_703;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_54_reg_714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_54_reg_714 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_54_reg_714 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_54_reg_714;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_55_reg_725_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_55_reg_725 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_55_reg_725 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_55_reg_725;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_56_reg_736_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_56_reg_736 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_56_reg_736 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_56_reg_736;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_57_reg_747_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_57_reg_747 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_57_reg_747 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_57_reg_747;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_58_reg_758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_58_reg_758 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_58_reg_758 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_58_reg_758;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_59_reg_769_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_59_reg_769 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_59_reg_769 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_59_reg_769;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_60_reg_780_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_60_reg_780 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_60_reg_780 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_60_reg_780;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_61_reg_791_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_61_reg_791 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_61_reg_791 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_61_reg_791;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_62_reg_802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_62_reg_802 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_62_reg_802 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_62_reg_802;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_63_reg_813_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_63_reg_813 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_63_reg_813 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_63_reg_813;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_64_reg_824_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_64_reg_824 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_64_reg_824 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_64_reg_824;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((empty_n_fu_1208_p1 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_470 <= ap_const_lv25_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_470 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_470;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_33_reg_481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_33_reg_481 <= tmp_s_reg_2501;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_33_reg_481 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_33_reg_481;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_34_reg_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_34_reg_492 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_34_reg_492 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_34_reg_492;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_35_reg_505_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_35_reg_505 <= tmp_45_reg_2506;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_35_reg_505 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_35_reg_505;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_36_reg_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_36_reg_516 <= tmp_46_reg_2511;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_36_reg_516 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_36_reg_516;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_37_reg_527_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_37_reg_527 <= tmp_47_reg_2516;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_37_reg_527 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_37_reg_527;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_38_reg_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_38_reg_538 <= tmp_48_reg_2521;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_38_reg_538 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_38_reg_538;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_39_reg_549_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_39_reg_549 <= tmp_49_reg_2526;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_39_reg_549 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_39_reg_549;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_40_reg_560_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_40_reg_560 <= tmp_50_reg_2531;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_40_reg_560 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_40_reg_560;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_41_reg_571_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_41_reg_571 <= tmp_51_reg_2536;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_41_reg_571 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_41_reg_571;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_42_reg_582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_42_reg_582 <= tmp_52_reg_2541;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_42_reg_582 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_42_reg_582;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_43_reg_593_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_43_reg_593 <= tmp_53_reg_2546;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_43_reg_593 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_43_reg_593;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_44_reg_604_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_44_reg_604 <= tmp_54_reg_2551;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_44_reg_604 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_44_reg_604;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_45_reg_615_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_45_reg_615 <= tmp_55_reg_2556;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_45_reg_615 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_45_reg_615;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_46_reg_626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_46_reg_626 <= tmp_56_reg_2561;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_46_reg_626 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_46_reg_626;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_47_reg_637_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_47_reg_637 <= tmp_57_reg_2566;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_47_reg_637 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_47_reg_637;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_48_reg_648_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_48_reg_648 <= tmp_58_reg_2571;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_48_reg_648 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_48_reg_648;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_49_reg_659_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_49_reg_659 <= tmp_59_reg_2576;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_49_reg_659 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_49_reg_659;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_50_reg_670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_50_reg_670 <= tmp_60_reg_2581;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_50_reg_670 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_50_reg_670;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_51_reg_681_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_51_reg_681 <= tmp_61_reg_2586;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_51_reg_681 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_51_reg_681;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_52_reg_692_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_52_reg_692 <= tmp_62_reg_2591;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_52_reg_692 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_52_reg_692;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_53_reg_703_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_53_reg_703 <= tmp_63_reg_2596;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_53_reg_703 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_53_reg_703;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_54_reg_714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_54_reg_714 <= tmp_64_reg_2601;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_54_reg_714 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_54_reg_714;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_55_reg_725_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_55_reg_725 <= tmp_65_reg_2606;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_55_reg_725 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_55_reg_725;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_56_reg_736_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_56_reg_736 <= tmp_66_reg_2611;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_56_reg_736 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_56_reg_736;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_57_reg_747_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_57_reg_747 <= tmp_67_reg_2616;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_57_reg_747 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_57_reg_747;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_58_reg_758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_58_reg_758 <= tmp_68_reg_2621;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_58_reg_758 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_58_reg_758;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_59_reg_769_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_59_reg_769 <= tmp_69_reg_2626;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_59_reg_769 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_59_reg_769;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_60_reg_780_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_60_reg_780 <= tmp_70_reg_2631;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_60_reg_780 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_60_reg_780;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_61_reg_791_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_61_reg_791 <= tmp_71_reg_2636;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_61_reg_791 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_61_reg_791;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_62_reg_802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_62_reg_802 <= tmp_72_reg_2641;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_62_reg_802 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_62_reg_802;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_63_reg_813_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_63_reg_813 <= tmp_73_reg_2646;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_63_reg_813 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_63_reg_813;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_64_reg_824_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_64_reg_824 <= tmp_74_reg_2651;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_64_reg_824 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_64_reg_824;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_899)) then
                if ((empty_n_reg_2492 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_470 <= trunc_ln203_reg_2496;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_470 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_470;
                end if;
            end if; 
        end if;
    end process;

    t_047_reg_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2661 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_047_reg_456 <= t_reg_2656;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2661 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                t_047_reg_456 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((delay_line_stall_2_l_reg_2665_pp0_iter9_reg = ap_const_lv1_0) or (empty_n_reg_2492_pp0_iter9_reg = ap_const_lv1_1)))) then
                and_ln498_28_reg_3069 <= and_ln498_28_fu_2447_p2;
                commuted_output_samp_31_reg_2919 <= call_ret_process_6_fu_916_ap_return_3;
                commuted_output_samp_32_reg_2924 <= call_ret_process_6_fu_916_ap_return_4;
                commuted_output_samp_33_reg_2929 <= call_ret_process_6_fu_916_ap_return_5;
                commuted_output_samp_34_reg_2934 <= call_ret_process_6_fu_916_ap_return_6;
                commuted_output_samp_35_reg_2939 <= call_ret_process_6_fu_916_ap_return_7;
                commuted_output_samp_36_reg_2944 <= call_ret_process_6_fu_916_ap_return_8;
                commuted_output_samp_37_reg_2949 <= call_ret_process_6_fu_916_ap_return_9;
                commuted_output_samp_38_reg_2954 <= call_ret_process_6_fu_916_ap_return_10;
                commuted_output_samp_39_reg_2959 <= call_ret_process_6_fu_916_ap_return_11;
                commuted_output_samp_40_reg_2964 <= call_ret_process_6_fu_916_ap_return_12;
                commuted_output_samp_41_reg_2969 <= call_ret_process_6_fu_916_ap_return_13;
                commuted_output_samp_42_reg_2974 <= call_ret_process_6_fu_916_ap_return_14;
                commuted_output_samp_43_reg_2979 <= call_ret_process_6_fu_916_ap_return_15;
                commuted_output_samp_44_reg_2984 <= call_ret_process_6_fu_916_ap_return_16;
                commuted_output_samp_45_reg_2989 <= call_ret_process_6_fu_916_ap_return_17;
                commuted_output_samp_46_reg_2994 <= call_ret_process_6_fu_916_ap_return_18;
                commuted_output_samp_47_reg_2999 <= call_ret_process_6_fu_916_ap_return_19;
                commuted_output_samp_48_reg_3004 <= call_ret_process_6_fu_916_ap_return_20;
                commuted_output_samp_49_reg_3009 <= call_ret_process_6_fu_916_ap_return_21;
                commuted_output_samp_50_reg_3014 <= call_ret_process_6_fu_916_ap_return_22;
                commuted_output_samp_51_reg_3019 <= call_ret_process_6_fu_916_ap_return_23;
                commuted_output_samp_52_reg_3024 <= call_ret_process_6_fu_916_ap_return_24;
                commuted_output_samp_53_reg_3029 <= call_ret_process_6_fu_916_ap_return_25;
                commuted_output_samp_54_reg_3034 <= call_ret_process_6_fu_916_ap_return_26;
                commuted_output_samp_55_reg_3039 <= call_ret_process_6_fu_916_ap_return_27;
                commuted_output_samp_56_reg_3044 <= call_ret_process_6_fu_916_ap_return_28;
                commuted_output_samp_57_reg_3049 <= call_ret_process_6_fu_916_ap_return_29;
                commuted_output_samp_58_reg_3054 <= call_ret_process_6_fu_916_ap_return_30;
                commuted_output_samp_59_reg_3059 <= call_ret_process_6_fu_916_ap_return_31;
                commuted_output_samp_60_reg_3064 <= call_ret_process_6_fu_916_ap_return_32;
                commuted_output_samp_61_reg_2914 <= call_ret_process_6_fu_916_ap_return_0;
                commuted_output_samp_reg_2909 <= call_ret_process_6_fu_916_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_reg_2492 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                control_bits_V_5 <= control_count_V_5;
                control_count_V_5 <= add_ln700_fu_1580_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_fu_1208_p1 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                delay_line_stall_2 <= icmp_ln457_fu_1546_p2;
                sample_in_read_count <= add_ln700_3_fu_1540_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_n_reg_2492 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                delay_line_stall_2_l_reg_2665 <= delay_line_stall_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                delay_line_stall_2_l_reg_2665_pp0_iter10_reg <= delay_line_stall_2_l_reg_2665_pp0_iter9_reg;
                delay_line_stall_2_l_reg_2665_pp0_iter2_reg <= delay_line_stall_2_l_reg_2665;
                delay_line_stall_2_l_reg_2665_pp0_iter3_reg <= delay_line_stall_2_l_reg_2665_pp0_iter2_reg;
                delay_line_stall_2_l_reg_2665_pp0_iter4_reg <= delay_line_stall_2_l_reg_2665_pp0_iter3_reg;
                delay_line_stall_2_l_reg_2665_pp0_iter5_reg <= delay_line_stall_2_l_reg_2665_pp0_iter4_reg;
                delay_line_stall_2_l_reg_2665_pp0_iter6_reg <= delay_line_stall_2_l_reg_2665_pp0_iter5_reg;
                delay_line_stall_2_l_reg_2665_pp0_iter7_reg <= delay_line_stall_2_l_reg_2665_pp0_iter6_reg;
                delay_line_stall_2_l_reg_2665_pp0_iter8_reg <= delay_line_stall_2_l_reg_2665_pp0_iter7_reg;
                delay_line_stall_2_l_reg_2665_pp0_iter9_reg <= delay_line_stall_2_l_reg_2665_pp0_iter8_reg;
                empty_n_reg_2492_pp0_iter10_reg <= empty_n_reg_2492_pp0_iter9_reg;
                empty_n_reg_2492_pp0_iter2_reg <= empty_n_reg_2492_pp0_iter1_reg;
                empty_n_reg_2492_pp0_iter3_reg <= empty_n_reg_2492_pp0_iter2_reg;
                empty_n_reg_2492_pp0_iter4_reg <= empty_n_reg_2492_pp0_iter3_reg;
                empty_n_reg_2492_pp0_iter5_reg <= empty_n_reg_2492_pp0_iter4_reg;
                empty_n_reg_2492_pp0_iter6_reg <= empty_n_reg_2492_pp0_iter5_reg;
                empty_n_reg_2492_pp0_iter7_reg <= empty_n_reg_2492_pp0_iter6_reg;
                empty_n_reg_2492_pp0_iter8_reg <= empty_n_reg_2492_pp0_iter7_reg;
                empty_n_reg_2492_pp0_iter9_reg <= empty_n_reg_2492_pp0_iter8_reg;
                icmp_ln436_reg_2661_pp0_iter10_reg <= icmp_ln436_reg_2661_pp0_iter9_reg;
                icmp_ln436_reg_2661_pp0_iter2_reg <= icmp_ln436_reg_2661_pp0_iter1_reg;
                icmp_ln436_reg_2661_pp0_iter3_reg <= icmp_ln436_reg_2661_pp0_iter2_reg;
                icmp_ln436_reg_2661_pp0_iter4_reg <= icmp_ln436_reg_2661_pp0_iter3_reg;
                icmp_ln436_reg_2661_pp0_iter5_reg <= icmp_ln436_reg_2661_pp0_iter4_reg;
                icmp_ln436_reg_2661_pp0_iter6_reg <= icmp_ln436_reg_2661_pp0_iter5_reg;
                icmp_ln436_reg_2661_pp0_iter7_reg <= icmp_ln436_reg_2661_pp0_iter6_reg;
                icmp_ln436_reg_2661_pp0_iter8_reg <= icmp_ln436_reg_2661_pp0_iter7_reg;
                icmp_ln436_reg_2661_pp0_iter9_reg <= icmp_ln436_reg_2661_pp0_iter8_reg;
                temp_tagged_output_t_48_reg_2674_pp0_iter3_reg <= temp_tagged_output_t_48_reg_2674;
                temp_tagged_output_t_48_reg_2674_pp0_iter4_reg <= temp_tagged_output_t_48_reg_2674_pp0_iter3_reg;
                temp_tagged_output_t_48_reg_2674_pp0_iter5_reg <= temp_tagged_output_t_48_reg_2674_pp0_iter4_reg;
                temp_tagged_output_t_48_reg_2674_pp0_iter6_reg <= temp_tagged_output_t_48_reg_2674_pp0_iter5_reg;
                temp_tagged_output_t_48_reg_2674_pp0_iter7_reg <= temp_tagged_output_t_48_reg_2674_pp0_iter6_reg;
                temp_tagged_output_t_48_reg_2674_pp0_iter8_reg <= temp_tagged_output_t_48_reg_2674_pp0_iter7_reg;
                temp_tagged_output_t_48_reg_2674_pp0_iter9_reg <= temp_tagged_output_t_48_reg_2674_pp0_iter8_reg;
                temp_tagged_output_t_49_reg_2679_pp0_iter3_reg <= temp_tagged_output_t_49_reg_2679;
                temp_tagged_output_t_49_reg_2679_pp0_iter4_reg <= temp_tagged_output_t_49_reg_2679_pp0_iter3_reg;
                temp_tagged_output_t_49_reg_2679_pp0_iter5_reg <= temp_tagged_output_t_49_reg_2679_pp0_iter4_reg;
                temp_tagged_output_t_49_reg_2679_pp0_iter6_reg <= temp_tagged_output_t_49_reg_2679_pp0_iter5_reg;
                temp_tagged_output_t_49_reg_2679_pp0_iter7_reg <= temp_tagged_output_t_49_reg_2679_pp0_iter6_reg;
                temp_tagged_output_t_49_reg_2679_pp0_iter8_reg <= temp_tagged_output_t_49_reg_2679_pp0_iter7_reg;
                temp_tagged_output_t_49_reg_2679_pp0_iter9_reg <= temp_tagged_output_t_49_reg_2679_pp0_iter8_reg;
                temp_tagged_output_t_reg_2669_pp0_iter3_reg <= temp_tagged_output_t_reg_2669;
                temp_tagged_output_t_reg_2669_pp0_iter4_reg <= temp_tagged_output_t_reg_2669_pp0_iter3_reg;
                temp_tagged_output_t_reg_2669_pp0_iter5_reg <= temp_tagged_output_t_reg_2669_pp0_iter4_reg;
                temp_tagged_output_t_reg_2669_pp0_iter6_reg <= temp_tagged_output_t_reg_2669_pp0_iter5_reg;
                temp_tagged_output_t_reg_2669_pp0_iter7_reg <= temp_tagged_output_t_reg_2669_pp0_iter6_reg;
                temp_tagged_output_t_reg_2669_pp0_iter8_reg <= temp_tagged_output_t_reg_2669_pp0_iter7_reg;
                temp_tagged_output_t_reg_2669_pp0_iter9_reg <= temp_tagged_output_t_reg_2669_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_n_reg_2492 <= p_sampleIn_V_superSa_nbread_fu_428_p2_0;
                empty_n_reg_2492_pp0_iter1_reg <= empty_n_reg_2492;
                icmp_ln436_reg_2661 <= icmp_ln436_fu_1564_p2;
                icmp_ln436_reg_2661_pp0_iter1_reg <= icmp_ln436_reg_2661;
                tmp_45_reg_2506 <= p_sampleIn_V_superSample_dout(49 downto 25);
                tmp_46_reg_2511 <= p_sampleIn_V_superSample_dout(449 downto 425);
                tmp_47_reg_2516 <= p_sampleIn_V_superSample_dout(74 downto 50);
                tmp_48_reg_2521 <= p_sampleIn_V_superSample_dout(474 downto 450);
                tmp_49_reg_2526 <= p_sampleIn_V_superSample_dout(99 downto 75);
                tmp_50_reg_2531 <= p_sampleIn_V_superSample_dout(499 downto 475);
                tmp_51_reg_2536 <= p_sampleIn_V_superSample_dout(124 downto 100);
                tmp_52_reg_2541 <= p_sampleIn_V_superSample_dout(524 downto 500);
                tmp_53_reg_2546 <= p_sampleIn_V_superSample_dout(149 downto 125);
                tmp_54_reg_2551 <= p_sampleIn_V_superSample_dout(549 downto 525);
                tmp_55_reg_2556 <= p_sampleIn_V_superSample_dout(174 downto 150);
                tmp_56_reg_2561 <= p_sampleIn_V_superSample_dout(574 downto 550);
                tmp_57_reg_2566 <= p_sampleIn_V_superSample_dout(199 downto 175);
                tmp_58_reg_2571 <= p_sampleIn_V_superSample_dout(599 downto 575);
                tmp_59_reg_2576 <= p_sampleIn_V_superSample_dout(224 downto 200);
                tmp_60_reg_2581 <= p_sampleIn_V_superSample_dout(624 downto 600);
                tmp_61_reg_2586 <= p_sampleIn_V_superSample_dout(249 downto 225);
                tmp_62_reg_2591 <= p_sampleIn_V_superSample_dout(649 downto 625);
                tmp_63_reg_2596 <= p_sampleIn_V_superSample_dout(274 downto 250);
                tmp_64_reg_2601 <= p_sampleIn_V_superSample_dout(674 downto 650);
                tmp_65_reg_2606 <= p_sampleIn_V_superSample_dout(299 downto 275);
                tmp_66_reg_2611 <= p_sampleIn_V_superSample_dout(699 downto 675);
                tmp_67_reg_2616 <= p_sampleIn_V_superSample_dout(324 downto 300);
                tmp_68_reg_2621 <= p_sampleIn_V_superSample_dout(724 downto 700);
                tmp_69_reg_2626 <= p_sampleIn_V_superSample_dout(349 downto 325);
                tmp_70_reg_2631 <= p_sampleIn_V_superSample_dout(749 downto 725);
                tmp_71_reg_2636 <= p_sampleIn_V_superSample_dout(374 downto 350);
                tmp_72_reg_2641 <= p_sampleIn_V_superSample_dout(774 downto 750);
                tmp_73_reg_2646 <= p_sampleIn_V_superSample_dout(399 downto 375);
                tmp_74_reg_2651 <= p_sampleIn_V_superSample_dout(799 downto 775);
                tmp_s_reg_2501 <= p_sampleIn_V_superSample_dout(424 downto 400);
                trunc_ln203_reg_2496 <= trunc_ln203_fu_1216_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                t_reg_2656 <= t_fu_1530_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((delay_line_stall_2_l_reg_2665 = ap_const_lv1_0) or (empty_n_reg_2492_pp0_iter1_reg = ap_const_lv1_1)))) then
                temp_tagged_output_t_48_reg_2674 <= temp_tagged_output_t_48_fu_1910_p18;
                temp_tagged_output_t_49_reg_2679 <= temp_tagged_output_t_49_fu_1948_p18;
                temp_tagged_output_t_reg_2669 <= temp_tagged_output_t_fu_1872_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((delay_line_stall_2_l_reg_2665_pp0_iter8_reg = ap_const_lv1_0) or (empty_n_reg_2492_pp0_iter8_reg = ap_const_lv1_1)))) then
                temp_tagged_output_t_50_reg_2684 <= grp_genChain_4_fu_835_ap_return_0;
                temp_tagged_output_t_51_reg_2689 <= grp_genChain_4_fu_835_ap_return_1;
                temp_tagged_output_t_52_reg_2694 <= grp_genChain_4_fu_835_ap_return_2;
                temp_tagged_output_t_53_reg_2699 <= grp_genChain_4_fu_835_ap_return_3;
                temp_tagged_output_t_54_reg_2704 <= grp_genChain_4_fu_835_ap_return_4;
                temp_tagged_output_t_55_reg_2709 <= grp_genChain_4_fu_835_ap_return_5;
                temp_tagged_output_t_56_reg_2714 <= grp_genChain_4_fu_835_ap_return_6;
                temp_tagged_output_t_57_reg_2719 <= grp_genChain_4_fu_835_ap_return_7;
                temp_tagged_output_t_58_reg_2724 <= grp_genChain_4_fu_835_ap_return_8;
                temp_tagged_output_t_59_reg_2729 <= grp_genChain_4_fu_835_ap_return_9;
                temp_tagged_output_t_60_reg_2734 <= grp_genChain_4_fu_835_ap_return_10;
                temp_tagged_output_t_61_reg_2739 <= grp_genChain_4_fu_835_ap_return_11;
                temp_tagged_output_t_62_reg_2744 <= grp_genChain_4_fu_835_ap_return_12;
                temp_tagged_output_t_63_reg_2749 <= grp_genChain_4_fu_835_ap_return_13;
                temp_tagged_output_t_64_reg_2754 <= grp_genChain_4_fu_835_ap_return_14;
                temp_tagged_output_t_65_reg_2759 <= grp_genChain_4_fu_835_ap_return_15;
                temp_tagged_output_t_66_reg_2764 <= grp_genChain_4_fu_835_ap_return_16;
                temp_tagged_output_t_67_reg_2769 <= grp_genChain_4_fu_835_ap_return_17;
                temp_tagged_output_t_68_reg_2774 <= grp_genChain_4_fu_835_ap_return_18;
                temp_tagged_output_t_69_reg_2779 <= grp_genChain_4_fu_835_ap_return_19;
                temp_tagged_output_t_70_reg_2784 <= grp_genChain_4_fu_835_ap_return_20;
                temp_tagged_output_t_71_reg_2789 <= grp_genChain_4_fu_835_ap_return_21;
                temp_tagged_output_t_72_reg_2794 <= grp_genChain_4_fu_835_ap_return_22;
                temp_tagged_output_t_73_reg_2799 <= grp_genChain_4_fu_835_ap_return_23;
                temp_tagged_output_t_74_reg_2804 <= grp_genChain_4_fu_835_ap_return_24;
                temp_tagged_output_t_75_reg_2809 <= grp_genChain_4_fu_835_ap_return_25;
                temp_tagged_output_t_76_reg_2814 <= grp_genChain_4_fu_835_ap_return_26;
                temp_tagged_output_t_77_reg_2819 <= grp_genChain_4_fu_835_ap_return_27;
                temp_tagged_output_t_78_reg_2824 <= grp_genChain_4_fu_835_ap_return_28;
                temp_tagged_output_t_79_reg_2829 <= grp_genChain_4_fu_835_ap_return_29;
                temp_tagged_output_t_80_reg_2834 <= grp_genChain_4_fu_835_ap_return_30;
                temp_tagged_output_t_81_reg_2839 <= grp_genChain_4_fu_835_ap_return_31;
                temp_tagged_output_t_82_reg_2844 <= grp_genChain_4_fu_835_ap_return_32;
                temp_tagged_output_t_83_reg_2849 <= grp_genChain_4_fu_835_ap_return_33;
                temp_tagged_output_t_84_reg_2854 <= grp_genChain_4_fu_835_ap_return_34;
                temp_tagged_output_t_85_reg_2859 <= grp_genChain_4_fu_835_ap_return_35;
                temp_tagged_output_t_86_reg_2864 <= grp_genChain_4_fu_835_ap_return_36;
                temp_tagged_output_t_87_reg_2869 <= grp_genChain_4_fu_835_ap_return_37;
                temp_tagged_output_t_88_reg_2874 <= grp_genChain_4_fu_835_ap_return_38;
                temp_tagged_output_t_89_reg_2879 <= grp_genChain_4_fu_835_ap_return_39;
                temp_tagged_output_t_90_reg_2884 <= grp_genChain_4_fu_835_ap_return_40;
                temp_tagged_output_t_91_reg_2889 <= grp_genChain_4_fu_835_ap_return_41;
                temp_tagged_output_t_92_reg_2894 <= grp_genChain_4_fu_835_ap_return_42;
                temp_tagged_output_t_93_reg_2899 <= grp_genChain_4_fu_835_ap_return_43;
                temp_tagged_output_t_94_reg_2904 <= grp_genChain_4_fu_835_ap_return_44;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln700_3_fu_1540_p2 <= std_logic_vector(unsigned(sample_in_read_count) + unsigned(ap_const_lv8_1));
    add_ln700_fu_1580_p2 <= std_logic_vector(unsigned(control_count_V_5) + unsigned(ap_const_lv4_1));
    and_ln498_15_fu_2369_p2 <= (call_ret_process_6_fu_916_ap_return_35 and call_ret_process_6_fu_916_ap_return_34);
    and_ln498_16_fu_2375_p2 <= (and_ln498_fu_2363_p2 and and_ln498_15_fu_2369_p2);
    and_ln498_17_fu_2381_p2 <= (call_ret_process_6_fu_916_ap_return_37 and call_ret_process_6_fu_916_ap_return_36);
    and_ln498_18_fu_2387_p2 <= (call_ret_process_6_fu_916_ap_return_39 and call_ret_process_6_fu_916_ap_return_38);
    and_ln498_19_fu_2393_p2 <= (and_ln498_18_fu_2387_p2 and and_ln498_17_fu_2381_p2);
    and_ln498_20_fu_2399_p2 <= (and_ln498_19_fu_2393_p2 and and_ln498_16_fu_2375_p2);
    and_ln498_21_fu_2405_p2 <= (call_ret_process_6_fu_916_ap_return_41 and call_ret_process_6_fu_916_ap_return_40);
    and_ln498_22_fu_2411_p2 <= (call_ret_process_6_fu_916_ap_return_43 and call_ret_process_6_fu_916_ap_return_42);
    and_ln498_23_fu_2417_p2 <= (and_ln498_22_fu_2411_p2 and and_ln498_21_fu_2405_p2);
    and_ln498_24_fu_2423_p2 <= (call_ret_process_6_fu_916_ap_return_45 and call_ret_process_6_fu_916_ap_return_44);
    and_ln498_25_fu_2429_p2 <= (call_ret_process_6_fu_916_ap_return_47 and call_ret_process_6_fu_916_ap_return_46);
    and_ln498_26_fu_2435_p2 <= (and_ln498_25_fu_2429_p2 and and_ln498_24_fu_2423_p2);
    and_ln498_27_fu_2441_p2 <= (and_ln498_26_fu_2435_p2 and and_ln498_23_fu_2417_p2);
    and_ln498_28_fu_2447_p2 <= (and_ln498_27_fu_2441_p2 and and_ln498_20_fu_2399_p2);
    and_ln498_fu_2363_p2 <= (call_ret_process_6_fu_916_ap_return_33 and call_ret_process_6_fu_916_ap_return_2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp117_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp117 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp170_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp170 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp223_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp223 <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_pp0_stage0_iter11_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op289_write_state13 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage0_iter11_ignore_call102_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11_ignore_call102 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op289_write_state13 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage0_iter11_ignore_call3_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11_ignore_call3 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op289_write_state13 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage0_iter11_ignore_call56_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13)
    begin
                ap_block_state13_pp0_stage0_iter11_ignore_call56 <= ((p_sampleOut_V_superSample_full_n = ap_const_logic_0) and (ap_predicate_op289_write_state13 = ap_const_boolean_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7_ignore_call102 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7_ignore_call56 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_76_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_76 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_899_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_899 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_902_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_902 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, icmp_ln436_reg_2661_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_reg_2661_pp0_iter10_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to10_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to10 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_t_047_phi_fu_460_p6_assign_proc : process(t_047_reg_456, t_reg_2656, icmp_ln436_reg_2661, ap_condition_902)
    begin
        if ((ap_const_boolean_1 = ap_condition_902)) then
            if ((icmp_ln436_reg_2661 = ap_const_lv1_1)) then 
                ap_phi_mux_t_047_phi_fu_460_p6 <= ap_const_lv9_0;
            elsif ((icmp_ln436_reg_2661 = ap_const_lv1_0)) then 
                ap_phi_mux_t_047_phi_fu_460_p6 <= t_reg_2656;
            else 
                ap_phi_mux_t_047_phi_fu_460_p6 <= t_047_reg_456;
            end if;
        else 
            ap_phi_mux_t_047_phi_fu_460_p6 <= t_047_reg_456;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_33_reg_481 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_34_reg_492 <= "X";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_35_reg_505 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_36_reg_516 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_37_reg_527 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_38_reg_538 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_39_reg_549 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_40_reg_560 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_41_reg_571 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_42_reg_582 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_43_reg_593 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_44_reg_604 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_45_reg_615 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_46_reg_626 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_47_reg_637 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_48_reg_648 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_49_reg_659 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_50_reg_670 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_51_reg_681 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_52_reg_692 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_53_reg_703 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_54_reg_714 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_55_reg_725 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_56_reg_736 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_57_reg_747 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_58_reg_758 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_59_reg_769 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_60_reg_780 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_61_reg_791 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_62_reg_802 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_63_reg_813 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_64_reg_824 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_470 <= "XXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op117_call_state4_assign_proc : process(delay_line_stall_2_l_reg_2665, empty_n_reg_2492_pp0_iter1_reg)
    begin
                ap_predicate_op117_call_state4 <= ((delay_line_stall_2_l_reg_2665 = ap_const_lv1_0) or (empty_n_reg_2492_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op117_call_state4_state3_assign_proc : process(empty_n_reg_2492, delay_line_stall_2)
    begin
                ap_predicate_op117_call_state4_state3 <= ((delay_line_stall_2 = ap_const_lv1_0) or (empty_n_reg_2492 = ap_const_lv1_1));
    end process;


    ap_predicate_op170_call_state4_assign_proc : process(delay_line_stall_2_l_reg_2665, empty_n_reg_2492_pp0_iter1_reg)
    begin
                ap_predicate_op170_call_state4 <= ((delay_line_stall_2_l_reg_2665 = ap_const_lv1_0) or (empty_n_reg_2492_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op170_call_state4_state3_assign_proc : process(empty_n_reg_2492, delay_line_stall_2)
    begin
                ap_predicate_op170_call_state4_state3 <= ((delay_line_stall_2 = ap_const_lv1_0) or (empty_n_reg_2492 = ap_const_lv1_1));
    end process;


    ap_predicate_op223_call_state12_assign_proc : process(empty_n_reg_2492_pp0_iter9_reg, delay_line_stall_2_l_reg_2665_pp0_iter9_reg)
    begin
                ap_predicate_op223_call_state12 <= ((delay_line_stall_2_l_reg_2665_pp0_iter9_reg = ap_const_lv1_0) or (empty_n_reg_2492_pp0_iter9_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op223_call_state12_state11_assign_proc : process(empty_n_reg_2492_pp0_iter8_reg, delay_line_stall_2_l_reg_2665_pp0_iter8_reg)
    begin
                ap_predicate_op223_call_state12_state11 <= ((delay_line_stall_2_l_reg_2665_pp0_iter8_reg = ap_const_lv1_0) or (empty_n_reg_2492_pp0_iter8_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op289_write_state13_assign_proc : process(delay_line_stall_2_l_reg_2665_pp0_iter10_reg, and_ln498_28_reg_3069, empty_n_reg_2492_pp0_iter10_reg)
    begin
                ap_predicate_op289_write_state13 <= (((empty_n_reg_2492_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln498_28_reg_3069)) or ((delay_line_stall_2_l_reg_2665_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln498_28_reg_3069)));
    end process;


    ap_ready_assign_proc : process(icmp_ln436_fu_1564_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln436_fu_1564_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to10)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to10 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    call_ret_i_process_7_fu_1058_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp117)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp117) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            call_ret_i_process_7_fu_1058_ap_ce <= ap_const_logic_1;
        else 
            call_ret_i_process_7_fu_1058_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    call_ret_i_process_7_fu_1058_ap_start <= call_ret_i_process_7_fu_1058_ap_start_reg;
    call_ret_i_process_7_fu_1058_p_in_0_valid_read <= ap_phi_reg_pp0_iter2_temp_tagged_input_tr_34_reg_492(0);

    call_ret_process_6_fu_916_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp223)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp223) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            call_ret_process_6_fu_916_ap_ce <= ap_const_logic_1;
        else 
            call_ret_process_6_fu_916_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    call_ret_process_6_fu_916_ap_start <= call_ret_process_6_fu_916_ap_start_reg;
    call_ret_process_6_fu_916_p_in_0_valid_read <= temp_tagged_output_t_49_reg_2679_pp0_iter9_reg(0);
    call_ret_process_6_fu_916_p_in_10_valid_read <= temp_tagged_output_t_79_reg_2829(0);
    call_ret_process_6_fu_916_p_in_11_valid_read <= temp_tagged_output_t_82_reg_2844(0);
    call_ret_process_6_fu_916_p_in_12_valid_read <= temp_tagged_output_t_85_reg_2859(0);
    call_ret_process_6_fu_916_p_in_13_valid_read <= temp_tagged_output_t_88_reg_2874(0);
    call_ret_process_6_fu_916_p_in_14_valid_read <= temp_tagged_output_t_91_reg_2889(0);
    call_ret_process_6_fu_916_p_in_15_valid_read <= temp_tagged_output_t_94_reg_2904(0);
    call_ret_process_6_fu_916_p_in_1_valid_read <= temp_tagged_output_t_52_reg_2694(0);
    call_ret_process_6_fu_916_p_in_2_valid_read <= temp_tagged_output_t_55_reg_2709(0);
    call_ret_process_6_fu_916_p_in_3_valid_read <= temp_tagged_output_t_58_reg_2724(0);
    call_ret_process_6_fu_916_p_in_4_valid_read <= temp_tagged_output_t_61_reg_2739(0);
    call_ret_process_6_fu_916_p_in_5_valid_read <= temp_tagged_output_t_64_reg_2754(0);
    call_ret_process_6_fu_916_p_in_6_valid_read <= temp_tagged_output_t_67_reg_2769(0);
    call_ret_process_6_fu_916_p_in_7_valid_read <= temp_tagged_output_t_70_reg_2784(0);
    call_ret_process_6_fu_916_p_in_8_valid_read <= temp_tagged_output_t_73_reg_2799(0);
    call_ret_process_6_fu_916_p_in_9_valid_read <= temp_tagged_output_t_76_reg_2814(0);

    control_delayline_Ar_80_ce0_assign_proc : process(delay_line_stall_2_l_reg_2665, ap_block_pp0_stage0_11001, empty_n_reg_2492_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_2_l_reg_2665 = ap_const_lv1_0) or (empty_n_reg_2492_pp0_iter1_reg = ap_const_lv1_1)))) then 
            control_delayline_Ar_80_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_80_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_80_we0_assign_proc : process(delay_line_stall_2_l_reg_2665, ap_block_pp0_stage0_11001, empty_n_reg_2492_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_2_l_reg_2665 = ap_const_lv1_0) or (empty_n_reg_2492_pp0_iter1_reg = ap_const_lv1_1)))) then 
            control_delayline_Ar_80_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_80_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_157_ce0_assign_proc : process(delay_line_stall_2_l_reg_2665, ap_block_pp0_stage0_11001, empty_n_reg_2492_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_2_l_reg_2665 = ap_const_lv1_0) or (empty_n_reg_2492_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_157_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_157_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_157_we0_assign_proc : process(delay_line_stall_2_l_reg_2665, ap_block_pp0_stage0_11001, empty_n_reg_2492_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_2_l_reg_2665 = ap_const_lv1_0) or (empty_n_reg_2492_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_157_we0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_157_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_339_ce0_assign_proc : process(delay_line_stall_2_l_reg_2665, ap_block_pp0_stage0_11001, empty_n_reg_2492_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_2_l_reg_2665 = ap_const_lv1_0) or (empty_n_reg_2492_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_339_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_339_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_samp_339_we0_assign_proc : process(delay_line_stall_2_l_reg_2665, ap_block_pp0_stage0_11001, empty_n_reg_2492_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_2_l_reg_2665 = ap_const_lv1_0) or (empty_n_reg_2492_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_samp_339_we0 <= ap_const_logic_1;
        else 
            delayline_Array_samp_339_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_vali_162_ce0_assign_proc : process(delay_line_stall_2_l_reg_2665, ap_block_pp0_stage0_11001, empty_n_reg_2492_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_2_l_reg_2665 = ap_const_lv1_0) or (empty_n_reg_2492_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_vali_162_ce0 <= ap_const_logic_1;
        else 
            delayline_Array_vali_162_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delayline_Array_vali_162_we0_assign_proc : process(delay_line_stall_2_l_reg_2665, ap_block_pp0_stage0_11001, empty_n_reg_2492_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((delay_line_stall_2_l_reg_2665 = ap_const_lv1_0) or (empty_n_reg_2492_pp0_iter1_reg = ap_const_lv1_1)))) then 
            delayline_Array_vali_162_we0 <= ap_const_logic_1;
        else 
            delayline_Array_vali_162_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_n_fu_1208_p1 <= p_sampleIn_V_superSa_nbread_fu_428_p2_0;

    grp_genChain_4_fu_835_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp170)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp170) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_genChain_4_fu_835_ap_ce <= ap_const_logic_1;
        else 
            grp_genChain_4_fu_835_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_genChain_4_fu_835_ap_start <= grp_genChain_4_fu_835_ap_start_reg;
    grp_genChain_4_fu_835_control_bits_V_87 <= control_delayline_Ar_80_q0(4 - 1 downto 0);
    grp_genChain_4_fu_835_p_in_0_valid_read <= call_ret_i_process_7_fu_1058_ap_return_44(0);
    grp_genChain_4_fu_835_p_in_10_valid_read <= call_ret_i_process_7_fu_1058_ap_return_14(0);
    grp_genChain_4_fu_835_p_in_11_valid_read <= call_ret_i_process_7_fu_1058_ap_return_11(0);
    grp_genChain_4_fu_835_p_in_12_valid_read <= call_ret_i_process_7_fu_1058_ap_return_8(0);
    grp_genChain_4_fu_835_p_in_13_valid_read <= call_ret_i_process_7_fu_1058_ap_return_5(0);
    grp_genChain_4_fu_835_p_in_14_valid_read <= call_ret_i_process_7_fu_1058_ap_return_2(0);
    grp_genChain_4_fu_835_p_in_15_valid_read <= delayline_Array_vali_162_q0(0);
    grp_genChain_4_fu_835_p_in_1_valid_read <= call_ret_i_process_7_fu_1058_ap_return_41(0);
    grp_genChain_4_fu_835_p_in_2_valid_read <= call_ret_i_process_7_fu_1058_ap_return_38(0);
    grp_genChain_4_fu_835_p_in_3_valid_read <= call_ret_i_process_7_fu_1058_ap_return_35(0);
    grp_genChain_4_fu_835_p_in_4_valid_read <= call_ret_i_process_7_fu_1058_ap_return_32(0);
    grp_genChain_4_fu_835_p_in_5_valid_read <= call_ret_i_process_7_fu_1058_ap_return_29(0);
    grp_genChain_4_fu_835_p_in_6_valid_read <= call_ret_i_process_7_fu_1058_ap_return_26(0);
    grp_genChain_4_fu_835_p_in_7_valid_read <= call_ret_i_process_7_fu_1058_ap_return_23(0);
    grp_genChain_4_fu_835_p_in_8_valid_read <= call_ret_i_process_7_fu_1058_ap_return_20(0);
    grp_genChain_4_fu_835_p_in_9_valid_read <= call_ret_i_process_7_fu_1058_ap_return_17(0);
    icmp_ln436_fu_1564_p2 <= "1" when (ap_phi_mux_t_047_phi_fu_460_p6 = ap_const_lv9_10E) else "0";
    icmp_ln457_fu_1546_p2 <= "0" when (sample_in_read_count = ap_const_lv8_FF) else "1";
    p_sampleIn_V_superSa_nbread_fu_428_p2_0 <= (0=>(p_sampleIn_V_superSample_empty_n), others=>'-');

    p_sampleIn_V_superSample_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, p_sampleIn_V_superSample_empty_n)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_sampleIn_V_superSample_empty_n = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_sampleIn_V_superSample_read <= ap_const_logic_1;
        else 
            p_sampleIn_V_superSample_read <= ap_const_logic_0;
        end if; 
    end process;


    p_sampleOut_V_superSample_blk_n_assign_proc : process(p_sampleOut_V_superSample_full_n, ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            p_sampleOut_V_superSample_blk_n <= p_sampleOut_V_superSample_full_n;
        else 
            p_sampleOut_V_superSample_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_sampleOut_V_superSample_din <= (((((((((((((((((((((((((((((((commuted_output_samp_60_reg_3064 & commuted_output_samp_59_reg_3059) & commuted_output_samp_58_reg_3054) & commuted_output_samp_57_reg_3049) & commuted_output_samp_56_reg_3044) & commuted_output_samp_55_reg_3039) & commuted_output_samp_54_reg_3034) & commuted_output_samp_53_reg_3029) & commuted_output_samp_52_reg_3024) & commuted_output_samp_51_reg_3019) & commuted_output_samp_50_reg_3014) & commuted_output_samp_49_reg_3009) & commuted_output_samp_48_reg_3004) & commuted_output_samp_47_reg_2999) & commuted_output_samp_46_reg_2994) & commuted_output_samp_reg_2909) & commuted_output_samp_45_reg_2989) & commuted_output_samp_44_reg_2984) & commuted_output_samp_43_reg_2979) & commuted_output_samp_42_reg_2974) & commuted_output_samp_41_reg_2969) & commuted_output_samp_40_reg_2964) & commuted_output_samp_39_reg_2959) & commuted_output_samp_38_reg_2954) & commuted_output_samp_37_reg_2949) & commuted_output_samp_36_reg_2944) & commuted_output_samp_35_reg_2939) & commuted_output_samp_34_reg_2934) & commuted_output_samp_33_reg_2929) & commuted_output_samp_32_reg_2924) & commuted_output_samp_31_reg_2919) & commuted_output_samp_61_reg_2914);

    p_sampleOut_V_superSample_write_assign_proc : process(ap_predicate_op289_write_state13, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_predicate_op289_write_state13 = ap_const_boolean_1))) then 
            p_sampleOut_V_superSample_write <= ap_const_logic_1;
        else 
            p_sampleOut_V_superSample_write <= ap_const_logic_0;
        end if; 
    end process;

    t_fu_1530_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(ap_phi_mux_t_047_phi_fu_460_p6));
    trunc_ln203_fu_1216_p1 <= p_sampleIn_V_superSample_dout(25 - 1 downto 0);
    zext_ln66_fu_1858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(control_bits_V_5),32));
end behav;
