// Seed: 3593878974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5 = id_1;
endmodule
module module_1 #(
    parameter id_0  = 32'd62,
    parameter id_12 = 32'd72,
    parameter id_2  = 32'd41,
    parameter id_3  = 32'd16,
    parameter id_6  = 32'd52
) (
    input supply1 _id_0,
    input tri id_1,
    output tri0 _id_2,
    input uwire _id_3
);
  parameter id_5 = 1, id_6 = ~id_1;
  logic [-1 'h0 |  1 : id_2] id_7 = id_6;
  wire id_8;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7
  );
  wire [1 : 1] id_9;
  logic id_10[-1 : id_6];
  wor [id_0 : id_3] id_11;
  wire _id_12;
  localparam id_13 = id_5;
  logic [1 : id_12] id_14;
  assign id_11 = id_5 * -1 - "";
  integer id_15, id_16;
endmodule
