Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,3449
design__instance__area,25281.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,18
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.000914477976039052
power__switching__total,0.0006680609658360481
power__leakage__total,2.520148356666141E-8
power__total,0.0015825640875846148
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5635373438512905
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5195352073380415
timing__hold__ws__corner:nom_tt_025C_1v80,0.31967129848024894
timing__setup__ws__corner:nom_tt_025C_1v80,3.8698751964956033
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.319671
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,3.869875
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,26
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,18
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8236356274575481
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7786244092086785
timing__hold__ws__corner:nom_ss_100C_1v60,0.8686879239594906
timing__setup__ws__corner:nom_ss_100C_1v60,0.0
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.868688
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,37
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.000000
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,37
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,18
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.45738913950940796
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.43213875367914045
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1218160051754158
timing__setup__ws__corner:nom_ff_n40C_1v95,5.8732607106826435
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.121816
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,8.582756
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,45
design__max_fanout_violation__count,18
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.4523878344422056
clock__skew__worst_setup,0.4277970043739458
timing__hold__ws,0.11878293129750991
timing__setup__ws,-0.03548983429809867
timing__hold__tns,0.0
timing__setup__tns,-0.04892442145443883
timing__hold__wns,0
timing__setup__wns,-0.03548983429809867
timing__hold_vio__count,0
timing__hold_r2r__ws,0.118783
timing__hold_r2r_vio__count,0
timing__setup_vio__count,113
timing__setup_r2r__ws,-0.035490
timing__setup_r2r_vio__count,113
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3449
design__instance__area__stdcell,25281.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.738038
design__instance__utilization__stdcell,0.738038
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,63539.8
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,71
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,2997
route__net__special,2
route__drc_errors__iter:1,2937
route__wirelength__iter:1,76989
route__drc_errors__iter:2,1534
route__wirelength__iter:2,75811
route__drc_errors__iter:3,1366
route__wirelength__iter:3,75487
route__drc_errors__iter:4,326
route__wirelength__iter:4,75339
route__drc_errors__iter:5,97
route__wirelength__iter:5,75362
route__drc_errors__iter:6,69
route__wirelength__iter:6,75376
route__drc_errors__iter:7,48
route__wirelength__iter:7,75358
route__drc_errors__iter:8,45
route__wirelength__iter:8,75354
route__drc_errors__iter:9,41
route__wirelength__iter:9,75369
route__drc_errors__iter:10,23
route__wirelength__iter:10,75388
route__drc_errors__iter:11,2
route__wirelength__iter:11,75392
route__drc_errors__iter:12,0
route__wirelength__iter:12,75390
route__drc_errors,0
route__wirelength,75390
route__vias,23662
route__vias__singlecut,23662
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,407.24
timing__unannotated_net__count__corner:nom_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,18
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5564918683377597
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5155288564180718
timing__hold__ws__corner:min_tt_025C_1v80,0.31232550763006345
timing__setup__ws__corner:min_tt_025C_1v80,4.020824675906461
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.312326
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,4.020825
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,13
design__max_fanout_violation__count__corner:min_ss_100C_1v60,18
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8124106062273078
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7718618185298226
timing__hold__ws__corner:min_ss_100C_1v60,0.8563945350824379
timing__setup__ws__corner:min_ss_100C_1v60,0.0
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.856395
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,37
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.000000
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,37
timing__unannotated_net__count__corner:min_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,18
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4523878344422056
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4277970043739458
timing__hold__ws__corner:min_ff_n40C_1v95,0.11878293129750991
timing__setup__ws__corner:min_ff_n40C_1v95,5.905820000202061
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.118783
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,8.660806
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,18
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5722030788927834
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5284052234218429
timing__hold__ws__corner:max_tt_025C_1v80,0.3287015197510347
timing__setup__ws__corner:max_tt_025C_1v80,3.7110697787403164
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.328702
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,3.711070
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,45
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,45
design__max_fanout_violation__count__corner:max_ss_100C_1v60,18
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8372206498379796
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7907832390513411
timing__hold__ws__corner:max_ss_100C_1v60,0.8835541437465743
timing__setup__ws__corner:max_ss_100C_1v60,-0.03548983429809867
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-0.04892442145443883
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.03548983429809867
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.883554
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,39
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.035490
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,39
timing__unannotated_net__count__corner:max_ss_100C_1v60,45
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,18
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4638079773745423
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4395536004034106
timing__hold__ws__corner:max_ff_n40C_1v95,0.1246726646097194
timing__setup__ws__corner:max_ff_n40C_1v95,5.848344196680899
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.124673
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,8.503305
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,45
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,45
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000721688
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000684461
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000127997
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000684461
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000013200000000000000673224496983149123252587742172181606292724609375
ir__drop__worst,0.000072200000000000006685450804067016861154115758836269378662109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
