Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Sep 23 15:33:49 2024
| Host         : YangZhengyu-Portable running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    20          
TIMING-20  Warning   Non-clocked latch               625         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6875)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1155)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6875)
---------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_exe_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_id_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_if_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_mem_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[11]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[12]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[13]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[27]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[28]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[29]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[31]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[3]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[4]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[6]_rep/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[6]_rep__0/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vga/code_wb_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1155)
---------------------------------------------------
 There are 1155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.393        0.000                      0                 7024        0.073        0.000                      0                 7024        1.100        0.000                       0                  2925  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           7.387        0.000                      0                   14        0.182        0.000                      0                   14        4.232        0.000                       0                   283  
  clkout2          34.888        0.000                      0                  304        0.109        0.000                      0                  304       19.358        0.000                       0                   165  
  clkout3          40.043        0.000                      0                 4915        0.073        0.000                      0                 4915       49.600        0.000                       0                  2473  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             0.393        0.000                      0                  614        0.211        0.000                      0                  614  
clkout3       clkout0             1.703        0.000                      0                  214        0.548        0.000                      0                  214  
clkout0       clkout2             6.340        0.000                      0                   12        0.217        0.000                      0                   12  
clkout3       clkout2            15.337        0.000                      0                  135        1.114        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 43.911        0.000                      0                 1144        0.701        0.000                      0                 1144  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfbout                    
(none)        clkout0                     
(none)        clkout2                     
(none)                      clkout0       
(none)                      clkout2       
(none)                      clkout3       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y8    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        7.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 1.117ns (43.949%)  route 1.425ns (56.051%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 8.173 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.204    -2.390    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X74Y171        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.681 r  vga/data_buf_reg_0_3_12_17/RAMA/O
                         net (fo=1, routed)           0.529    -1.152    vga/U12/number0[12]
    SLICE_X72Y170        LUT6 (Prop_lut6_I1_O)        0.134    -1.018 r  vga/U12/ascii_code[2]_i_14/O
                         net (fo=1, routed)           0.000    -1.018    vga/U12/ascii_code[2]_i_14_n_0
    SLICE_X72Y170        MUXF7 (Prop_muxf7_I0_O)      0.107    -0.911 r  vga/U12/ascii_code_reg[2]_i_8/O
                         net (fo=3, routed)           0.535    -0.376    vga/U12/number__0[0]
    SLICE_X68Y170        LUT6 (Prop_lut6_I3_O)        0.124    -0.252 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.360     0.108    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X68Y170        LUT6 (Prop_lut6_I2_O)        0.043     0.151 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.151    vga/U12_n_87
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.079     8.173    vga/CLK_OUT1
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.603     7.571    
                         clock uncertainty           -0.066     7.505    
    SLICE_X68Y170        FDRE (Setup_fdre_C_D)        0.034     7.539    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  7.387    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 1.117ns (44.218%)  route 1.409ns (55.782%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 8.174 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.204    -2.390    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X74Y171        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.681 r  vga/data_buf_reg_0_3_12_17/RAMA/O
                         net (fo=1, routed)           0.529    -1.152    vga/U12/number0[12]
    SLICE_X72Y170        LUT6 (Prop_lut6_I1_O)        0.134    -1.018 r  vga/U12/ascii_code[2]_i_14/O
                         net (fo=1, routed)           0.000    -1.018    vga/U12/ascii_code[2]_i_14_n_0
    SLICE_X72Y170        MUXF7 (Prop_muxf7_I0_O)      0.107    -0.911 r  vga/U12/ascii_code_reg[2]_i_8/O
                         net (fo=3, routed)           0.527    -0.384    vga/U12/number__0[0]
    SLICE_X67Y170        LUT6 (Prop_lut6_I3_O)        0.124    -0.260 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.353     0.093    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X67Y169        LUT6 (Prop_lut6_I2_O)        0.043     0.136 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.136    vga/U12_n_86
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.080     8.174    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.603     7.572    
                         clock uncertainty           -0.066     7.506    
    SLICE_X67Y169        FDRE (Setup_fdre_C_D)        0.034     7.540    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.540    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.118ns (46.022%)  route 1.311ns (53.978%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 8.174 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.204    -2.390    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X74Y171        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702    -1.688 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.532    -1.157    vga/U12/number0[15]
    SLICE_X71Y170        LUT6 (Prop_lut6_I1_O)        0.043    -1.114 f  vga/U12/ascii_code[6]_i_43/O
                         net (fo=1, routed)           0.000    -1.114    vga/U12/ascii_code[6]_i_43_n_0
    SLICE_X71Y170        MUXF7 (Prop_muxf7_I0_O)      0.107    -1.007 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           0.466    -0.541    vga/U12/number__0[3]
    SLICE_X67Y170        LUT5 (Prop_lut5_I2_O)        0.130    -0.411 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.314    -0.097    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X67Y169        LUT6 (Prop_lut6_I2_O)        0.136     0.039 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.039    vga/U12_n_84
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.080     8.174    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.603     7.572    
                         clock uncertainty           -0.066     7.506    
    SLICE_X67Y169        FDRE (Setup_fdre_C_D)        0.034     7.540    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.540    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 1.117ns (48.913%)  route 1.167ns (51.088%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 8.173 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.204    -2.390    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X74Y171        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.681 r  vga/data_buf_reg_0_3_12_17/RAMA/O
                         net (fo=1, routed)           0.529    -1.152    vga/U12/number0[12]
    SLICE_X72Y170        LUT6 (Prop_lut6_I1_O)        0.134    -1.018 r  vga/U12/ascii_code[2]_i_14/O
                         net (fo=1, routed)           0.000    -1.018    vga/U12/ascii_code[2]_i_14_n_0
    SLICE_X72Y170        MUXF7 (Prop_muxf7_I0_O)      0.107    -0.911 r  vga/U12/ascii_code_reg[2]_i_8/O
                         net (fo=3, routed)           0.534    -0.377    vga/U12/number__0[0]
    SLICE_X68Y170        LUT6 (Prop_lut6_I3_O)        0.124    -0.253 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.104    -0.150    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X68Y170        LUT6 (Prop_lut6_I2_O)        0.043    -0.107 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.107    vga/U12_n_88
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.079     8.173    vga/CLK_OUT1
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.603     7.571    
                         clock uncertainty           -0.066     7.505    
    SLICE_X68Y170        FDRE (Setup_fdre_C_D)        0.033     7.538    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 1.124ns (49.475%)  route 1.148ns (50.525%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns = ( 8.173 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.204    -2.390    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X74Y171        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702    -1.688 r  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.532    -1.157    vga/U12/number0[15]
    SLICE_X71Y170        LUT6 (Prop_lut6_I1_O)        0.043    -1.114 r  vga/U12/ascii_code[6]_i_43/O
                         net (fo=1, routed)           0.000    -1.114    vga/U12/ascii_code[6]_i_43_n_0
    SLICE_X71Y170        MUXF7 (Prop_muxf7_I0_O)      0.107    -1.007 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           0.466    -0.541    vga/U12/number__0[3]
    SLICE_X67Y170        LUT5 (Prop_lut5_I0_O)        0.135    -0.406 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.151    -0.255    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X67Y170        LUT6 (Prop_lut6_I2_O)        0.137    -0.118 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.118    vga/U12_n_82
    SLICE_X67Y170        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.079     8.173    vga/CLK_OUT1
    SLICE_X67Y170        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.603     7.571    
                         clock uncertainty           -0.066     7.505    
    SLICE_X67Y170        FDRE (Setup_fdre_C_D)        0.034     7.539    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.703ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 1.019ns (45.783%)  route 1.207ns (54.217%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 8.174 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.204    -2.390    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X74Y171        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702    -1.688 r  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.532    -1.157    vga/U12/number0[15]
    SLICE_X71Y170        LUT6 (Prop_lut6_I1_O)        0.043    -1.114 r  vga/U12/ascii_code[6]_i_43/O
                         net (fo=1, routed)           0.000    -1.114    vga/U12/ascii_code[6]_i_43_n_0
    SLICE_X71Y170        MUXF7 (Prop_muxf7_I0_O)      0.107    -1.007 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           0.466    -0.541    vga/U12/number__0[3]
    SLICE_X67Y170        LUT5 (Prop_lut5_I2_O)        0.124    -0.417 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.209    -0.207    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X67Y169        LUT6 (Prop_lut6_I2_O)        0.043    -0.164 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    vga/U12_n_85
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.080     8.174    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.603     7.572    
                         clock uncertainty           -0.066     7.506    
    SLICE_X67Y169        FDRE (Setup_fdre_C_D)        0.033     7.539    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  7.703    

Slack (MET) :             7.732ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 1.019ns (46.368%)  route 1.179ns (53.632%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 8.174 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.204    -2.390    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X74Y171        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702    -1.688 f  vga/data_buf_reg_0_3_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.532    -1.157    vga/U12/number0[15]
    SLICE_X71Y170        LUT6 (Prop_lut6_I1_O)        0.043    -1.114 f  vga/U12/ascii_code[6]_i_43/O
                         net (fo=1, routed)           0.000    -1.114    vga/U12/ascii_code[6]_i_43_n_0
    SLICE_X71Y170        MUXF7 (Prop_muxf7_I0_O)      0.107    -1.007 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           0.466    -0.541    vga/U12/number__0[3]
    SLICE_X67Y170        LUT5 (Prop_lut5_I3_O)        0.124    -0.417 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.181    -0.236    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X67Y169        LUT6 (Prop_lut6_I2_O)        0.043    -0.193 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    vga/U12_n_83
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.080     8.174    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.603     7.572    
                         clock uncertainty           -0.066     7.506    
    SLICE_X67Y169        FDRE (Setup_fdre_C_D)        0.034     7.540    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.540    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  7.732    

Slack (MET) :             8.518ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.223ns (22.645%)  route 0.762ns (77.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 8.201 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.208    -2.386    vga/CLK_OUT1
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y170        FDRE (Prop_fdre_C_Q)         0.223    -2.163 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.762    -1.401    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.107     8.201    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.603     7.598    
                         clock uncertainty           -0.066     7.532    
    RAMB18_X2Y68         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     7.116    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.116    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  8.518    

Slack (MET) :             8.556ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.223ns (23.596%)  route 0.722ns (76.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 8.201 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.209    -2.385    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.162 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.722    -1.440    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.107     8.201    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.603     7.598    
                         clock uncertainty           -0.066     7.532    
    RAMB18_X2Y68         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     7.116    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.116    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  8.556    

Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.223ns (24.016%)  route 0.706ns (75.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 8.201 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.385ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.209    -2.385    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.162 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.706    -1.457    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.107     8.201    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.603     7.598    
                         clock uncertainty           -0.066     7.532    
    RAMB18_X2Y68         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     7.116    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.116    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  8.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.100ns (23.679%)  route 0.322ns (76.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.532    -0.661    vga/CLK_OUT1
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y170        FDRE (Prop_fdre_C_Q)         0.100    -0.561 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.322    -0.238    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.758    -0.701    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.603    
    RAMB18_X2Y68         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.420    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.100ns (22.834%)  route 0.338ns (77.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.532    -0.661    vga/CLK_OUT1
    SLICE_X67Y170        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y170        FDRE (Prop_fdre_C_Q)         0.100    -0.561 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.338    -0.223    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.758    -0.701    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.603    
    RAMB18_X2Y68         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.420    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.100ns (22.789%)  route 0.339ns (77.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.533    -0.660    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y169        FDRE (Prop_fdre_C_Q)         0.100    -0.560 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.339    -0.221    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.758    -0.701    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.603    
    RAMB18_X2Y68         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.420    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.100ns (21.605%)  route 0.363ns (78.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.533    -0.660    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y169        FDRE (Prop_fdre_C_Q)         0.100    -0.560 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.363    -0.197    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.758    -0.701    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.603    
    RAMB18_X2Y68         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.420    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.100ns (21.161%)  route 0.373ns (78.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.533    -0.660    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y169        FDRE (Prop_fdre_C_Q)         0.100    -0.560 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.373    -0.187    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.758    -0.701    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.603    
    RAMB18_X2Y68         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.420    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.100ns (20.961%)  route 0.377ns (79.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.533    -0.660    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y169        FDRE (Prop_fdre_C_Q)         0.100    -0.560 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.377    -0.182    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.758    -0.701    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.603    
    RAMB18_X2Y68         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.420    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.100ns (20.252%)  route 0.394ns (79.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.532    -0.661    vga/CLK_OUT1
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y170        FDRE (Prop_fdre_C_Q)         0.100    -0.561 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.394    -0.167    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.758    -0.701    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.603    
    RAMB18_X2Y68         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.420    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 vga/strdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.156ns (26.194%)  route 0.440ns (73.806%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.528    -0.665    vga/CLK_OUT1
    SLICE_X75Y177        FDRE                                         r  vga/strdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y177        FDRE (Prop_fdre_C_Q)         0.100    -0.565 r  vga/strdata_reg[28]/Q
                         net (fo=1, routed)           0.196    -0.369    vga/U12/strdata[25]
    SLICE_X74Y177        LUT6 (Prop_lut6_I4_O)        0.028    -0.341 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.244    -0.097    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X67Y169        LUT6 (Prop_lut6_I1_O)        0.028    -0.069 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    vga/U12_n_84
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.098    -0.630    
    SLICE_X67Y169        FDRE (Hold_fdre_C_D)         0.061    -0.569    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 vga/strdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.174ns (28.796%)  route 0.430ns (71.204%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.531    -0.662    vga/CLK_OUT1
    SLICE_X74Y180        FDRE                                         r  vga/strdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y180        FDRE (Prop_fdre_C_Q)         0.118    -0.544 r  vga/strdata_reg[25]/Q
                         net (fo=1, routed)           0.139    -0.405    vga/U12/strdata[22]
    SLICE_X74Y180        LUT6 (Prop_lut6_I4_O)        0.028    -0.377 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.292    -0.085    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X68Y170        LUT6 (Prop_lut6_I1_O)        0.028    -0.057 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    vga/U12_n_87
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.730    -0.728    vga/CLK_OUT1
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.098    -0.631    
    SLICE_X68Y170        FDRE (Hold_fdre_C_D)         0.060    -0.571    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 vga/strdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.156ns (25.160%)  route 0.464ns (74.840%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.529    -0.664    vga/CLK_OUT1
    SLICE_X77Y178        FDRE                                         r  vga/strdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y178        FDRE (Prop_fdre_C_Q)         0.100    -0.564 r  vga/strdata_reg[26]/Q
                         net (fo=1, routed)           0.219    -0.345    vga/U12/strdata[23]
    SLICE_X75Y178        LUT6 (Prop_lut6_I4_O)        0.028    -0.317 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.245    -0.072    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X67Y169        LUT6 (Prop_lut6_I1_O)        0.028    -0.044 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    vga/U12_n_86
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.098    -0.630    
    SLICE_X67Y169        FDRE (Hold_fdre_C_D)         0.060    -0.570    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.526    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y68     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X57Y189    vga/code_exe_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X62Y184    vga/code_exe_reg[17]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X76Y183    vga/code_exe_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X76Y183    vga/code_exe_reg[2]_rep/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X72Y200    vga/code_exe_reg[2]_rep__0/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X72Y179    vga/code_exe_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X60Y181    vga/code_id_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X74Y170    vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.888ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 0.677ns (13.797%)  route 4.230ns (86.203%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.204    -2.390    vga/U12/CLK_OUT3
    SLICE_X70Y177        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDRE (Prop_fdre_C_Q)         0.259    -2.131 r  vga/U12/h_count_reg[0]/Q
                         net (fo=49, routed)          0.664    -1.468    vga/U12/ADDR[0]
    SLICE_X69Y165        LUT6 (Prop_lut6_I3_O)        0.043    -1.425 r  vga/U12/data_buf_reg_0_3_0_5_i_39/O
                         net (fo=63, routed)          0.331    -1.094    vga/U12/data_buf_reg_0_3_0_5_i_39_n_0
    SLICE_X69Y166        LUT4 (Prop_lut4_I0_O)        0.055    -1.039 f  vga/U12/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=36, routed)          0.894    -0.144    vga/U12/data_buf_reg_0_3_0_5_i_24_n_0
    SLICE_X62Y167        LUT5 (Prop_lut5_I0_O)        0.137    -0.007 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.444     0.436    vga/U12/R[3]_i_21_n_0
    SLICE_X62Y166        LUT6 (Prop_lut6_I5_O)        0.043     0.479 r  vga/U12/R[3]_i_8/O
                         net (fo=1, routed)           0.353     0.832    vga/U12/p_33_in
    SLICE_X63Y166        LUT6 (Prop_lut6_I0_O)        0.043     0.875 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.333     1.208    vga/U12/dout434_out
    SLICE_X63Y167        LUT6 (Prop_lut6_I1_O)        0.043     1.251 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.624     1.874    vga/U12/dout1
    SLICE_X55Y166        LUT5 (Prop_lut5_I4_O)        0.054     1.928 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.588     2.517    vga/U12/G[3]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.603    37.576    
                         clock uncertainty           -0.081    37.494    
    SLICE_X54Y166        FDRE (Setup_fdre_C_D)       -0.090    37.404    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.404    
                         arrival time                          -2.517    
  -------------------------------------------------------------------
                         slack                                 34.888    

Slack (MET) :             34.918ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 0.677ns (13.863%)  route 4.207ns (86.137%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.204    -2.390    vga/U12/CLK_OUT3
    SLICE_X70Y177        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDRE (Prop_fdre_C_Q)         0.259    -2.131 r  vga/U12/h_count_reg[0]/Q
                         net (fo=49, routed)          0.664    -1.468    vga/U12/ADDR[0]
    SLICE_X69Y165        LUT6 (Prop_lut6_I3_O)        0.043    -1.425 r  vga/U12/data_buf_reg_0_3_0_5_i_39/O
                         net (fo=63, routed)          0.331    -1.094    vga/U12/data_buf_reg_0_3_0_5_i_39_n_0
    SLICE_X69Y166        LUT4 (Prop_lut4_I0_O)        0.055    -1.039 f  vga/U12/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=36, routed)          0.894    -0.144    vga/U12/data_buf_reg_0_3_0_5_i_24_n_0
    SLICE_X62Y167        LUT5 (Prop_lut5_I0_O)        0.137    -0.007 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.444     0.436    vga/U12/R[3]_i_21_n_0
    SLICE_X62Y166        LUT6 (Prop_lut6_I5_O)        0.043     0.479 r  vga/U12/R[3]_i_8/O
                         net (fo=1, routed)           0.353     0.832    vga/U12/p_33_in
    SLICE_X63Y166        LUT6 (Prop_lut6_I0_O)        0.043     0.875 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.333     1.208    vga/U12/dout434_out
    SLICE_X63Y167        LUT6 (Prop_lut6_I1_O)        0.043     1.251 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.624     1.874    vga/U12/dout1
    SLICE_X55Y166        LUT5 (Prop_lut5_I4_O)        0.054     1.928 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.565     2.493    vga/U12/G[3]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.603    37.576    
                         clock uncertainty           -0.081    37.494    
    SLICE_X54Y166        FDRE (Setup_fdre_C_D)       -0.083    37.411    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.411    
                         arrival time                          -2.493    
  -------------------------------------------------------------------
                         slack                                 34.918    

Slack (MET) :             35.001ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 0.666ns (13.698%)  route 4.196ns (86.302%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.204    -2.390    vga/U12/CLK_OUT3
    SLICE_X70Y177        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDRE (Prop_fdre_C_Q)         0.259    -2.131 r  vga/U12/h_count_reg[0]/Q
                         net (fo=49, routed)          0.664    -1.468    vga/U12/ADDR[0]
    SLICE_X69Y165        LUT6 (Prop_lut6_I3_O)        0.043    -1.425 r  vga/U12/data_buf_reg_0_3_0_5_i_39/O
                         net (fo=63, routed)          0.331    -1.094    vga/U12/data_buf_reg_0_3_0_5_i_39_n_0
    SLICE_X69Y166        LUT4 (Prop_lut4_I0_O)        0.055    -1.039 f  vga/U12/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=36, routed)          0.894    -0.144    vga/U12/data_buf_reg_0_3_0_5_i_24_n_0
    SLICE_X62Y167        LUT5 (Prop_lut5_I0_O)        0.137    -0.007 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.444     0.436    vga/U12/R[3]_i_21_n_0
    SLICE_X62Y166        LUT6 (Prop_lut6_I5_O)        0.043     0.479 r  vga/U12/R[3]_i_8/O
                         net (fo=1, routed)           0.353     0.832    vga/U12/p_33_in
    SLICE_X63Y166        LUT6 (Prop_lut6_I0_O)        0.043     0.875 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.333     1.208    vga/U12/dout434_out
    SLICE_X63Y167        LUT6 (Prop_lut6_I1_O)        0.043     1.251 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.624     1.874    vga/U12/dout1
    SLICE_X55Y166        LUT5 (Prop_lut5_I4_O)        0.043     1.917 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.554     2.472    vga/U12/B[2]_i_1_n_0
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.603    37.576    
                         clock uncertainty           -0.081    37.494    
    SLICE_X55Y166        FDRE (Setup_fdre_C_D)       -0.022    37.472    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.472    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                 35.001    

Slack (MET) :             35.358ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.671ns (15.212%)  route 3.740ns (84.788%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.204    -2.390    vga/U12/CLK_OUT3
    SLICE_X70Y177        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDRE (Prop_fdre_C_Q)         0.259    -2.131 r  vga/U12/h_count_reg[0]/Q
                         net (fo=49, routed)          0.664    -1.468    vga/U12/ADDR[0]
    SLICE_X69Y165        LUT6 (Prop_lut6_I3_O)        0.043    -1.425 r  vga/U12/data_buf_reg_0_3_0_5_i_39/O
                         net (fo=63, routed)          0.331    -1.094    vga/U12/data_buf_reg_0_3_0_5_i_39_n_0
    SLICE_X69Y166        LUT4 (Prop_lut4_I0_O)        0.055    -1.039 f  vga/U12/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=36, routed)          0.894    -0.144    vga/U12/data_buf_reg_0_3_0_5_i_24_n_0
    SLICE_X62Y167        LUT5 (Prop_lut5_I0_O)        0.137    -0.007 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.444     0.436    vga/U12/R[3]_i_21_n_0
    SLICE_X62Y166        LUT6 (Prop_lut6_I5_O)        0.043     0.479 r  vga/U12/R[3]_i_8/O
                         net (fo=1, routed)           0.353     0.832    vga/U12/p_33_in
    SLICE_X63Y166        LUT6 (Prop_lut6_I0_O)        0.043     0.875 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.333     1.208    vga/U12/dout434_out
    SLICE_X63Y167        LUT6 (Prop_lut6_I1_O)        0.043     1.251 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.419     1.669    vga/U12/dout1
    SLICE_X55Y166        LUT2 (Prop_lut2_I0_O)        0.048     1.717 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.303     2.021    vga/U12/R[3]_i_1_n_0
    SLICE_X55Y166        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.603    37.576    
                         clock uncertainty           -0.081    37.494    
    SLICE_X55Y166        FDRE (Setup_fdre_C_D)       -0.116    37.378    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.378    
                         arrival time                          -2.021    
  -------------------------------------------------------------------
                         slack                                 35.358    

Slack (MET) :             35.817ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.671ns (16.336%)  route 3.437ns (83.664%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.204    -2.390    vga/U12/CLK_OUT3
    SLICE_X70Y177        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y177        FDRE (Prop_fdre_C_Q)         0.259    -2.131 r  vga/U12/h_count_reg[0]/Q
                         net (fo=49, routed)          0.664    -1.468    vga/U12/ADDR[0]
    SLICE_X69Y165        LUT6 (Prop_lut6_I3_O)        0.043    -1.425 r  vga/U12/data_buf_reg_0_3_0_5_i_39/O
                         net (fo=63, routed)          0.331    -1.094    vga/U12/data_buf_reg_0_3_0_5_i_39_n_0
    SLICE_X69Y166        LUT4 (Prop_lut4_I0_O)        0.055    -1.039 f  vga/U12/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=36, routed)          0.894    -0.144    vga/U12/data_buf_reg_0_3_0_5_i_24_n_0
    SLICE_X62Y167        LUT5 (Prop_lut5_I0_O)        0.137    -0.007 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.444     0.436    vga/U12/R[3]_i_21_n_0
    SLICE_X62Y166        LUT6 (Prop_lut6_I5_O)        0.043     0.479 r  vga/U12/R[3]_i_8/O
                         net (fo=1, routed)           0.353     0.832    vga/U12/p_33_in
    SLICE_X63Y166        LUT6 (Prop_lut6_I0_O)        0.043     0.875 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.333     1.208    vga/U12/dout434_out
    SLICE_X63Y167        LUT6 (Prop_lut6_I1_O)        0.043     1.251 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.419     1.669    vga/U12/dout1
    SLICE_X55Y166        LUT2 (Prop_lut2_I0_O)        0.048     1.717 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.000     1.717    vga/U12/R[3]_i_1_n_0
    SLICE_X55Y166        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.603    37.576    
                         clock uncertainty           -0.081    37.494    
    SLICE_X55Y166        FDRE (Setup_fdre_C_D)        0.040    37.534    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.534    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                 35.817    

Slack (MET) :             36.643ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.352ns (10.808%)  route 2.905ns (89.192%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.210    -2.384    vga/U12/CLK_OUT3
    SLICE_X60Y169        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.161 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          1.267    -0.894    vga/U12/PRow[0]
    SLICE_X59Y169        LUT4 (Prop_lut4_I2_O)        0.043    -0.851 r  vga/U12/G[3]_i_6/O
                         net (fo=2, routed)           0.416    -0.434    vga/U12/G[3]_i_6_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I4_O)        0.043    -0.391 f  vga/U12/G[3]_i_3/O
                         net (fo=99, routed)          0.546     0.155    vga/U12/v_count_reg[8]_14
    SLICE_X55Y166        LUT4 (Prop_lut4_I3_O)        0.043     0.198 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.674     0.873    vga/U12/B[1]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.603    37.576    
                         clock uncertainty           -0.081    37.494    
    SLICE_X54Y166        FDRE (Setup_fdre_C_D)        0.021    37.515    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                 36.643    

Slack (MET) :             36.646ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.352ns (10.815%)  route 2.903ns (89.185%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.210    -2.384    vga/U12/CLK_OUT3
    SLICE_X60Y169        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.161 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          1.267    -0.894    vga/U12/PRow[0]
    SLICE_X59Y169        LUT4 (Prop_lut4_I2_O)        0.043    -0.851 r  vga/U12/G[3]_i_6/O
                         net (fo=2, routed)           0.416    -0.434    vga/U12/G[3]_i_6_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I4_O)        0.043    -0.391 f  vga/U12/G[3]_i_3/O
                         net (fo=99, routed)          0.546     0.155    vga/U12/v_count_reg[8]_14
    SLICE_X55Y166        LUT4 (Prop_lut4_I3_O)        0.043     0.198 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.672     0.871    vga/U12/B[1]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.603    37.576    
                         clock uncertainty           -0.081    37.494    
    SLICE_X54Y166        FDRE (Setup_fdre_C_D)        0.022    37.516    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.516    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                 36.646    

Slack (MET) :             36.687ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.360ns (11.735%)  route 2.708ns (88.265%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.210    -2.384    vga/U12/CLK_OUT3
    SLICE_X60Y169        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.161 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          1.267    -0.894    vga/U12/PRow[0]
    SLICE_X59Y169        LUT4 (Prop_lut4_I2_O)        0.043    -0.851 r  vga/U12/G[3]_i_6/O
                         net (fo=2, routed)           0.416    -0.434    vga/U12/G[3]_i_6_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I4_O)        0.043    -0.391 f  vga/U12/G[3]_i_3/O
                         net (fo=99, routed)          0.546     0.155    vga/U12/v_count_reg[8]_14
    SLICE_X55Y166        LUT4 (Prop_lut4_I1_O)        0.051     0.206 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.477     0.684    vga/U12/B[3]_i_1_n_0
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.603    37.576    
                         clock uncertainty           -0.081    37.494    
    SLICE_X55Y166        FDRE (Setup_fdre_C_D)       -0.124    37.370    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.370    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                 36.687    

Slack (MET) :             36.753ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.352ns (11.179%)  route 2.797ns (88.821%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.210    -2.384    vga/U12/CLK_OUT3
    SLICE_X60Y169        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.161 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          1.267    -0.894    vga/U12/PRow[0]
    SLICE_X59Y169        LUT4 (Prop_lut4_I2_O)        0.043    -0.851 r  vga/U12/G[3]_i_6/O
                         net (fo=2, routed)           0.416    -0.434    vga/U12/G[3]_i_6_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I4_O)        0.043    -0.391 r  vga/U12/G[3]_i_3/O
                         net (fo=99, routed)          0.546     0.155    vga/U12/v_count_reg[8]_14
    SLICE_X55Y166        LUT4 (Prop_lut4_I2_O)        0.043     0.198 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.567     0.765    vga/U12/G[1]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.603    37.576    
                         clock uncertainty           -0.081    37.494    
    SLICE_X54Y166        FDRE (Setup_fdre_C_D)        0.023    37.517    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.517    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 36.753    

Slack (MET) :             36.757ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.352ns (11.193%)  route 2.793ns (88.807%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.210    -2.384    vga/U12/CLK_OUT3
    SLICE_X60Y169        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.161 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          1.267    -0.894    vga/U12/PRow[0]
    SLICE_X59Y169        LUT4 (Prop_lut4_I2_O)        0.043    -0.851 r  vga/U12/G[3]_i_6/O
                         net (fo=2, routed)           0.416    -0.434    vga/U12/G[3]_i_6_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I4_O)        0.043    -0.391 r  vga/U12/G[3]_i_3/O
                         net (fo=99, routed)          0.546     0.155    vga/U12/v_count_reg[8]_14
    SLICE_X55Y166        LUT4 (Prop_lut4_I2_O)        0.043     0.198 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.563     0.761    vga/U12/G[1]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.603    37.576    
                         clock uncertainty           -0.081    37.494    
    SLICE_X54Y166        FDRE (Setup_fdre_C_D)        0.023    37.517    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.517    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                 36.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.193%)  route 0.147ns (61.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.721    -0.472    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDSE (Prop_fdse_C_Q)         0.091    -0.381 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.147    -0.233    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.958    -0.500    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.461    
    SLICE_X2Y80          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.343    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.288%)  route 0.137ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDSE (Prop_fdse_C_Q)         0.118    -0.353 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.216    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.460    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.358    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.365%)  route 0.105ns (49.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDSE (Prop_fdse_C_Q)         0.107    -0.364 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.105    -0.258    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.460    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.402    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.723    -0.470    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  DISPLAY/P2S_LED/buff_reg[9]/Q
                         net (fo=1, routed)           0.096    -0.274    DISPLAY/P2S_LED/buff[9]
    SLICE_X6Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism              0.038    -0.459    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.037    -0.422    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.171ns (71.525%)  route 0.068ns (28.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y84          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.107    -0.362 f  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          0.068    -0.293    DISPLAY/P2S_SEG/state[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.064    -0.229 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    DISPLAY/P2S_SEG/next_state__0[0]
    SLICE_X2Y84          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y84          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.028    -0.469    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.087    -0.382    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.045%)  route 0.136ns (59.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.721    -0.472    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDSE (Prop_fdse_C_Q)         0.091    -0.381 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.136    -0.244    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.958    -0.500    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.461    
    SLICE_X2Y80          SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.397    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r_2/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_3/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.841%)  route 0.101ns (50.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  DISPLAY/P2S_SEG/buff_reg_r_2/Q
                         net (fo=1, routed)           0.101    -0.270    DISPLAY/P2S_SEG/buff_reg_r_2_n_0
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_3/C
                         clock pessimism              0.028    -0.471    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.047    -0.424    DISPLAY/P2S_SEG/buff_reg_r_3
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.130ns (48.512%)  route 0.138ns (51.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.535    -0.658    vga/U12/CLK_OUT3
    SLICE_X71Y166        FDRE                                         r  vga/U12/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.558 r  vga/U12/h_count_reg[6]/Q
                         net (fo=83, routed)          0.138    -0.420    vga/U12/h_count_reg_n_0_[6]
    SLICE_X70Y166        LUT5 (Prop_lut5_I1_O)        0.030    -0.390 r  vga/U12/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.390    vga/U12/p_0_in_0[8]
    SLICE_X70Y166        FDRE                                         r  vga/U12/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.733    -0.725    vga/U12/CLK_OUT3
    SLICE_X70Y166        FDRE                                         r  vga/U12/h_count_reg[8]/C
                         clock pessimism              0.079    -0.647    
    SLICE_X70Y166        FDRE (Hold_fdre_C_D)         0.096    -0.551    vga/U12/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.723    -0.470    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.118    -0.352 r  DISPLAY/P2S_LED/buff_reg[12]/Q
                         net (fo=1, routed)           0.096    -0.256    DISPLAY/P2S_LED/buff[12]
    SLICE_X7Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism              0.038    -0.459    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.040    -0.419    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[38]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.680%)  route 0.135ns (51.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  DISPLAY/P2S_SEG/buff_reg[37]/Q
                         net (fo=1, routed)           0.135    -0.236    DISPLAY/P2S_SEG/buff__0[37]
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.028    -0.208 r  DISPLAY/P2S_SEG/buff[38]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    DISPLAY/P2S_SEG/buff[38]_i_1_n_0
    SLICE_X2Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/C
                         clock pessimism              0.039    -0.460    
    SLICE_X2Y82          FDSE (Hold_fdse_C_D)         0.087    -0.373    DISPLAY/P2S_SEG/buff_reg[38]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y85      DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y87      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y84      DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y81      DISPLAY/P2S_SEG/buff_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       40.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.043ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[64][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.792ns  (logic 0.536ns (5.474%)  route 9.256ns (94.526%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 48.163 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.221    -2.373    core/reg_EXE_MEM/CLK_OUT4
    SLICE_X86Y206        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y206        FDRE (Prop_fdre_C_Q)         0.259    -2.114 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__2/Q
                         net (fo=125, routed)         3.847     1.732    core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__2_n_0
    SLICE_X81Y223        LUT3 (Prop_lut3_I2_O)        0.054     1.786 r  core/reg_EXE_MEM/data[122][5]_i_4/O
                         net (fo=120, routed)         4.718     6.505    core/reg_EXE_MEM/data[122][5]_i_4_n_0
    SLICE_X70Y212        LUT6 (Prop_lut6_I1_O)        0.137     6.642 r  core/reg_EXE_MEM/data[64][5]_i_3/O
                         net (fo=1, routed)           0.255     6.896    core/reg_EXE_MEM/data[64][5]_i_3_n_0
    SLICE_X70Y212        LUT5 (Prop_lut5_I4_O)        0.043     6.939 f  core/reg_EXE_MEM/data[64][5]_i_2/O
                         net (fo=1, routed)           0.436     7.375    core/reg_EXE_MEM/data[64][5]_i_2_n_0
    SLICE_X70Y212        LUT6 (Prop_lut6_I2_O)        0.043     7.418 r  core/reg_EXE_MEM/data[64][5]_i_1/O
                         net (fo=1, routed)           0.000     7.418    core/data_ram/data_reg[64][7]_1[5]
    SLICE_X70Y212        FDRE                                         r  core/data_ram/data_reg[64][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.069    48.163    core/data_ram/CLK_OUT4
    SLICE_X70Y212        FDRE                                         r  core/data_ram/data_reg[64][5]/C  (IS_INVERTED)
                         clock pessimism             -0.676    47.488    
                         clock uncertainty           -0.095    47.393    
    SLICE_X70Y212        FDRE (Setup_fdre_C_D)        0.068    47.461    core/data_ram/data_reg[64][5]
  -------------------------------------------------------------------
                         required time                         47.461    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 40.043    

Slack (MET) :             40.211ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[82][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 0.493ns (5.145%)  route 9.090ns (94.855%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 48.153 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.221    -2.373    core/reg_EXE_MEM/CLK_OUT4
    SLICE_X86Y206        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y206        FDRE (Prop_fdre_C_Q)         0.259    -2.114 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__2/Q
                         net (fo=125, routed)         3.847     1.732    core/reg_EXE_MEM/ALUO_MEM_reg[2]_rep__2_n_0
    SLICE_X81Y223        LUT3 (Prop_lut3_I2_O)        0.054     1.786 r  core/reg_EXE_MEM/data[122][5]_i_4/O
                         net (fo=120, routed)         4.643     6.430    core/reg_EXE_MEM/data[122][5]_i_4_n_0
    SLICE_X70Y214        LUT6 (Prop_lut6_I2_O)        0.137     6.567 f  core/reg_EXE_MEM/data[82][6]_i_3/O
                         net (fo=2, routed)           0.600     7.167    core/reg_EXE_MEM/data[82][6]_i_3_n_0
    SLICE_X68Y223        LUT6 (Prop_lut6_I5_O)        0.043     7.210 r  core/reg_EXE_MEM/data[82][6]_i_1/O
                         net (fo=1, routed)           0.000     7.210    core/data_ram/data_reg[82][7]_1[6]
    SLICE_X68Y223        FDRE                                         r  core/data_ram/data_reg[82][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.059    48.153    core/data_ram/CLK_OUT4
    SLICE_X68Y223        FDRE                                         r  core/data_ram/data_reg[82][6]/C  (IS_INVERTED)
                         clock pessimism             -0.676    47.478    
                         clock uncertainty           -0.095    47.383    
    SLICE_X68Y223        FDRE (Setup_fdre_C_D)        0.038    47.421    core/data_ram/data_reg[82][6]
  -------------------------------------------------------------------
                         required time                         47.421    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 40.211    

Slack (MET) :             40.282ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[2][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        9.464ns  (logic 1.065ns (11.253%)  route 8.399ns (88.747%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 98.191 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns = ( 47.631 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.225    47.631    core/data_ram/CLK_OUT4
    SLICE_X93Y206        FDRE                                         r  core/data_ram/data_reg[2][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.228    47.859 r  core/data_ram/data_reg[2][5]/Q
                         net (fo=4, routed)           1.366    49.225    core/data_ram/data_reg[2][7]_0[5]
    SLICE_X95Y226        LUT3 (Prop_lut3_I0_O)        0.055    49.280 r  core/data_ram/MDR_WB[29]_i_39/O
                         net (fo=2, routed)           0.544    49.824    core/data_ram/MDR_WB[29]_i_39_n_0
    SLICE_X94Y217        LUT6 (Prop_lut6_I1_O)        0.137    49.961 f  core/data_ram/MDR_WB[13]_i_38/O
                         net (fo=1, routed)           0.450    50.411    core/data_ram/MDR_WB[13]_i_38_n_0
    SLICE_X95Y219        LUT5 (Prop_lut5_I3_O)        0.043    50.454 f  core/data_ram/MDR_WB[13]_i_13/O
                         net (fo=1, routed)           0.780    51.234    core/data_ram/MDR_WB[13]_i_13_n_0
    SLICE_X87Y226        LUT6 (Prop_lut6_I0_O)        0.043    51.277 r  core/data_ram/MDR_WB[13]_i_5/O
                         net (fo=1, routed)           0.679    51.956    core/data_ram/MDR_WB[13]_i_5_n_0
    SLICE_X76Y222        LUT6 (Prop_lut6_I2_O)        0.043    51.999 r  core/data_ram/MDR_WB[13]_i_2/O
                         net (fo=2, routed)           0.986    52.986    core/reg_EXE_MEM/A_EX_reg[13]
    SLICE_X76Y199        LUT6 (Prop_lut6_I5_O)        0.043    53.029 r  core/reg_EXE_MEM/A_EX[13]_i_2/O
                         net (fo=3, routed)           0.463    53.491    core/reg_IF_ID/Datain_MEM[13]
    SLICE_X78Y198        LUT6 (Prop_lut6_I1_O)        0.043    53.534 r  core/reg_IF_ID/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.732    54.266    core/reg_IF_ID/rs1_data_ID[13]
    SLICE_X80Y200        LUT4 (Prop_lut4_I3_O)        0.043    54.309 r  core/reg_IF_ID/IR_ID[30]_i_61/O
                         net (fo=1, routed)           0.000    54.309    core/reg_IF_ID/IR_ID[30]_i_61_n_0
    SLICE_X80Y200        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    54.504 r  core/reg_IF_ID/IR_ID_reg[30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.504    core/reg_IF_ID/IR_ID_reg[30]_i_41_n_0
    SLICE_X80Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.557 r  core/reg_IF_ID/IR_ID_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.557    core/reg_IF_ID/IR_ID_reg[30]_i_25_n_0
    SLICE_X80Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.610 r  core/reg_IF_ID/IR_ID_reg[30]_i_15/CO[3]
                         net (fo=5, routed)           0.849    55.460    core/reg_IF_ID/CO[0]
    SLICE_X85Y193        LUT6 (Prop_lut6_I2_O)        0.043    55.503 f  core/reg_IF_ID/IR_ID[30]_i_6/O
                         net (fo=31, routed)          1.219    56.722    core/reg_IF_ID/IR_ID[30]_i_6_n_0
    SLICE_X84Y189        LUT6 (Prop_lut6_I2_O)        0.043    56.765 r  core/reg_IF_ID/IR_ID[17]_i_1/O
                         net (fo=1, routed)           0.330    57.095    core/reg_IF_ID/p_0_in[17]
    SLICE_X84Y189        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.097    98.191    core/reg_IF_ID/CLK_OUT4
    SLICE_X84Y189        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[17]/C
                         clock pessimism             -0.689    97.503    
                         clock uncertainty           -0.095    97.408    
    SLICE_X84Y189        FDCE (Setup_fdce_C_D)       -0.031    97.377    core/reg_IF_ID/IR_ID_reg[17]
  -------------------------------------------------------------------
                         required time                         97.377    
                         arrival time                         -57.095    
  -------------------------------------------------------------------
                         slack                                 40.282    

Slack (MET) :             40.344ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[2][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        9.548ns  (logic 1.108ns (11.605%)  route 8.440ns (88.395%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 98.178 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns = ( 47.631 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.225    47.631    core/data_ram/CLK_OUT4
    SLICE_X93Y206        FDRE                                         r  core/data_ram/data_reg[2][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.228    47.859 r  core/data_ram/data_reg[2][5]/Q
                         net (fo=4, routed)           1.366    49.225    core/data_ram/data_reg[2][7]_0[5]
    SLICE_X95Y226        LUT3 (Prop_lut3_I0_O)        0.055    49.280 r  core/data_ram/MDR_WB[29]_i_39/O
                         net (fo=2, routed)           0.544    49.824    core/data_ram/MDR_WB[29]_i_39_n_0
    SLICE_X94Y217        LUT6 (Prop_lut6_I1_O)        0.137    49.961 f  core/data_ram/MDR_WB[13]_i_38/O
                         net (fo=1, routed)           0.450    50.411    core/data_ram/MDR_WB[13]_i_38_n_0
    SLICE_X95Y219        LUT5 (Prop_lut5_I3_O)        0.043    50.454 f  core/data_ram/MDR_WB[13]_i_13/O
                         net (fo=1, routed)           0.780    51.234    core/data_ram/MDR_WB[13]_i_13_n_0
    SLICE_X87Y226        LUT6 (Prop_lut6_I0_O)        0.043    51.277 r  core/data_ram/MDR_WB[13]_i_5/O
                         net (fo=1, routed)           0.679    51.956    core/data_ram/MDR_WB[13]_i_5_n_0
    SLICE_X76Y222        LUT6 (Prop_lut6_I2_O)        0.043    51.999 r  core/data_ram/MDR_WB[13]_i_2/O
                         net (fo=2, routed)           0.986    52.986    core/reg_EXE_MEM/A_EX_reg[13]
    SLICE_X76Y199        LUT6 (Prop_lut6_I5_O)        0.043    53.029 r  core/reg_EXE_MEM/A_EX[13]_i_2/O
                         net (fo=3, routed)           0.463    53.491    core/reg_IF_ID/Datain_MEM[13]
    SLICE_X78Y198        LUT6 (Prop_lut6_I1_O)        0.043    53.534 r  core/reg_IF_ID/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.732    54.266    core/reg_IF_ID/rs1_data_ID[13]
    SLICE_X80Y200        LUT4 (Prop_lut4_I3_O)        0.043    54.309 r  core/reg_IF_ID/IR_ID[30]_i_61/O
                         net (fo=1, routed)           0.000    54.309    core/reg_IF_ID/IR_ID[30]_i_61_n_0
    SLICE_X80Y200        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    54.504 r  core/reg_IF_ID/IR_ID_reg[30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.504    core/reg_IF_ID/IR_ID_reg[30]_i_41_n_0
    SLICE_X80Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.557 r  core/reg_IF_ID/IR_ID_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.557    core/reg_IF_ID/IR_ID_reg[30]_i_25_n_0
    SLICE_X80Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.610 r  core/reg_IF_ID/IR_ID_reg[30]_i_15/CO[3]
                         net (fo=5, routed)           0.582    55.192    core/reg_ID_EX/CO[0]
    SLICE_X83Y203        LUT6 (Prop_lut6_I5_O)        0.043    55.235 r  core/reg_ID_EX/Q[31]_i_12/O
                         net (fo=1, routed)           0.764    56.000    core/reg_IF_ID/res_LT
    SLICE_X85Y193        LUT6 (Prop_lut6_I0_O)        0.043    56.043 r  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=32, routed)          1.093    57.136    core/mux_IF/cmp_res_ID
    SLICE_X87Y200        LUT5 (Prop_lut5_I3_O)        0.043    57.179 r  core/mux_IF/Q[25]_i_1/O
                         net (fo=1, routed)           0.000    57.179    core/REG_PC/D[25]
    SLICE_X87Y200        FDCE                                         r  core/REG_PC/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.084    98.178    core/REG_PC/CLK_OUT4
    SLICE_X87Y200        FDCE                                         r  core/REG_PC/Q_reg[25]/C
                         clock pessimism             -0.596    97.583    
                         clock uncertainty           -0.095    97.488    
    SLICE_X87Y200        FDCE (Setup_fdce_C_D)        0.034    97.522    core/REG_PC/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         97.522    
                         arrival time                         -57.179    
  -------------------------------------------------------------------
                         slack                                 40.344    

Slack (MET) :             40.349ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[2][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        9.543ns  (logic 1.108ns (11.611%)  route 8.435ns (88.389%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 98.178 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns = ( 47.631 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.225    47.631    core/data_ram/CLK_OUT4
    SLICE_X93Y206        FDRE                                         r  core/data_ram/data_reg[2][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.228    47.859 r  core/data_ram/data_reg[2][5]/Q
                         net (fo=4, routed)           1.366    49.225    core/data_ram/data_reg[2][7]_0[5]
    SLICE_X95Y226        LUT3 (Prop_lut3_I0_O)        0.055    49.280 r  core/data_ram/MDR_WB[29]_i_39/O
                         net (fo=2, routed)           0.544    49.824    core/data_ram/MDR_WB[29]_i_39_n_0
    SLICE_X94Y217        LUT6 (Prop_lut6_I1_O)        0.137    49.961 f  core/data_ram/MDR_WB[13]_i_38/O
                         net (fo=1, routed)           0.450    50.411    core/data_ram/MDR_WB[13]_i_38_n_0
    SLICE_X95Y219        LUT5 (Prop_lut5_I3_O)        0.043    50.454 f  core/data_ram/MDR_WB[13]_i_13/O
                         net (fo=1, routed)           0.780    51.234    core/data_ram/MDR_WB[13]_i_13_n_0
    SLICE_X87Y226        LUT6 (Prop_lut6_I0_O)        0.043    51.277 r  core/data_ram/MDR_WB[13]_i_5/O
                         net (fo=1, routed)           0.679    51.956    core/data_ram/MDR_WB[13]_i_5_n_0
    SLICE_X76Y222        LUT6 (Prop_lut6_I2_O)        0.043    51.999 r  core/data_ram/MDR_WB[13]_i_2/O
                         net (fo=2, routed)           0.986    52.986    core/reg_EXE_MEM/A_EX_reg[13]
    SLICE_X76Y199        LUT6 (Prop_lut6_I5_O)        0.043    53.029 r  core/reg_EXE_MEM/A_EX[13]_i_2/O
                         net (fo=3, routed)           0.463    53.491    core/reg_IF_ID/Datain_MEM[13]
    SLICE_X78Y198        LUT6 (Prop_lut6_I1_O)        0.043    53.534 r  core/reg_IF_ID/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.732    54.266    core/reg_IF_ID/rs1_data_ID[13]
    SLICE_X80Y200        LUT4 (Prop_lut4_I3_O)        0.043    54.309 r  core/reg_IF_ID/IR_ID[30]_i_61/O
                         net (fo=1, routed)           0.000    54.309    core/reg_IF_ID/IR_ID[30]_i_61_n_0
    SLICE_X80Y200        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    54.504 r  core/reg_IF_ID/IR_ID_reg[30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.504    core/reg_IF_ID/IR_ID_reg[30]_i_41_n_0
    SLICE_X80Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.557 r  core/reg_IF_ID/IR_ID_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.557    core/reg_IF_ID/IR_ID_reg[30]_i_25_n_0
    SLICE_X80Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.610 r  core/reg_IF_ID/IR_ID_reg[30]_i_15/CO[3]
                         net (fo=5, routed)           0.582    55.192    core/reg_ID_EX/CO[0]
    SLICE_X83Y203        LUT6 (Prop_lut6_I5_O)        0.043    55.235 r  core/reg_ID_EX/Q[31]_i_12/O
                         net (fo=1, routed)           0.764    56.000    core/reg_IF_ID/res_LT
    SLICE_X85Y193        LUT6 (Prop_lut6_I0_O)        0.043    56.043 r  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=32, routed)          1.088    57.131    core/mux_IF/cmp_res_ID
    SLICE_X87Y200        LUT5 (Prop_lut5_I3_O)        0.043    57.174 r  core/mux_IF/Q[24]_i_1/O
                         net (fo=1, routed)           0.000    57.174    core/REG_PC/D[24]
    SLICE_X87Y200        FDCE                                         r  core/REG_PC/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.084    98.178    core/REG_PC/CLK_OUT4
    SLICE_X87Y200        FDCE                                         r  core/REG_PC/Q_reg[24]/C
                         clock pessimism             -0.596    97.583    
                         clock uncertainty           -0.095    97.488    
    SLICE_X87Y200        FDCE (Setup_fdce_C_D)        0.034    97.522    core/REG_PC/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         97.522    
                         arrival time                         -57.174    
  -------------------------------------------------------------------
                         slack                                 40.349    

Slack (MET) :             40.356ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[2][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        9.536ns  (logic 1.108ns (11.619%)  route 8.428ns (88.381%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 98.178 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns = ( 47.631 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.225    47.631    core/data_ram/CLK_OUT4
    SLICE_X93Y206        FDRE                                         r  core/data_ram/data_reg[2][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.228    47.859 r  core/data_ram/data_reg[2][5]/Q
                         net (fo=4, routed)           1.366    49.225    core/data_ram/data_reg[2][7]_0[5]
    SLICE_X95Y226        LUT3 (Prop_lut3_I0_O)        0.055    49.280 r  core/data_ram/MDR_WB[29]_i_39/O
                         net (fo=2, routed)           0.544    49.824    core/data_ram/MDR_WB[29]_i_39_n_0
    SLICE_X94Y217        LUT6 (Prop_lut6_I1_O)        0.137    49.961 f  core/data_ram/MDR_WB[13]_i_38/O
                         net (fo=1, routed)           0.450    50.411    core/data_ram/MDR_WB[13]_i_38_n_0
    SLICE_X95Y219        LUT5 (Prop_lut5_I3_O)        0.043    50.454 f  core/data_ram/MDR_WB[13]_i_13/O
                         net (fo=1, routed)           0.780    51.234    core/data_ram/MDR_WB[13]_i_13_n_0
    SLICE_X87Y226        LUT6 (Prop_lut6_I0_O)        0.043    51.277 r  core/data_ram/MDR_WB[13]_i_5/O
                         net (fo=1, routed)           0.679    51.956    core/data_ram/MDR_WB[13]_i_5_n_0
    SLICE_X76Y222        LUT6 (Prop_lut6_I2_O)        0.043    51.999 r  core/data_ram/MDR_WB[13]_i_2/O
                         net (fo=2, routed)           0.986    52.986    core/reg_EXE_MEM/A_EX_reg[13]
    SLICE_X76Y199        LUT6 (Prop_lut6_I5_O)        0.043    53.029 r  core/reg_EXE_MEM/A_EX[13]_i_2/O
                         net (fo=3, routed)           0.463    53.491    core/reg_IF_ID/Datain_MEM[13]
    SLICE_X78Y198        LUT6 (Prop_lut6_I1_O)        0.043    53.534 r  core/reg_IF_ID/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.732    54.266    core/reg_IF_ID/rs1_data_ID[13]
    SLICE_X80Y200        LUT4 (Prop_lut4_I3_O)        0.043    54.309 r  core/reg_IF_ID/IR_ID[30]_i_61/O
                         net (fo=1, routed)           0.000    54.309    core/reg_IF_ID/IR_ID[30]_i_61_n_0
    SLICE_X80Y200        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    54.504 r  core/reg_IF_ID/IR_ID_reg[30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.504    core/reg_IF_ID/IR_ID_reg[30]_i_41_n_0
    SLICE_X80Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.557 r  core/reg_IF_ID/IR_ID_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.557    core/reg_IF_ID/IR_ID_reg[30]_i_25_n_0
    SLICE_X80Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.610 r  core/reg_IF_ID/IR_ID_reg[30]_i_15/CO[3]
                         net (fo=5, routed)           0.582    55.192    core/reg_ID_EX/CO[0]
    SLICE_X83Y203        LUT6 (Prop_lut6_I5_O)        0.043    55.235 r  core/reg_ID_EX/Q[31]_i_12/O
                         net (fo=1, routed)           0.764    56.000    core/reg_IF_ID/res_LT
    SLICE_X85Y193        LUT6 (Prop_lut6_I0_O)        0.043    56.043 r  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=32, routed)          1.081    57.124    core/mux_IF/cmp_res_ID
    SLICE_X87Y200        LUT5 (Prop_lut5_I3_O)        0.043    57.167 r  core/mux_IF/Q[22]_i_1/O
                         net (fo=1, routed)           0.000    57.167    core/REG_PC/D[22]
    SLICE_X87Y200        FDCE                                         r  core/REG_PC/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.084    98.178    core/REG_PC/CLK_OUT4
    SLICE_X87Y200        FDCE                                         r  core/REG_PC/Q_reg[22]/C
                         clock pessimism             -0.596    97.583    
                         clock uncertainty           -0.095    97.488    
    SLICE_X87Y200        FDCE (Setup_fdce_C_D)        0.034    97.522    core/REG_PC/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         97.522    
                         arrival time                         -57.167    
  -------------------------------------------------------------------
                         slack                                 40.356    

Slack (MET) :             40.359ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[2][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        9.531ns  (logic 1.108ns (11.625%)  route 8.423ns (88.375%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 98.178 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns = ( 47.631 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.225    47.631    core/data_ram/CLK_OUT4
    SLICE_X93Y206        FDRE                                         r  core/data_ram/data_reg[2][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.228    47.859 r  core/data_ram/data_reg[2][5]/Q
                         net (fo=4, routed)           1.366    49.225    core/data_ram/data_reg[2][7]_0[5]
    SLICE_X95Y226        LUT3 (Prop_lut3_I0_O)        0.055    49.280 r  core/data_ram/MDR_WB[29]_i_39/O
                         net (fo=2, routed)           0.544    49.824    core/data_ram/MDR_WB[29]_i_39_n_0
    SLICE_X94Y217        LUT6 (Prop_lut6_I1_O)        0.137    49.961 f  core/data_ram/MDR_WB[13]_i_38/O
                         net (fo=1, routed)           0.450    50.411    core/data_ram/MDR_WB[13]_i_38_n_0
    SLICE_X95Y219        LUT5 (Prop_lut5_I3_O)        0.043    50.454 f  core/data_ram/MDR_WB[13]_i_13/O
                         net (fo=1, routed)           0.780    51.234    core/data_ram/MDR_WB[13]_i_13_n_0
    SLICE_X87Y226        LUT6 (Prop_lut6_I0_O)        0.043    51.277 r  core/data_ram/MDR_WB[13]_i_5/O
                         net (fo=1, routed)           0.679    51.956    core/data_ram/MDR_WB[13]_i_5_n_0
    SLICE_X76Y222        LUT6 (Prop_lut6_I2_O)        0.043    51.999 r  core/data_ram/MDR_WB[13]_i_2/O
                         net (fo=2, routed)           0.986    52.986    core/reg_EXE_MEM/A_EX_reg[13]
    SLICE_X76Y199        LUT6 (Prop_lut6_I5_O)        0.043    53.029 r  core/reg_EXE_MEM/A_EX[13]_i_2/O
                         net (fo=3, routed)           0.463    53.491    core/reg_IF_ID/Datain_MEM[13]
    SLICE_X78Y198        LUT6 (Prop_lut6_I1_O)        0.043    53.534 r  core/reg_IF_ID/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.732    54.266    core/reg_IF_ID/rs1_data_ID[13]
    SLICE_X80Y200        LUT4 (Prop_lut4_I3_O)        0.043    54.309 r  core/reg_IF_ID/IR_ID[30]_i_61/O
                         net (fo=1, routed)           0.000    54.309    core/reg_IF_ID/IR_ID[30]_i_61_n_0
    SLICE_X80Y200        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    54.504 r  core/reg_IF_ID/IR_ID_reg[30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.504    core/reg_IF_ID/IR_ID_reg[30]_i_41_n_0
    SLICE_X80Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.557 r  core/reg_IF_ID/IR_ID_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.557    core/reg_IF_ID/IR_ID_reg[30]_i_25_n_0
    SLICE_X80Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.610 r  core/reg_IF_ID/IR_ID_reg[30]_i_15/CO[3]
                         net (fo=5, routed)           0.582    55.192    core/reg_ID_EX/CO[0]
    SLICE_X83Y203        LUT6 (Prop_lut6_I5_O)        0.043    55.235 r  core/reg_ID_EX/Q[31]_i_12/O
                         net (fo=1, routed)           0.764    56.000    core/reg_IF_ID/res_LT
    SLICE_X85Y193        LUT6 (Prop_lut6_I0_O)        0.043    56.043 r  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=32, routed)          1.076    57.119    core/mux_IF/cmp_res_ID
    SLICE_X84Y201        LUT5 (Prop_lut5_I3_O)        0.043    57.162 r  core/mux_IF/Q[29]_i_1/O
                         net (fo=1, routed)           0.000    57.162    core/REG_PC/D[29]
    SLICE_X84Y201        FDCE                                         r  core/REG_PC/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.084    98.178    core/REG_PC/CLK_OUT4
    SLICE_X84Y201        FDCE                                         r  core/REG_PC/Q_reg[29]/C
                         clock pessimism             -0.596    97.583    
                         clock uncertainty           -0.095    97.488    
    SLICE_X84Y201        FDCE (Setup_fdce_C_D)        0.033    97.521    core/REG_PC/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         97.521    
                         arrival time                         -57.162    
  -------------------------------------------------------------------
                         slack                                 40.359    

Slack (MET) :             40.360ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[2][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        9.532ns  (logic 1.108ns (11.625%)  route 8.424ns (88.376%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 98.178 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns = ( 47.631 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.225    47.631    core/data_ram/CLK_OUT4
    SLICE_X93Y206        FDRE                                         r  core/data_ram/data_reg[2][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.228    47.859 r  core/data_ram/data_reg[2][5]/Q
                         net (fo=4, routed)           1.366    49.225    core/data_ram/data_reg[2][7]_0[5]
    SLICE_X95Y226        LUT3 (Prop_lut3_I0_O)        0.055    49.280 r  core/data_ram/MDR_WB[29]_i_39/O
                         net (fo=2, routed)           0.544    49.824    core/data_ram/MDR_WB[29]_i_39_n_0
    SLICE_X94Y217        LUT6 (Prop_lut6_I1_O)        0.137    49.961 f  core/data_ram/MDR_WB[13]_i_38/O
                         net (fo=1, routed)           0.450    50.411    core/data_ram/MDR_WB[13]_i_38_n_0
    SLICE_X95Y219        LUT5 (Prop_lut5_I3_O)        0.043    50.454 f  core/data_ram/MDR_WB[13]_i_13/O
                         net (fo=1, routed)           0.780    51.234    core/data_ram/MDR_WB[13]_i_13_n_0
    SLICE_X87Y226        LUT6 (Prop_lut6_I0_O)        0.043    51.277 r  core/data_ram/MDR_WB[13]_i_5/O
                         net (fo=1, routed)           0.679    51.956    core/data_ram/MDR_WB[13]_i_5_n_0
    SLICE_X76Y222        LUT6 (Prop_lut6_I2_O)        0.043    51.999 r  core/data_ram/MDR_WB[13]_i_2/O
                         net (fo=2, routed)           0.986    52.986    core/reg_EXE_MEM/A_EX_reg[13]
    SLICE_X76Y199        LUT6 (Prop_lut6_I5_O)        0.043    53.029 r  core/reg_EXE_MEM/A_EX[13]_i_2/O
                         net (fo=3, routed)           0.463    53.491    core/reg_IF_ID/Datain_MEM[13]
    SLICE_X78Y198        LUT6 (Prop_lut6_I1_O)        0.043    53.534 r  core/reg_IF_ID/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.732    54.266    core/reg_IF_ID/rs1_data_ID[13]
    SLICE_X80Y200        LUT4 (Prop_lut4_I3_O)        0.043    54.309 r  core/reg_IF_ID/IR_ID[30]_i_61/O
                         net (fo=1, routed)           0.000    54.309    core/reg_IF_ID/IR_ID[30]_i_61_n_0
    SLICE_X80Y200        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    54.504 r  core/reg_IF_ID/IR_ID_reg[30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.504    core/reg_IF_ID/IR_ID_reg[30]_i_41_n_0
    SLICE_X80Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.557 r  core/reg_IF_ID/IR_ID_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.557    core/reg_IF_ID/IR_ID_reg[30]_i_25_n_0
    SLICE_X80Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.610 r  core/reg_IF_ID/IR_ID_reg[30]_i_15/CO[3]
                         net (fo=5, routed)           0.582    55.192    core/reg_ID_EX/CO[0]
    SLICE_X83Y203        LUT6 (Prop_lut6_I5_O)        0.043    55.235 r  core/reg_ID_EX/Q[31]_i_12/O
                         net (fo=1, routed)           0.764    56.000    core/reg_IF_ID/res_LT
    SLICE_X85Y193        LUT6 (Prop_lut6_I0_O)        0.043    56.043 r  core/reg_IF_ID/Q[31]_i_4/O
                         net (fo=32, routed)          1.077    57.119    core/mux_IF/cmp_res_ID
    SLICE_X84Y201        LUT5 (Prop_lut5_I3_O)        0.043    57.162 r  core/mux_IF/Q[31]_i_1/O
                         net (fo=1, routed)           0.000    57.162    core/REG_PC/D[31]
    SLICE_X84Y201        FDCE                                         r  core/REG_PC/Q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.084    98.178    core/REG_PC/CLK_OUT4
    SLICE_X84Y201        FDCE                                         r  core/REG_PC/Q_reg[31]/C
                         clock pessimism             -0.596    97.583    
                         clock uncertainty           -0.095    97.488    
    SLICE_X84Y201        FDCE (Setup_fdce_C_D)        0.034    97.522    core/REG_PC/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         97.522    
                         arrival time                         -57.162    
  -------------------------------------------------------------------
                         slack                                 40.360    

Slack (MET) :             40.392ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[2][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        9.264ns  (logic 1.065ns (11.496%)  route 8.199ns (88.504%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 98.178 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns = ( 47.631 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.225    47.631    core/data_ram/CLK_OUT4
    SLICE_X93Y206        FDRE                                         r  core/data_ram/data_reg[2][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.228    47.859 r  core/data_ram/data_reg[2][5]/Q
                         net (fo=4, routed)           1.366    49.225    core/data_ram/data_reg[2][7]_0[5]
    SLICE_X95Y226        LUT3 (Prop_lut3_I0_O)        0.055    49.280 r  core/data_ram/MDR_WB[29]_i_39/O
                         net (fo=2, routed)           0.544    49.824    core/data_ram/MDR_WB[29]_i_39_n_0
    SLICE_X94Y217        LUT6 (Prop_lut6_I1_O)        0.137    49.961 f  core/data_ram/MDR_WB[13]_i_38/O
                         net (fo=1, routed)           0.450    50.411    core/data_ram/MDR_WB[13]_i_38_n_0
    SLICE_X95Y219        LUT5 (Prop_lut5_I3_O)        0.043    50.454 f  core/data_ram/MDR_WB[13]_i_13/O
                         net (fo=1, routed)           0.780    51.234    core/data_ram/MDR_WB[13]_i_13_n_0
    SLICE_X87Y226        LUT6 (Prop_lut6_I0_O)        0.043    51.277 r  core/data_ram/MDR_WB[13]_i_5/O
                         net (fo=1, routed)           0.679    51.956    core/data_ram/MDR_WB[13]_i_5_n_0
    SLICE_X76Y222        LUT6 (Prop_lut6_I2_O)        0.043    51.999 r  core/data_ram/MDR_WB[13]_i_2/O
                         net (fo=2, routed)           0.986    52.986    core/reg_EXE_MEM/A_EX_reg[13]
    SLICE_X76Y199        LUT6 (Prop_lut6_I5_O)        0.043    53.029 r  core/reg_EXE_MEM/A_EX[13]_i_2/O
                         net (fo=3, routed)           0.463    53.491    core/reg_IF_ID/Datain_MEM[13]
    SLICE_X78Y198        LUT6 (Prop_lut6_I1_O)        0.043    53.534 r  core/reg_IF_ID/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.732    54.266    core/reg_IF_ID/rs1_data_ID[13]
    SLICE_X80Y200        LUT4 (Prop_lut4_I3_O)        0.043    54.309 r  core/reg_IF_ID/IR_ID[30]_i_61/O
                         net (fo=1, routed)           0.000    54.309    core/reg_IF_ID/IR_ID[30]_i_61_n_0
    SLICE_X80Y200        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    54.504 r  core/reg_IF_ID/IR_ID_reg[30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.504    core/reg_IF_ID/IR_ID_reg[30]_i_41_n_0
    SLICE_X80Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.557 r  core/reg_IF_ID/IR_ID_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.557    core/reg_IF_ID/IR_ID_reg[30]_i_25_n_0
    SLICE_X80Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.610 f  core/reg_IF_ID/IR_ID_reg[30]_i_15/CO[3]
                         net (fo=5, routed)           0.976    55.587    core/reg_IF_ID/CO[0]
    SLICE_X85Y193        LUT6 (Prop_lut6_I2_O)        0.043    55.630 f  core/reg_IF_ID/IR_ID[30]_i_7/O
                         net (fo=31, routed)          0.356    55.986    core/reg_IF_ID/IR_ID[30]_i_7_n_0
    SLICE_X84Y193        LUT6 (Prop_lut6_I3_O)        0.043    56.029 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.866    56.895    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X87Y201        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.084    98.178    core/reg_IF_ID/CLK_OUT4
    SLICE_X87Y201        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[23]/C
                         clock pessimism             -0.596    97.583    
                         clock uncertainty           -0.095    97.488    
    SLICE_X87Y201        FDCE (Setup_fdce_C_CE)      -0.201    97.287    core/reg_IF_ID/PCurrent_ID_reg[23]
  -------------------------------------------------------------------
                         required time                         97.287    
                         arrival time                         -56.895    
  -------------------------------------------------------------------
                         slack                                 40.392    

Slack (MET) :             40.392ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[2][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        9.264ns  (logic 1.065ns (11.496%)  route 8.199ns (88.504%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 98.178 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.369ns = ( 47.631 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.225    47.631    core/data_ram/CLK_OUT4
    SLICE_X93Y206        FDRE                                         r  core/data_ram/data_reg[2][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y206        FDRE (Prop_fdre_C_Q)         0.228    47.859 r  core/data_ram/data_reg[2][5]/Q
                         net (fo=4, routed)           1.366    49.225    core/data_ram/data_reg[2][7]_0[5]
    SLICE_X95Y226        LUT3 (Prop_lut3_I0_O)        0.055    49.280 r  core/data_ram/MDR_WB[29]_i_39/O
                         net (fo=2, routed)           0.544    49.824    core/data_ram/MDR_WB[29]_i_39_n_0
    SLICE_X94Y217        LUT6 (Prop_lut6_I1_O)        0.137    49.961 f  core/data_ram/MDR_WB[13]_i_38/O
                         net (fo=1, routed)           0.450    50.411    core/data_ram/MDR_WB[13]_i_38_n_0
    SLICE_X95Y219        LUT5 (Prop_lut5_I3_O)        0.043    50.454 f  core/data_ram/MDR_WB[13]_i_13/O
                         net (fo=1, routed)           0.780    51.234    core/data_ram/MDR_WB[13]_i_13_n_0
    SLICE_X87Y226        LUT6 (Prop_lut6_I0_O)        0.043    51.277 r  core/data_ram/MDR_WB[13]_i_5/O
                         net (fo=1, routed)           0.679    51.956    core/data_ram/MDR_WB[13]_i_5_n_0
    SLICE_X76Y222        LUT6 (Prop_lut6_I2_O)        0.043    51.999 r  core/data_ram/MDR_WB[13]_i_2/O
                         net (fo=2, routed)           0.986    52.986    core/reg_EXE_MEM/A_EX_reg[13]
    SLICE_X76Y199        LUT6 (Prop_lut6_I5_O)        0.043    53.029 r  core/reg_EXE_MEM/A_EX[13]_i_2/O
                         net (fo=3, routed)           0.463    53.491    core/reg_IF_ID/Datain_MEM[13]
    SLICE_X78Y198        LUT6 (Prop_lut6_I1_O)        0.043    53.534 r  core/reg_IF_ID/A_EX[13]_i_1/O
                         net (fo=6, routed)           0.732    54.266    core/reg_IF_ID/rs1_data_ID[13]
    SLICE_X80Y200        LUT4 (Prop_lut4_I3_O)        0.043    54.309 r  core/reg_IF_ID/IR_ID[30]_i_61/O
                         net (fo=1, routed)           0.000    54.309    core/reg_IF_ID/IR_ID[30]_i_61_n_0
    SLICE_X80Y200        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    54.504 r  core/reg_IF_ID/IR_ID_reg[30]_i_41/CO[3]
                         net (fo=1, routed)           0.000    54.504    core/reg_IF_ID/IR_ID_reg[30]_i_41_n_0
    SLICE_X80Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.557 r  core/reg_IF_ID/IR_ID_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.557    core/reg_IF_ID/IR_ID_reg[30]_i_25_n_0
    SLICE_X80Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.610 f  core/reg_IF_ID/IR_ID_reg[30]_i_15/CO[3]
                         net (fo=5, routed)           0.976    55.587    core/reg_IF_ID/CO[0]
    SLICE_X85Y193        LUT6 (Prop_lut6_I2_O)        0.043    55.630 f  core/reg_IF_ID/IR_ID[30]_i_7/O
                         net (fo=31, routed)          0.356    55.986    core/reg_IF_ID/IR_ID[30]_i_7_n_0
    SLICE_X84Y193        LUT6 (Prop_lut6_I3_O)        0.043    56.029 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          0.866    56.895    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X87Y201        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.084    98.178    core/reg_IF_ID/CLK_OUT4
    SLICE_X87Y201        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[25]/C
                         clock pessimism             -0.596    97.583    
                         clock uncertainty           -0.095    97.488    
    SLICE_X87Y201        FDCE (Setup_fdce_C_CE)      -0.201    97.287    core/reg_IF_ID/PCurrent_ID_reg[25]
  -------------------------------------------------------------------
                         required time                         97.287    
                         arrival time                         -56.895    
  -------------------------------------------------------------------
                         slack                                 40.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.100ns (30.262%)  route 0.230ns (69.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.532    -0.661    core/REG_PC/CLK_OUT4
    SLICE_X84Y200        FDCE                                         r  core/REG_PC/Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y200        FDCE (Prop_fdce_C_Q)         0.100    -0.561 r  core/REG_PC/Q_reg[21]/Q
                         net (fo=3, routed)           0.230    -0.330    core/reg_IF_ID/PCurrent_ID_reg[31]_1[21]
    SLICE_X84Y199        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.745    -0.713    core/reg_IF_ID/CLK_OUT4
    SLICE_X84Y199        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/C
                         clock pessimism              0.266    -0.448    
    SLICE_X84Y199        FDCE (Hold_fdce_C_D)         0.044    -0.404    core/reg_IF_ID/PCurrent_ID_reg[21]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/rd_EX_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.137%)  route 0.208ns (61.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.542    -0.651    core/reg_IF_ID/CLK_OUT4
    SLICE_X83Y190        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDCE (Prop_fdce_C_Q)         0.100    -0.551 r  core/reg_IF_ID/IR_ID_reg[7]/Q
                         net (fo=3, routed)           0.208    -0.343    core/reg_IF_ID/inst_ID[7]
    SLICE_X79Y191        LUT2 (Prop_lut2_I0_O)        0.028    -0.315 r  core/reg_IF_ID/rd_EX[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    core/reg_ID_EX/rd_EX_reg[0]_0
    SLICE_X79Y191        FDCE                                         r  core/reg_ID_EX/rd_EX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.737    -0.721    core/reg_ID_EX/CLK_OUT4
    SLICE_X79Y191        FDCE                                         r  core/reg_ID_EX/rd_EX_reg[0]/C
                         clock pessimism              0.258    -0.464    
    SLICE_X79Y191        FDCE (Hold_fdce_C_D)         0.060    -0.404    core/reg_ID_EX/rd_EX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (27.994%)  route 0.257ns (72.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.532    -0.661    core/REG_PC/CLK_OUT4
    SLICE_X84Y200        FDCE                                         r  core/REG_PC/Q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y200        FDCE (Prop_fdce_C_Q)         0.100    -0.561 r  core/REG_PC/Q_reg[20]/Q
                         net (fo=3, routed)           0.257    -0.303    core/reg_IF_ID/PCurrent_ID_reg[31]_1[20]
    SLICE_X84Y199        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.745    -0.713    core/reg_IF_ID/CLK_OUT4
    SLICE_X84Y199        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[20]/C
                         clock pessimism              0.266    -0.448    
    SLICE_X84Y199        FDCE (Hold_fdce_C_D)         0.047    -0.401    core/reg_IF_ID/PCurrent_ID_reg[20]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/B_EX_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.130ns (33.365%)  route 0.260ns (66.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.530    -0.663    core/reg_ID_EX/CLK_OUT4
    SLICE_X83Y200        FDRE                                         r  core/reg_ID_EX/B_EX_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y200        FDRE (Prop_fdre_C_Q)         0.100    -0.563 r  core/reg_ID_EX/B_EX_reg[12]/Q
                         net (fo=6, routed)           0.260    -0.303    core/mux_forward_EXE/B_EX[12]
    SLICE_X80Y198        LUT3 (Prop_lut3_I1_O)        0.030    -0.273 r  core/mux_forward_EXE/Datao_MEM[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    core/reg_EXE_MEM/Datao_MEM_reg[31]_22[12]
    SLICE_X80Y198        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.743    -0.715    core/reg_EXE_MEM/CLK_OUT4
    SLICE_X80Y198        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[12]/C
                         clock pessimism              0.266    -0.450    
    SLICE_X80Y198        FDRE (Hold_fdre_C_D)         0.075    -0.375    core/reg_EXE_MEM/Datao_MEM_reg[12]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/B_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.146ns (38.238%)  route 0.236ns (61.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.530    -0.663    core/reg_ID_EX/CLK_OUT4
    SLICE_X82Y200        FDRE                                         r  core/reg_ID_EX/B_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y200        FDRE (Prop_fdre_C_Q)         0.118    -0.545 r  core/reg_ID_EX/B_EX_reg[3]/Q
                         net (fo=5, routed)           0.236    -0.309    core/mux_forward_EXE/B_EX[3]
    SLICE_X78Y204        LUT3 (Prop_lut3_I1_O)        0.028    -0.281 r  core/mux_forward_EXE/Datao_MEM[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    core/reg_EXE_MEM/Datao_MEM_reg[31]_22[3]
    SLICE_X78Y204        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.729    -0.729    core/reg_EXE_MEM/CLK_OUT4
    SLICE_X78Y204        FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[3]/C
                         clock pessimism              0.258    -0.472    
    SLICE_X78Y204        FDRE (Hold_fdre_C_D)         0.087    -0.385    core/reg_EXE_MEM/Datao_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/RegWrite_EX_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/RegWrite_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.543    -0.650    core/reg_ID_EX/CLK_OUT4
    SLICE_X81Y193        FDCE                                         r  core/reg_ID_EX/RegWrite_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y193        FDCE (Prop_fdce_C_Q)         0.100    -0.550 r  core/reg_ID_EX/RegWrite_EX_reg/Q
                         net (fo=1, routed)           0.055    -0.495    core/reg_EXE_MEM/RegWrite_EXE
    SLICE_X81Y193        FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.742    -0.716    core/reg_EXE_MEM/CLK_OUT4
    SLICE_X81Y193        FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/C
                         clock pessimism              0.067    -0.650    
    SLICE_X81Y193        FDCE (Hold_fdce_C_D)         0.047    -0.603    core/reg_EXE_MEM/RegWrite_MEM_reg
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/DatatoReg_MEM_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/DatatoReg_WB_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.539    -0.654    core/reg_EXE_MEM/CLK_OUT4
    SLICE_X79Y197        FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y197        FDRE (Prop_fdre_C_Q)         0.100    -0.554 r  core/reg_EXE_MEM/DatatoReg_MEM_reg/Q
                         net (fo=1, routed)           0.055    -0.499    core/reg_MEM_WB/DatatoReg_MEM
    SLICE_X79Y197        FDRE                                         r  core/reg_MEM_WB/DatatoReg_WB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.739    -0.719    core/reg_MEM_WB/CLK_OUT4
    SLICE_X79Y197        FDRE                                         r  core/reg_MEM_WB/DatatoReg_WB_reg/C
                         clock pessimism              0.066    -0.654    
    SLICE_X79Y197        FDRE (Hold_fdre_C_D)         0.044    -0.610    core/reg_MEM_WB/DatatoReg_WB_reg
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.935%)  route 0.070ns (41.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X84Y145        FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.070    -0.426    rst_count[0]
    SLICE_X84Y145        FDRE                                         r  rst_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.816    -0.642    clk_cpu
    SLICE_X84Y145        FDRE                                         r  rst_count_reg[1]/C
                         clock pessimism              0.047    -0.596    
    SLICE_X84Y145        FDRE (Hold_fdre_C_D)         0.047    -0.549    rst_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.100ns (28.638%)  route 0.249ns (71.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.532    -0.661    core/reg_EXE_MEM/CLK_OUT4
    SLICE_X88Y207        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y207        FDRE (Prop_fdre_C_Q)         0.100    -0.561 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]/Q
                         net (fo=24, routed)          0.249    -0.311    core/reg_MEM_WB/D[1]
    SLICE_X78Y206        FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.729    -0.729    core/reg_MEM_WB/CLK_OUT4
    SLICE_X78Y206        FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[1]/C
                         clock pessimism              0.258    -0.472    
    SLICE_X78Y206        FDRE (Hold_fdre_C_D)         0.037    -0.435    core/reg_MEM_WB/ALUO_WB_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/MDR_WB_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.982%)  route 0.249ns (66.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.529    -0.664    core/reg_EXE_MEM/CLK_OUT4
    SLICE_X83Y206        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y206        FDRE (Prop_fdre_C_Q)         0.100    -0.564 r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=15, routed)          0.249    -0.315    core/reg_EXE_MEM/Q[6]
    SLICE_X79Y207        LUT5 (Prop_lut5_I3_O)        0.028    -0.287 r  core/reg_EXE_MEM/MDR_WB[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    core/reg_MEM_WB/MDR_WB_reg[28]_0
    SLICE_X79Y207        FDRE                                         r  core/reg_MEM_WB/MDR_WB_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.728    -0.730    core/reg_MEM_WB/CLK_OUT4
    SLICE_X79Y207        FDRE                                         r  core/reg_MEM_WB/MDR_WB_reg[28]/C
                         clock pessimism              0.258    -0.473    
    SLICE_X79Y207        FDRE (Hold_fdre_C_D)         0.060    -0.413    core/reg_MEM_WB/MDR_WB_reg[28]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X82Y145    rst_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X82Y145    rst_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X84Y145    rst_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X83Y145    rst_count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X83Y145    rst_count_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X81Y206    core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__3/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X81Y206    core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__7/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X81Y206    core/reg_EXE_MEM/ALUO_MEM_reg[0]_rep__9/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X82Y145    rst_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X82Y145    rst_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X82Y145    rst_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X82Y145    rst_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X84Y145    rst_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X84Y145    rst_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X83Y145    rst_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X83Y145    rst_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X83Y145    rst_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X83Y145    rst_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X85Y145    rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X85Y145    rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X84Y145    rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X84Y145    rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X82Y145    rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X82Y145    rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X82Y145    rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X82Y145    rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X82Y145    rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X82Y145    rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[24]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.395ns (10.033%)  route 3.542ns (89.967%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 3.176 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.210    -2.384    vga/U12/CLK_OUT3
    SLICE_X60Y169        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.161 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          1.267    -0.894    vga/U12/PRow[0]
    SLICE_X59Y169        LUT4 (Prop_lut4_I2_O)        0.043    -0.851 r  vga/U12/G[3]_i_6/O
                         net (fo=2, routed)           0.416    -0.434    vga/U12/G[3]_i_6_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I4_O)        0.043    -0.391 f  vga/U12/G[3]_i_3/O
                         net (fo=99, routed)          0.339    -0.053    vga/U12/v_count_reg[8]_14
    SLICE_X61Y168        LUT6 (Prop_lut6_I5_O)        0.043    -0.010 f  vga/U12/code_if[31]_i_3/O
                         net (fo=5, routed)           0.529     0.519    vga/U12/code_if[31]_i_3_n_0
    SLICE_X80Y169        LUT6 (Prop_lut6_I3_O)        0.043     0.562 r  vga/U12/code_mem[31]_i_1/O
                         net (fo=36, routed)          0.991     1.553    vga/U12_n_97
    SLICE_X80Y200        FDRE                                         r  vga/code_mem_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.082     3.176    vga/CLK_OUT1
    SLICE_X80Y200        FDRE                                         r  vga/code_mem_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.345    
                         clock uncertainty           -0.201     2.143    
    SLICE_X80Y200        FDRE (Setup_fdre_C_CE)      -0.197     1.946    vga/code_mem_reg[24]
  -------------------------------------------------------------------
                         required time                          1.946    
                         arrival time                          -1.553    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[31]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.395ns (10.033%)  route 3.542ns (89.967%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 3.176 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.210    -2.384    vga/U12/CLK_OUT3
    SLICE_X60Y169        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.161 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          1.267    -0.894    vga/U12/PRow[0]
    SLICE_X59Y169        LUT4 (Prop_lut4_I2_O)        0.043    -0.851 r  vga/U12/G[3]_i_6/O
                         net (fo=2, routed)           0.416    -0.434    vga/U12/G[3]_i_6_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I4_O)        0.043    -0.391 f  vga/U12/G[3]_i_3/O
                         net (fo=99, routed)          0.339    -0.053    vga/U12/v_count_reg[8]_14
    SLICE_X61Y168        LUT6 (Prop_lut6_I5_O)        0.043    -0.010 f  vga/U12/code_if[31]_i_3/O
                         net (fo=5, routed)           0.529     0.519    vga/U12/code_if[31]_i_3_n_0
    SLICE_X80Y169        LUT6 (Prop_lut6_I3_O)        0.043     0.562 r  vga/U12/code_mem[31]_i_1/O
                         net (fo=36, routed)          0.991     1.553    vga/U12_n_97
    SLICE_X80Y200        FDRE                                         r  vga/code_mem_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.082     3.176    vga/CLK_OUT1
    SLICE_X80Y200        FDRE                                         r  vga/code_mem_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.345    
                         clock uncertainty           -0.201     2.143    
    SLICE_X80Y200        FDRE (Setup_fdre_C_CE)      -0.197     1.946    vga/code_mem_reg[31]
  -------------------------------------------------------------------
                         required time                          1.946    
                         arrival time                          -1.553    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[16]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.395ns (10.108%)  route 3.513ns (89.892%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 3.182 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.210    -2.384    vga/U12/CLK_OUT3
    SLICE_X60Y169        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.161 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          1.267    -0.894    vga/U12/PRow[0]
    SLICE_X59Y169        LUT4 (Prop_lut4_I2_O)        0.043    -0.851 r  vga/U12/G[3]_i_6/O
                         net (fo=2, routed)           0.416    -0.434    vga/U12/G[3]_i_6_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I4_O)        0.043    -0.391 f  vga/U12/G[3]_i_3/O
                         net (fo=99, routed)          0.339    -0.053    vga/U12/v_count_reg[8]_14
    SLICE_X61Y168        LUT6 (Prop_lut6_I5_O)        0.043    -0.010 f  vga/U12/code_if[31]_i_3/O
                         net (fo=5, routed)           0.529     0.519    vga/U12/code_if[31]_i_3_n_0
    SLICE_X80Y169        LUT6 (Prop_lut6_I3_O)        0.043     0.562 r  vga/U12/code_mem[31]_i_1/O
                         net (fo=36, routed)          0.961     1.523    vga/U12_n_97
    SLICE_X56Y189        FDRE                                         r  vga/code_mem_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.088     3.182    vga/CLK_OUT1
    SLICE_X56Y189        FDRE                                         r  vga/code_mem_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.351    
                         clock uncertainty           -0.201     2.149    
    SLICE_X56Y189        FDRE (Setup_fdre_C_CE)      -0.175     1.974    vga/code_mem_reg[16]
  -------------------------------------------------------------------
                         required time                          1.974    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[2]_rep__0/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.395ns (10.217%)  route 3.471ns (89.783%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 3.167 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.210    -2.384    vga/U12/CLK_OUT3
    SLICE_X60Y169        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.161 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          1.267    -0.894    vga/U12/PRow[0]
    SLICE_X59Y169        LUT4 (Prop_lut4_I2_O)        0.043    -0.851 r  vga/U12/G[3]_i_6/O
                         net (fo=2, routed)           0.416    -0.434    vga/U12/G[3]_i_6_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I4_O)        0.043    -0.391 f  vga/U12/G[3]_i_3/O
                         net (fo=99, routed)          0.339    -0.053    vga/U12/v_count_reg[8]_14
    SLICE_X61Y168        LUT6 (Prop_lut6_I5_O)        0.043    -0.010 f  vga/U12/code_if[31]_i_3/O
                         net (fo=5, routed)           0.530     0.520    vga/U12/code_if[31]_i_3_n_0
    SLICE_X80Y169        LUT6 (Prop_lut6_I3_O)        0.043     0.563 r  vga/U12/code_exe[31]_i_1/O
                         net (fo=36, routed)          0.919     1.482    vga/U12_n_95
    SLICE_X72Y200        FDRE                                         r  vga/code_exe_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.073     3.167    vga/CLK_OUT1
    SLICE_X72Y200        FDRE                                         r  vga/code_exe_reg[2]_rep__0/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.336    
                         clock uncertainty           -0.201     2.134    
    SLICE_X72Y200        FDRE (Setup_fdre_C_CE)      -0.197     1.937    vga/code_exe_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          1.937    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.395ns (10.204%)  route 3.476ns (89.796%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 3.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.210    -2.384    vga/U12/CLK_OUT3
    SLICE_X60Y169        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.161 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          1.267    -0.894    vga/U12/PRow[0]
    SLICE_X59Y169        LUT4 (Prop_lut4_I2_O)        0.043    -0.851 r  vga/U12/G[3]_i_6/O
                         net (fo=2, routed)           0.416    -0.434    vga/U12/G[3]_i_6_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I4_O)        0.043    -0.391 f  vga/U12/G[3]_i_3/O
                         net (fo=99, routed)          0.339    -0.053    vga/U12/v_count_reg[8]_14
    SLICE_X61Y168        LUT6 (Prop_lut6_I5_O)        0.043    -0.010 f  vga/U12/code_if[31]_i_3/O
                         net (fo=5, routed)           0.529     0.519    vga/U12/code_if[31]_i_3_n_0
    SLICE_X80Y169        LUT6 (Prop_lut6_I3_O)        0.043     0.562 r  vga/U12/code_mem[31]_i_1/O
                         net (fo=36, routed)          0.925     1.487    vga/U12_n_97
    SLICE_X79Y195        FDRE                                         r  vga/code_mem_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.086     3.180    vga/CLK_OUT1
    SLICE_X79Y195        FDRE                                         r  vga/code_mem_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.349    
                         clock uncertainty           -0.201     2.147    
    SLICE_X79Y195        FDRE (Setup_fdre_C_CE)      -0.197     1.950    vga/code_mem_reg[2]
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[2]_rep/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.395ns (10.204%)  route 3.476ns (89.796%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 3.180 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.210    -2.384    vga/U12/CLK_OUT3
    SLICE_X60Y169        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.161 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          1.267    -0.894    vga/U12/PRow[0]
    SLICE_X59Y169        LUT4 (Prop_lut4_I2_O)        0.043    -0.851 r  vga/U12/G[3]_i_6/O
                         net (fo=2, routed)           0.416    -0.434    vga/U12/G[3]_i_6_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I4_O)        0.043    -0.391 f  vga/U12/G[3]_i_3/O
                         net (fo=99, routed)          0.339    -0.053    vga/U12/v_count_reg[8]_14
    SLICE_X61Y168        LUT6 (Prop_lut6_I5_O)        0.043    -0.010 f  vga/U12/code_if[31]_i_3/O
                         net (fo=5, routed)           0.529     0.519    vga/U12/code_if[31]_i_3_n_0
    SLICE_X80Y169        LUT6 (Prop_lut6_I3_O)        0.043     0.562 r  vga/U12/code_mem[31]_i_1/O
                         net (fo=36, routed)          0.925     1.487    vga/U12_n_97
    SLICE_X79Y195        FDRE                                         r  vga/code_mem_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.086     3.180    vga/CLK_OUT1
    SLICE_X79Y195        FDRE                                         r  vga/code_mem_reg[2]_rep/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.349    
                         clock uncertainty           -0.201     2.147    
    SLICE_X79Y195        FDRE (Setup_fdre_C_CE)      -0.197     1.950    vga/code_mem_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          1.950    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[16]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.395ns (10.292%)  route 3.443ns (89.708%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 3.182 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.210    -2.384    vga/U12/CLK_OUT3
    SLICE_X60Y169        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.161 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          1.267    -0.894    vga/U12/PRow[0]
    SLICE_X59Y169        LUT4 (Prop_lut4_I2_O)        0.043    -0.851 r  vga/U12/G[3]_i_6/O
                         net (fo=2, routed)           0.416    -0.434    vga/U12/G[3]_i_6_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I4_O)        0.043    -0.391 f  vga/U12/G[3]_i_3/O
                         net (fo=99, routed)          0.339    -0.053    vga/U12/v_count_reg[8]_14
    SLICE_X61Y168        LUT6 (Prop_lut6_I5_O)        0.043    -0.010 f  vga/U12/code_if[31]_i_3/O
                         net (fo=5, routed)           0.530     0.520    vga/U12/code_if[31]_i_3_n_0
    SLICE_X80Y169        LUT6 (Prop_lut6_I3_O)        0.043     0.563 r  vga/U12/code_exe[31]_i_1/O
                         net (fo=36, routed)          0.890     1.454    vga/U12_n_95
    SLICE_X57Y189        FDRE                                         r  vga/code_exe_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.088     3.182    vga/CLK_OUT1
    SLICE_X57Y189        FDRE                                         r  vga/code_exe_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.351    
                         clock uncertainty           -0.201     2.149    
    SLICE_X57Y189        FDRE (Setup_fdre_C_CE)      -0.197     1.952    vga/code_exe_reg[16]
  -------------------------------------------------------------------
                         required time                          1.952    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[17]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.395ns (10.351%)  route 3.421ns (89.649%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 3.179 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.210    -2.384    vga/U12/CLK_OUT3
    SLICE_X60Y169        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.161 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          1.267    -0.894    vga/U12/PRow[0]
    SLICE_X59Y169        LUT4 (Prop_lut4_I2_O)        0.043    -0.851 r  vga/U12/G[3]_i_6/O
                         net (fo=2, routed)           0.416    -0.434    vga/U12/G[3]_i_6_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I4_O)        0.043    -0.391 f  vga/U12/G[3]_i_3/O
                         net (fo=99, routed)          0.339    -0.053    vga/U12/v_count_reg[8]_14
    SLICE_X61Y168        LUT6 (Prop_lut6_I5_O)        0.043    -0.010 f  vga/U12/code_if[31]_i_3/O
                         net (fo=5, routed)           0.529     0.519    vga/U12/code_if[31]_i_3_n_0
    SLICE_X80Y169        LUT6 (Prop_lut6_I3_O)        0.043     0.562 r  vga/U12/code_mem[31]_i_1/O
                         net (fo=36, routed)          0.869     1.432    vga/U12_n_97
    SLICE_X60Y184        FDRE                                         r  vga/code_mem_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.085     3.179    vga/CLK_OUT1
    SLICE_X60Y184        FDRE                                         r  vga/code_mem_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.348    
                         clock uncertainty           -0.201     2.146    
    SLICE_X60Y184        FDRE (Setup_fdre_C_CE)      -0.197     1.949    vga/code_mem_reg[17]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -1.432    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.395ns (10.470%)  route 3.378ns (89.530%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 3.178 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.210    -2.384    vga/U12/CLK_OUT3
    SLICE_X60Y169        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.161 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          1.267    -0.894    vga/U12/PRow[0]
    SLICE_X59Y169        LUT4 (Prop_lut4_I2_O)        0.043    -0.851 r  vga/U12/G[3]_i_6/O
                         net (fo=2, routed)           0.416    -0.434    vga/U12/G[3]_i_6_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I4_O)        0.043    -0.391 f  vga/U12/G[3]_i_3/O
                         net (fo=99, routed)          0.339    -0.053    vga/U12/v_count_reg[8]_14
    SLICE_X61Y168        LUT6 (Prop_lut6_I5_O)        0.043    -0.010 f  vga/U12/code_if[31]_i_3/O
                         net (fo=5, routed)           0.529     0.519    vga/U12/code_if[31]_i_3_n_0
    SLICE_X80Y169        LUT6 (Prop_lut6_I3_O)        0.043     0.562 r  vga/U12/code_mem[31]_i_1/O
                         net (fo=36, routed)          0.826     1.389    vga/U12_n_97
    SLICE_X63Y184        FDRE                                         r  vga/code_mem_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.084     3.178    vga/CLK_OUT1
    SLICE_X63Y184        FDRE                                         r  vga/code_mem_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.347    
                         clock uncertainty           -0.201     2.145    
    SLICE_X63Y184        FDRE (Setup_fdre_C_CE)      -0.197     1.948    vga/code_mem_reg[3]
  -------------------------------------------------------------------
                         required time                          1.948    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[19]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.395ns (10.507%)  route 3.364ns (89.493%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 3.176 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.210    -2.384    vga/U12/CLK_OUT3
    SLICE_X60Y169        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y169        FDRE (Prop_fdre_C_Q)         0.223    -2.161 r  vga/U12/v_count_reg[0]/Q
                         net (fo=21, routed)          1.267    -0.894    vga/U12/PRow[0]
    SLICE_X59Y169        LUT4 (Prop_lut4_I2_O)        0.043    -0.851 r  vga/U12/G[3]_i_6/O
                         net (fo=2, routed)           0.416    -0.434    vga/U12/G[3]_i_6_n_0
    SLICE_X61Y166        LUT6 (Prop_lut6_I4_O)        0.043    -0.391 f  vga/U12/G[3]_i_3/O
                         net (fo=99, routed)          0.339    -0.053    vga/U12/v_count_reg[8]_14
    SLICE_X61Y168        LUT6 (Prop_lut6_I5_O)        0.043    -0.010 f  vga/U12/code_if[31]_i_3/O
                         net (fo=5, routed)           0.692     0.682    vga/U12/code_if[31]_i_3_n_0
    SLICE_X80Y177        LUT6 (Prop_lut6_I3_O)        0.043     0.725 r  vga/U12/code_id[31]_i_1/O
                         net (fo=36, routed)          0.650     1.375    vga/U12_n_100
    SLICE_X60Y181        FDRE                                         r  vga/code_id_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.082     3.176    vga/CLK_OUT1
    SLICE_X60Y181        FDRE                                         r  vga/code_id_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.345    
                         clock uncertainty           -0.201     2.143    
    SLICE_X60Y181        FDRE (Setup_fdre_C_CE)      -0.197     1.946    vga/code_id_reg[19]
  -------------------------------------------------------------------
                         required time                          1.946    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  0.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.128ns (17.735%)  route 0.594ns (82.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X65Y167        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDRE (Prop_fdre_C_Q)         0.100    -0.557 f  vga/U12/h_count_reg[2]/Q
                         net (fo=45, routed)          0.256    -0.301    vga/U12/h_count_reg_n_0_[2]
    SLICE_X64Y169        LUT5 (Prop_lut5_I2_O)        0.028    -0.273 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.338     0.065    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.339    -0.389    
                         clock uncertainty            0.201    -0.187    
    SLICE_X70Y168        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041    -0.146    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.128ns (17.735%)  route 0.594ns (82.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X65Y167        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDRE (Prop_fdre_C_Q)         0.100    -0.557 f  vga/U12/h_count_reg[2]/Q
                         net (fo=45, routed)          0.256    -0.301    vga/U12/h_count_reg_n_0_[2]
    SLICE_X64Y169        LUT5 (Prop_lut5_I2_O)        0.028    -0.273 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.338     0.065    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.339    -0.389    
                         clock uncertainty            0.201    -0.187    
    SLICE_X70Y168        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041    -0.146    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.128ns (17.735%)  route 0.594ns (82.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X65Y167        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDRE (Prop_fdre_C_Q)         0.100    -0.557 f  vga/U12/h_count_reg[2]/Q
                         net (fo=45, routed)          0.256    -0.301    vga/U12/h_count_reg_n_0_[2]
    SLICE_X64Y169        LUT5 (Prop_lut5_I2_O)        0.028    -0.273 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.338     0.065    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.339    -0.389    
                         clock uncertainty            0.201    -0.187    
    SLICE_X70Y168        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041    -0.146    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.128ns (17.735%)  route 0.594ns (82.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X65Y167        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDRE (Prop_fdre_C_Q)         0.100    -0.557 f  vga/U12/h_count_reg[2]/Q
                         net (fo=45, routed)          0.256    -0.301    vga/U12/h_count_reg_n_0_[2]
    SLICE_X64Y169        LUT5 (Prop_lut5_I2_O)        0.028    -0.273 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.338     0.065    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.339    -0.389    
                         clock uncertainty            0.201    -0.187    
    SLICE_X70Y168        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041    -0.146    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.128ns (17.735%)  route 0.594ns (82.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X65Y167        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDRE (Prop_fdre_C_Q)         0.100    -0.557 f  vga/U12/h_count_reg[2]/Q
                         net (fo=45, routed)          0.256    -0.301    vga/U12/h_count_reg_n_0_[2]
    SLICE_X64Y169        LUT5 (Prop_lut5_I2_O)        0.028    -0.273 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.338     0.065    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    -0.389    
                         clock uncertainty            0.201    -0.187    
    SLICE_X70Y168        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041    -0.146    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.128ns (17.735%)  route 0.594ns (82.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X65Y167        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDRE (Prop_fdre_C_Q)         0.100    -0.557 f  vga/U12/h_count_reg[2]/Q
                         net (fo=45, routed)          0.256    -0.301    vga/U12/h_count_reg_n_0_[2]
    SLICE_X64Y169        LUT5 (Prop_lut5_I2_O)        0.028    -0.273 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.338     0.065    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.339    -0.389    
                         clock uncertainty            0.201    -0.187    
    SLICE_X70Y168        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041    -0.146    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.128ns (17.735%)  route 0.594ns (82.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X65Y167        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDRE (Prop_fdre_C_Q)         0.100    -0.557 f  vga/U12/h_count_reg[2]/Q
                         net (fo=45, routed)          0.256    -0.301    vga/U12/h_count_reg_n_0_[2]
    SLICE_X64Y169        LUT5 (Prop_lut5_I2_O)        0.028    -0.273 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.338     0.065    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X70Y168        RAMS32                                       r  vga/data_buf_reg_0_3_24_29/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y168        RAMS32                                       r  vga/data_buf_reg_0_3_24_29/RAMD/CLK
                         clock pessimism              0.339    -0.389    
                         clock uncertainty            0.201    -0.187    
    SLICE_X70Y168        RAMS32 (Hold_rams32_CLK_WE)
                                                      0.041    -0.146    vga/data_buf_reg_0_3_24_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.128ns (17.735%)  route 0.594ns (82.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X65Y167        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDRE (Prop_fdre_C_Q)         0.100    -0.557 f  vga/U12/h_count_reg[2]/Q
                         net (fo=45, routed)          0.256    -0.301    vga/U12/h_count_reg_n_0_[2]
    SLICE_X64Y169        LUT5 (Prop_lut5_I2_O)        0.028    -0.273 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.338     0.065    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X70Y168        RAMS32                                       r  vga/data_buf_reg_0_3_24_29/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y168        RAMS32                                       r  vga/data_buf_reg_0_3_24_29/RAMD_D1/CLK
                         clock pessimism              0.339    -0.389    
                         clock uncertainty            0.201    -0.187    
    SLICE_X70Y168        RAMS32 (Hold_rams32_CLK_WE)
                                                      0.041    -0.146    vga/data_buf_reg_0_3_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.156ns (20.958%)  route 0.588ns (79.042%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X60Y168        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y168        FDRE (Prop_fdre_C_Q)         0.100    -0.557 r  vga/U12/v_count_reg[4]/Q
                         net (fo=14, routed)          0.209    -0.348    vga/U12/PRow[4]
    SLICE_X59Y168        LUT6 (Prop_lut6_I0_O)        0.028    -0.320 f  vga/U12/strdata[4]_i_2/O
                         net (fo=1, routed)           0.380     0.060    vga/U12/strdata[4]_i_2_n_0
    SLICE_X72Y181        LUT6 (Prop_lut6_I3_O)        0.028     0.088 r  vga/U12/strdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.088    vga/U12_n_49
    SLICE_X72Y181        FDRE                                         r  vga/strdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/CLK_OUT1
    SLICE_X72Y181        FDRE                                         r  vga/strdata_reg[4]/C
                         clock pessimism              0.339    -0.389    
                         clock uncertainty            0.201    -0.187    
    SLICE_X72Y181        FDRE (Hold_fdre_C_D)         0.060    -0.127    vga/strdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.128ns (17.584%)  route 0.600ns (82.416%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.536    -0.657    vga/U12/CLK_OUT3
    SLICE_X65Y167        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y167        FDRE (Prop_fdre_C_Q)         0.100    -0.557 f  vga/U12/h_count_reg[2]/Q
                         net (fo=45, routed)          0.256    -0.301    vga/U12/h_count_reg_n_0_[2]
    SLICE_X64Y169        LUT5 (Prop_lut5_I2_O)        0.028    -0.273 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.344     0.071    vga/data_buf_reg_0_3_30_31/WE
    SLICE_X74Y169        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    -0.729    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X74Y169        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/CLK
                         clock pessimism              0.339    -0.391    
                         clock uncertainty            0.201    -0.189    
    SLICE_X74Y169        RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041    -0.148    vga/data_buf_reg_0_3_30_31/DP
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 core/register/register_reg[7][20]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.802ns  (logic 0.599ns (21.380%)  route 2.203ns (78.620%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 53.186 - 55.000 ) 
    Source Clock Delay      (SCD):    -2.382ns = ( 47.618 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.212    47.618    core/register/CLK_OUT4
    SLICE_X66Y201        FDCE                                         r  core/register/register_reg[7][20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y201        FDCE (Prop_fdce_C_Q)         0.263    47.881 r  core/register/register_reg[7][20]/Q
                         net (fo=3, routed)           0.640    48.521    core/register/register_reg[7]_134[20]
    SLICE_X67Y197        LUT6 (Prop_lut6_I0_O)        0.043    48.564 r  core/register/code_if[20]_i_12/O
                         net (fo=1, routed)           0.000    48.564    core/register/code_if[20]_i_12_n_0
    SLICE_X67Y197        MUXF7 (Prop_muxf7_I1_O)      0.122    48.686 r  core/register/code_if_reg[20]_i_5/O
                         net (fo=1, routed)           0.000    48.686    core/register/code_if_reg[20]_i_5_n_0
    SLICE_X67Y197        MUXF8 (Prop_muxf8_I0_O)      0.045    48.731 r  core/register/code_if_reg[20]_i_2/O
                         net (fo=1, routed)           0.617    49.348    vga/U12/code_mem_reg[20]
    SLICE_X64Y183        LUT6 (Prop_lut6_I2_O)        0.126    49.474 r  vga/U12/code_if[20]_i_1/O
                         net (fo=6, routed)           0.946    50.420    vga/debug_data[20]
    SLICE_X87Y167        FDRE                                         r  vga/code_exe_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.092    53.186    vga/CLK_OUT1
    SLICE_X87Y167        FDRE                                         r  vga/code_exe_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.355    
                         clock uncertainty           -0.215    52.140    
    SLICE_X87Y167        FDRE (Setup_fdre_C_D)       -0.018    52.122    vga/code_exe_reg[20]
  -------------------------------------------------------------------
                         required time                         52.122    
                         arrival time                         -50.420    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 core/register/register_reg[31][23]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.788ns  (logic 0.532ns (19.084%)  route 2.256ns (80.917%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.810ns = ( 53.190 - 55.000 ) 
    Source Clock Delay      (SCD):    -2.373ns = ( 47.627 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.221    47.627    core/register/CLK_OUT4
    SLICE_X62Y196        FDCE                                         r  core/register/register_reg[31][23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y196        FDCE (Prop_fdce_C_Q)         0.263    47.890 r  core/register/register_reg[31][23]/Q
                         net (fo=3, routed)           0.621    48.511    core/register/register_reg[31]_158[23]
    SLICE_X62Y196        LUT6 (Prop_lut6_I0_O)        0.043    48.554 r  core/register/code_if[23]_i_10/O
                         net (fo=1, routed)           0.000    48.554    core/register/code_if[23]_i_10_n_0
    SLICE_X62Y196        MUXF7 (Prop_muxf7_I1_O)      0.103    48.657 r  core/register/code_if_reg[23]_i_4/O
                         net (fo=1, routed)           0.726    49.383    vga/U12/code_mem_reg[23]_1
    SLICE_X61Y183        LUT6 (Prop_lut6_I5_O)        0.123    49.506 r  vga/U12/code_if[23]_i_1/O
                         net (fo=6, routed)           0.909    50.415    vga/debug_data[23]
    SLICE_X80Y159        FDRE                                         r  vga/code_mem_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.096    53.190    vga/CLK_OUT1
    SLICE_X80Y159        FDRE                                         r  vga/code_mem_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.359    
                         clock uncertainty           -0.215    52.144    
    SLICE_X80Y159        FDRE (Setup_fdre_C_D)       -0.018    52.126    vga/code_mem_reg[23]
  -------------------------------------------------------------------
                         required time                         52.126    
                         arrival time                         -50.415    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 core/register/register_reg[14][8]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.751ns  (logic 0.548ns (19.922%)  route 2.203ns (80.078%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 53.192 - 55.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 47.624 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.218    47.624    core/register/CLK_OUT4
    SLICE_X59Y187        FDCE                                         r  core/register/register_reg[14][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y187        FDCE (Prop_fdce_C_Q)         0.228    47.852 r  core/register/register_reg[14][8]/Q
                         net (fo=3, routed)           0.566    48.418    core/register/register_reg[14]_141[8]
    SLICE_X60Y187        LUT6 (Prop_lut6_I1_O)        0.043    48.461 r  core/register/code_if[8]_i_14/O
                         net (fo=1, routed)           0.000    48.461    core/register/code_if[8]_i_14_n_0
    SLICE_X60Y187        MUXF7 (Prop_muxf7_I1_O)      0.108    48.569 r  core/register/code_if_reg[8]_i_6/O
                         net (fo=1, routed)           0.000    48.569    core/register/code_if_reg[8]_i_6_n_0
    SLICE_X60Y187        MUXF8 (Prop_muxf8_I1_O)      0.043    48.612 r  core/register/code_if_reg[8]_i_2/O
                         net (fo=1, routed)           0.442    49.054    vga/U12/code_mem_reg[8]
    SLICE_X62Y187        LUT6 (Prop_lut6_I2_O)        0.126    49.180 r  vga/U12/code_if[8]_i_1/O
                         net (fo=6, routed)           1.194    50.375    vga/debug_data[8]
    SLICE_X85Y159        FDRE                                         r  vga/code_mem_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.098    53.192    vga/CLK_OUT1
    SLICE_X85Y159        FDRE                                         r  vga/code_mem_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.361    
                         clock uncertainty           -0.215    52.146    
    SLICE_X85Y159        FDRE (Setup_fdre_C_D)       -0.027    52.119    vga/code_mem_reg[8]
  -------------------------------------------------------------------
                         required time                         52.119    
                         arrival time                         -50.375    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 core/register/register_reg[22][1]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.759ns  (logic 0.503ns (18.234%)  route 2.256ns (81.766%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 53.194 - 55.000 ) 
    Source Clock Delay      (SCD):    -2.378ns = ( 47.622 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.216    47.622    core/register/CLK_OUT4
    SLICE_X76Y189        FDCE                                         r  core/register/register_reg[22][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y189        FDCE (Prop_fdce_C_Q)         0.228    47.850 r  core/register/register_reg[22][1]/Q
                         net (fo=3, routed)           0.743    48.592    core/register/register_reg[22]_149[1]
    SLICE_X71Y189        LUT6 (Prop_lut6_I1_O)        0.043    48.635 r  core/register/code_if[1]_i_8/O
                         net (fo=1, routed)           0.000    48.635    core/register/code_if[1]_i_8_n_0
    SLICE_X71Y189        MUXF7 (Prop_muxf7_I1_O)      0.108    48.743 r  core/register/code_if_reg[1]_i_3/O
                         net (fo=1, routed)           0.350    49.093    vga/U12/code_mem_reg[1]_0
    SLICE_X71Y188        LUT6 (Prop_lut6_I3_O)        0.124    49.217 r  vga/U12/code_if[1]_i_1/O
                         net (fo=6, routed)           1.163    50.380    vga/debug_data[1]
    SLICE_X89Y158        FDRE                                         r  vga/code_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.100    53.194    vga/CLK_OUT1
    SLICE_X89Y158        FDRE                                         r  vga/code_mem_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.363    
                         clock uncertainty           -0.215    52.148    
    SLICE_X89Y158        FDRE (Setup_fdre_C_D)       -0.018    52.130    vga/code_mem_reg[1]
  -------------------------------------------------------------------
                         required time                         52.130    
                         arrival time                         -50.380    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 core/register/register_reg[13][31]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.729ns  (logic 0.606ns (22.208%)  route 2.123ns (77.792%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 53.183 - 55.000 ) 
    Source Clock Delay      (SCD):    -2.373ns = ( 47.627 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.221    47.627    core/register/CLK_OUT4
    SLICE_X68Y199        FDCE                                         r  core/register/register_reg[13][31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y199        FDCE (Prop_fdce_C_Q)         0.209    47.836 r  core/register/register_reg[13][31]/Q
                         net (fo=3, routed)           0.631    48.467    core/register/register_reg[13]_140[31]
    SLICE_X62Y201        LUT6 (Prop_lut6_I3_O)        0.126    48.593 r  core/register/code_if[31]_i_16/O
                         net (fo=1, routed)           0.000    48.593    core/register/code_if[31]_i_16_n_0
    SLICE_X62Y201        MUXF7 (Prop_muxf7_I1_O)      0.103    48.696 r  core/register/code_if_reg[31]_i_8/O
                         net (fo=1, routed)           0.000    48.696    core/register/code_if_reg[31]_i_8_n_0
    SLICE_X62Y201        MUXF8 (Prop_muxf8_I1_O)      0.043    48.739 r  core/register/code_if_reg[31]_i_4/O
                         net (fo=1, routed)           0.585    49.324    vga/U12/code_mem_reg[31]
    SLICE_X61Y193        LUT6 (Prop_lut6_I2_O)        0.125    49.449 r  vga/U12/code_if[31]_i_2/O
                         net (fo=6, routed)           0.907    50.356    vga/debug_data[31]
    SLICE_X80Y168        FDRE                                         r  vga/code_exe_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.089    53.183    vga/CLK_OUT1
    SLICE_X80Y168        FDRE                                         r  vga/code_exe_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.352    
                         clock uncertainty           -0.215    52.137    
    SLICE_X80Y168        FDRE (Setup_fdre_C_D)       -0.015    52.122    vga/code_exe_reg[31]
  -------------------------------------------------------------------
                         required time                         52.122    
                         arrival time                         -50.356    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 core/register/register_reg[18][6]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[6]_rep/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.733ns  (logic 0.559ns (20.451%)  route 2.174ns (79.549%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 53.191 - 55.000 ) 
    Source Clock Delay      (SCD):    -2.376ns = ( 47.624 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.218    47.624    core/register/CLK_OUT4
    SLICE_X65Y189        FDCE                                         r  core/register/register_reg[18][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y189        FDCE (Prop_fdce_C_Q)         0.209    47.833 r  core/register/register_reg[18][6]/Q
                         net (fo=3, routed)           0.637    48.470    core/register/register_reg[18]_145[6]
    SLICE_X70Y187        LUT6 (Prop_lut6_I1_O)        0.126    48.596 r  core/register/code_if[6]_i_7/O
                         net (fo=1, routed)           0.000    48.596    core/register/code_if[6]_i_7_n_0
    SLICE_X70Y187        MUXF7 (Prop_muxf7_I0_O)      0.101    48.697 r  core/register/code_if_reg[6]_i_3/O
                         net (fo=1, routed)           0.447    49.144    vga/U12/code_wb_reg[6]_rep__0_0
    SLICE_X71Y185        LUT6 (Prop_lut6_I3_O)        0.123    49.267 r  vga/U12/code_if[6]_i_1/O
                         net (fo=16, routed)          1.091    50.357    vga/debug_data[6]
    SLICE_X83Y157        FDRE                                         r  vga/code_mem_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.097    53.191    vga/CLK_OUT1
    SLICE_X83Y157        FDRE                                         r  vga/code_mem_reg[6]_rep/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.360    
                         clock uncertainty           -0.215    52.145    
    SLICE_X83Y157        FDRE (Setup_fdre_C_D)       -0.018    52.127    vga/code_mem_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         52.127    
                         arrival time                         -50.357    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 core/register/register_reg[19][24]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.726ns  (logic 0.543ns (19.921%)  route 2.183ns (80.079%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 53.176 - 55.000 ) 
    Source Clock Delay      (SCD):    -2.383ns = ( 47.617 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.211    47.617    core/register/CLK_OUT4
    SLICE_X70Y200        FDCE                                         r  core/register/register_reg[19][24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y200        FDCE (Prop_fdce_C_Q)         0.263    47.880 r  core/register/register_reg[19][24]/Q
                         net (fo=3, routed)           0.676    48.556    core/register/register_reg[19]_146[24]
    SLICE_X74Y203        LUT6 (Prop_lut6_I0_O)        0.043    48.599 r  core/register/code_if[24]_i_7/O
                         net (fo=1, routed)           0.000    48.599    core/register/code_if[24]_i_7_n_0
    SLICE_X74Y203        MUXF7 (Prop_muxf7_I0_O)      0.115    48.714 r  core/register/code_if_reg[24]_i_3/O
                         net (fo=1, routed)           0.754    49.468    vga/U12/code_mem_reg[24]_0
    SLICE_X68Y184        LUT6 (Prop_lut6_I3_O)        0.122    49.590 r  vga/U12/code_if[24]_i_1/O
                         net (fo=6, routed)           0.752    50.343    vga/debug_data[24]
    SLICE_X80Y200        FDRE                                         r  vga/code_mem_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.082    53.176    vga/CLK_OUT1
    SLICE_X80Y200        FDRE                                         r  vga/code_mem_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.345    
                         clock uncertainty           -0.215    52.130    
    SLICE_X80Y200        FDRE (Setup_fdre_C_D)       -0.015    52.115    vga/code_mem_reg[24]
  -------------------------------------------------------------------
                         required time                         52.115    
                         arrival time                         -50.343    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 core/register/register_reg[19][22]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.719ns  (logic 0.513ns (18.867%)  route 2.206ns (81.133%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 53.194 - 55.000 ) 
    Source Clock Delay      (SCD):    -2.373ns = ( 47.627 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.221    47.627    core/register/CLK_OUT4
    SLICE_X64Y194        FDCE                                         r  core/register/register_reg[19][22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y194        FDCE (Prop_fdce_C_Q)         0.228    47.855 r  core/register/register_reg[19][22]/Q
                         net (fo=3, routed)           0.547    48.402    core/register/register_reg[19]_146[22]
    SLICE_X65Y190        LUT6 (Prop_lut6_I0_O)        0.043    48.445 r  core/register/code_if[22]_i_7/O
                         net (fo=1, routed)           0.000    48.445    core/register/code_if[22]_i_7_n_0
    SLICE_X65Y190        MUXF7 (Prop_muxf7_I0_O)      0.120    48.565 r  core/register/code_if_reg[22]_i_3/O
                         net (fo=1, routed)           0.434    49.000    vga/U12/code_mem_reg[22]_0
    SLICE_X65Y187        LUT6 (Prop_lut6_I3_O)        0.122    49.122 r  vga/U12/code_if[22]_i_1/O
                         net (fo=6, routed)           1.224    50.346    vga/debug_data[22]
    SLICE_X88Y159        FDRE                                         r  vga/code_mem_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.100    53.194    vga/CLK_OUT1
    SLICE_X88Y159        FDRE                                         r  vga/code_mem_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.363    
                         clock uncertainty           -0.215    52.148    
    SLICE_X88Y159        FDRE (Setup_fdre_C_D)       -0.027    52.121    vga/code_mem_reg[22]
  -------------------------------------------------------------------
                         required time                         52.121    
                         arrival time                         -50.346    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 core/register/register_reg[7][20]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.720ns  (logic 0.599ns (22.025%)  route 2.121ns (77.975%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 53.194 - 55.000 ) 
    Source Clock Delay      (SCD):    -2.382ns = ( 47.618 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.212    47.618    core/register/CLK_OUT4
    SLICE_X66Y201        FDCE                                         r  core/register/register_reg[7][20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y201        FDCE (Prop_fdce_C_Q)         0.263    47.881 r  core/register/register_reg[7][20]/Q
                         net (fo=3, routed)           0.640    48.521    core/register/register_reg[7]_134[20]
    SLICE_X67Y197        LUT6 (Prop_lut6_I0_O)        0.043    48.564 r  core/register/code_if[20]_i_12/O
                         net (fo=1, routed)           0.000    48.564    core/register/code_if[20]_i_12_n_0
    SLICE_X67Y197        MUXF7 (Prop_muxf7_I1_O)      0.122    48.686 r  core/register/code_if_reg[20]_i_5/O
                         net (fo=1, routed)           0.000    48.686    core/register/code_if_reg[20]_i_5_n_0
    SLICE_X67Y197        MUXF8 (Prop_muxf8_I0_O)      0.045    48.731 r  core/register/code_if_reg[20]_i_2/O
                         net (fo=1, routed)           0.617    49.348    vga/U12/code_mem_reg[20]
    SLICE_X64Y183        LUT6 (Prop_lut6_I2_O)        0.126    49.474 r  vga/U12/code_if[20]_i_1/O
                         net (fo=6, routed)           0.864    50.337    vga/debug_data[20]
    SLICE_X88Y158        FDRE                                         r  vga/code_mem_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.100    53.194    vga/CLK_OUT1
    SLICE_X88Y158        FDRE                                         r  vga/code_mem_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.363    
                         clock uncertainty           -0.215    52.148    
    SLICE_X88Y158        FDRE (Setup_fdre_C_D)       -0.027    52.121    vga/code_mem_reg[20]
  -------------------------------------------------------------------
                         required time                         52.121    
                         arrival time                         -50.337    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 core/register/register_reg[10][0]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        2.722ns  (logic 0.547ns (20.096%)  route 2.175ns (79.904%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 53.194 - 55.000 ) 
    Source Clock Delay      (SCD):    -2.377ns = ( 47.623 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.217    47.623    core/register/CLK_OUT4
    SLICE_X77Y191        FDCE                                         r  core/register/register_reg[10][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y191        FDCE (Prop_fdce_C_Q)         0.228    47.851 r  core/register/register_reg[10][0]/Q
                         net (fo=3, routed)           0.721    48.572    core/register/register_reg[10]_137[0]
    SLICE_X80Y187        LUT6 (Prop_lut6_I1_O)        0.043    48.615 r  core/register/code_if[0]_i_13/O
                         net (fo=1, routed)           0.000    48.615    core/register/code_if[0]_i_13_n_0
    SLICE_X80Y187        MUXF7 (Prop_muxf7_I0_O)      0.107    48.722 r  core/register/code_if_reg[0]_i_6/O
                         net (fo=1, routed)           0.000    48.722    core/register/code_if_reg[0]_i_6_n_0
    SLICE_X80Y187        MUXF8 (Prop_muxf8_I1_O)      0.043    48.765 r  core/register/code_if_reg[0]_i_2/O
                         net (fo=1, routed)           0.361    49.126    vga/U12/code_mem_reg[0]
    SLICE_X72Y187        LUT6 (Prop_lut6_I2_O)        0.126    49.252 r  vga/U12/code_if[0]_i_1/O
                         net (fo=6, routed)           1.093    50.345    vga/debug_data[0]
    SLICE_X89Y159        FDRE                                         r  vga/code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.100    53.194    vga/CLK_OUT1
    SLICE_X89Y159        FDRE                                         r  vga/code_mem_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.363    
                         clock uncertainty           -0.215    52.148    
    SLICE_X89Y159        FDRE (Setup_fdre_C_D)       -0.018    52.130    vga/code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                         52.130    
                         arrival time                         -50.345    
  -------------------------------------------------------------------
                         slack                                  1.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 core/register/register_reg[28][6]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.156ns  (logic 0.282ns (24.386%)  route 0.874ns (75.614%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 49.271 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 49.346 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.539    49.346    core/register/CLK_OUT4
    SLICE_X68Y188        FDCE                                         r  core/register/register_reg[28][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y188        FDCE (Prop_fdce_C_Q)         0.107    49.453 r  core/register/register_reg[28][6]/Q
                         net (fo=3, routed)           0.158    49.612    core/register/register_reg[28]_155[6]
    SLICE_X71Y186        LUT6 (Prop_lut6_I5_O)        0.028    49.640 r  core/register/code_if[6]_i_10/O
                         net (fo=1, routed)           0.000    49.640    core/register/code_if[6]_i_10_n_0
    SLICE_X71Y186        MUXF7 (Prop_muxf7_I1_O)      0.051    49.691 r  core/register/code_if_reg[6]_i_4/O
                         net (fo=1, routed)           0.168    49.859    vga/U12/code_wb_reg[6]_rep__0_1
    SLICE_X71Y185        LUT6 (Prop_lut6_I5_O)        0.068    49.927 r  vga/U12/code_if[6]_i_1/O
                         net (fo=16, routed)          0.304    50.231    vga/U12/D[6]
    SLICE_X71Y171        LUT2 (Prop_lut2_I1_O)        0.028    50.259 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.243    50.503    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X70Y170        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    49.271    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X70Y170        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.339    49.609    
                         clock uncertainty            0.215    49.824    
    SLICE_X70Y170        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    49.955    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                        -49.955    
                         arrival time                          50.503    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 core/register/register_reg[21][28]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.167ns  (logic 0.284ns (24.345%)  route 0.883ns (75.655%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 49.273 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 49.347 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.540    49.347    core/register/CLK_OUT4
    SLICE_X67Y191        FDCE                                         r  core/register/register_reg[21][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y191        FDCE (Prop_fdce_C_Q)         0.107    49.454 r  core/register/register_reg[21][28]/Q
                         net (fo=3, routed)           0.074    49.528    core/register/register_reg[21]_148[28]
    SLICE_X66Y191        LUT6 (Prop_lut6_I3_O)        0.028    49.556 r  core/register/code_if[28]_i_8/O
                         net (fo=1, routed)           0.000    49.556    core/register/code_if[28]_i_8_n_0
    SLICE_X66Y191        MUXF7 (Prop_muxf7_I1_O)      0.054    49.610 r  core/register/code_if_reg[28]_i_3/O
                         net (fo=1, routed)           0.272    49.882    vga/U12/code_mem_reg[28]_0
    SLICE_X68Y183        LUT6 (Prop_lut6_I3_O)        0.067    49.949 r  vga/U12/code_if[28]_i_1/O
                         net (fo=6, routed)           0.353    50.303    vga/U12/D[28]
    SLICE_X71Y168        LUT2 (Prop_lut2_I1_O)        0.028    50.331 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.183    50.514    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    49.273    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    49.611    
                         clock uncertainty            0.215    49.826    
    SLICE_X70Y168        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    49.955    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                        -49.955    
                         arrival time                          50.514    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 core/register/register_reg[24][4]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.208ns  (logic 0.310ns (25.653%)  route 0.898ns (74.347%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns = ( 49.270 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.655ns = ( 49.345 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.538    49.345    core/register/CLK_OUT4
    SLICE_X71Y188        FDCE                                         r  core/register/register_reg[24][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y188        FDCE (Prop_fdce_C_Q)         0.098    49.443 r  core/register/register_reg[24][4]/Q
                         net (fo=3, routed)           0.147    49.590    core/register/register_reg[24]_151[4]
    SLICE_X72Y186        LUT6 (Prop_lut6_I5_O)        0.066    49.656 r  core/register/code_if[4]_i_9/O
                         net (fo=1, routed)           0.000    49.656    core/register/code_if[4]_i_9_n_0
    SLICE_X72Y186        MUXF7 (Prop_muxf7_I0_O)      0.050    49.706 r  core/register/code_if_reg[4]_i_4/O
                         net (fo=1, routed)           0.092    49.798    vga/U12/code_mem_reg[4]_1
    SLICE_X73Y185        LUT6 (Prop_lut6_I5_O)        0.068    49.866 r  vga/U12/code_if[4]_i_1/O
                         net (fo=6, routed)           0.423    50.289    vga/U12/D[4]
    SLICE_X75Y170        LUT2 (Prop_lut2_I1_O)        0.028    50.317 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.237    50.554    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X74Y170        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.728    49.270    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X74Y170        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.339    49.608    
                         clock uncertainty            0.215    49.823    
    SLICE_X74Y170        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    49.952    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                        -49.952    
                         arrival time                          50.554    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 core/register/register_reg[1][14]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.212ns  (logic 0.309ns (25.496%)  route 0.903ns (74.504%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns = ( 49.269 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.651ns = ( 49.349 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.542    49.349    core/register/CLK_OUT4
    SLICE_X61Y190        FDCE                                         r  core/register/register_reg[1][14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDCE (Prop_fdce_C_Q)         0.107    49.456 r  core/register/register_reg[1][14]/Q
                         net (fo=3, routed)           0.100    49.557    core/register/register_reg[1]_128[14]
    SLICE_X60Y190        LUT5 (Prop_lut5_I4_O)        0.028    49.585 r  core/register/code_if[14]_i_11/O
                         net (fo=1, routed)           0.000    49.585    core/register/code_if[14]_i_11_n_0
    SLICE_X60Y190        MUXF7 (Prop_muxf7_I0_O)      0.059    49.644 r  core/register/code_if_reg[14]_i_5/O
                         net (fo=1, routed)           0.000    49.644    core/register/code_if_reg[14]_i_5_n_0
    SLICE_X60Y190        MUXF8 (Prop_muxf8_I0_O)      0.017    49.661 r  core/register/code_if_reg[14]_i_2/O
                         net (fo=1, routed)           0.099    49.760    vga/U12/code_mem_reg[14]
    SLICE_X62Y190        LUT6 (Prop_lut6_I2_O)        0.070    49.830 r  vga/U12/code_if[14]_i_1/O
                         net (fo=6, routed)           0.530    50.360    vga/U12/D[14]
    SLICE_X75Y171        LUT2 (Prop_lut2_I1_O)        0.028    50.388 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.173    50.561    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X74Y171        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.727    49.269    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X74Y171        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism              0.339    49.607    
                         clock uncertainty            0.215    49.822    
    SLICE_X74Y171        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    49.954    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                        -49.954    
                         arrival time                          50.561    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 core/register/register_reg[28][10]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.235ns  (logic 0.282ns (22.837%)  route 0.953ns (77.163%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 49.271 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 49.334 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.527    49.334    core/register/CLK_OUT4
    SLICE_X73Y200        FDCE                                         r  core/register/register_reg[28][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y200        FDCE (Prop_fdce_C_Q)         0.107    49.441 r  core/register/register_reg[28][10]/Q
                         net (fo=3, routed)           0.127    49.569    core/register/register_reg[28]_155[10]
    SLICE_X72Y199        LUT6 (Prop_lut6_I5_O)        0.028    49.597 r  core/register/code_if[10]_i_10/O
                         net (fo=1, routed)           0.000    49.597    core/register/code_if[10]_i_10_n_0
    SLICE_X72Y199        MUXF7 (Prop_muxf7_I1_O)      0.051    49.648 r  core/register/code_if_reg[10]_i_4/O
                         net (fo=1, routed)           0.140    49.788    vga/U12/code_mem_reg[10]_1
    SLICE_X71Y196        LUT6 (Prop_lut6_I5_O)        0.068    49.856 r  vga/U12/code_if[10]_i_1/O
                         net (fo=6, routed)           0.442    50.298    vga/U12/D[10]
    SLICE_X71Y171        LUT2 (Prop_lut2_I1_O)        0.028    50.326 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.243    50.569    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X70Y170        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    49.271    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X70Y170        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    49.609    
                         clock uncertainty            0.215    49.824    
    SLICE_X70Y170        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    49.953    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                        -49.953    
                         arrival time                          50.569    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 core/register/register_reg[27][15]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.213ns  (logic 0.274ns (22.583%)  route 0.939ns (77.417%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns = ( 49.269 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.656ns = ( 49.344 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.537    49.344    core/register/CLK_OUT4
    SLICE_X67Y184        FDCE                                         r  core/register/register_reg[27][15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y184        FDCE (Prop_fdce_C_Q)         0.107    49.451 r  core/register/register_reg[27][15]/Q
                         net (fo=3, routed)           0.090    49.542    core/register/register_reg[27]_154[15]
    SLICE_X66Y184        LUT6 (Prop_lut6_I0_O)        0.028    49.570 r  core/register/code_if[15]_i_9/O
                         net (fo=1, routed)           0.000    49.570    core/register/code_if[15]_i_9_n_0
    SLICE_X66Y184        MUXF7 (Prop_muxf7_I0_O)      0.043    49.613 r  core/register/code_if_reg[15]_i_4/O
                         net (fo=1, routed)           0.190    49.803    vga/U12/code_mem_reg[15]_1
    SLICE_X66Y184        LUT6 (Prop_lut6_I5_O)        0.068    49.871 r  vga/U12/code_if[15]_i_1/O
                         net (fo=6, routed)           0.427    50.298    vga/U12/D[15]
    SLICE_X75Y171        LUT2 (Prop_lut2_I1_O)        0.028    50.326 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.232    50.558    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X74Y171        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.727    49.269    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X74Y171        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism              0.339    49.607    
                         clock uncertainty            0.215    49.822    
    SLICE_X74Y171        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    49.937    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -49.937    
                         arrival time                          50.558    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 core/register/register_reg[28][30]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.210ns  (logic 0.289ns (23.890%)  route 0.921ns (76.110%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 49.271 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 49.347 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.540    49.347    core/register/CLK_OUT4
    SLICE_X72Y193        FDCE                                         r  core/register/register_reg[28][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y193        FDCE (Prop_fdce_C_Q)         0.107    49.454 r  core/register/register_reg[28][30]/Q
                         net (fo=3, routed)           0.106    49.560    core/register/register_reg[28]_155[30]
    SLICE_X73Y194        LUT6 (Prop_lut6_I5_O)        0.028    49.588 r  core/register/code_if[30]_i_10/O
                         net (fo=1, routed)           0.000    49.588    core/register/code_if[30]_i_10_n_0
    SLICE_X73Y194        MUXF7 (Prop_muxf7_I1_O)      0.059    49.647 r  core/register/code_if_reg[30]_i_4/O
                         net (fo=1, routed)           0.175    49.822    vga/U12/code_mem_reg[30]_1
    SLICE_X74Y188        LUT6 (Prop_lut6_I5_O)        0.067    49.889 r  vga/U12/code_if[30]_i_1/O
                         net (fo=6, routed)           0.419    50.308    vga/U12/D[30]
    SLICE_X75Y169        LUT2 (Prop_lut2_I1_O)        0.028    50.336 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.222    50.557    vga/data_buf_reg_0_3_30_31/D
    SLICE_X74Y169        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    49.271    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X74Y169        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/CLK
                         clock pessimism              0.339    49.609    
                         clock uncertainty            0.215    49.824    
    SLICE_X74Y169        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106    49.930    vga/data_buf_reg_0_3_30_31/DP
  -------------------------------------------------------------------
                         required time                        -49.930    
                         arrival time                          50.557    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 core/register/register_reg[25][1]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.212ns  (logic 0.274ns (22.604%)  route 0.938ns (77.397%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns = ( 49.270 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 49.346 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.539    49.346    core/register/CLK_OUT4
    SLICE_X71Y191        FDCE                                         r  core/register/register_reg[25][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y191        FDCE (Prop_fdce_C_Q)         0.107    49.453 r  core/register/register_reg[25][1]/Q
                         net (fo=3, routed)           0.103    49.557    core/register/register_reg[25]_152[1]
    SLICE_X70Y190        LUT6 (Prop_lut6_I3_O)        0.028    49.585 r  core/register/code_if[1]_i_9/O
                         net (fo=1, routed)           0.000    49.585    core/register/code_if[1]_i_9_n_0
    SLICE_X70Y190        MUXF7 (Prop_muxf7_I0_O)      0.043    49.628 r  core/register/code_if_reg[1]_i_4/O
                         net (fo=1, routed)           0.161    49.789    vga/U12/code_mem_reg[1]_1
    SLICE_X71Y188        LUT6 (Prop_lut6_I5_O)        0.068    49.857 r  vga/U12/code_if[1]_i_1/O
                         net (fo=6, routed)           0.475    50.331    vga/U12/D[1]
    SLICE_X75Y170        LUT2 (Prop_lut2_I1_O)        0.028    50.359 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.199    50.559    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X74Y170        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.728    49.270    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X74Y170        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.339    49.608    
                         clock uncertainty            0.215    49.823    
    SLICE_X74Y170        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    49.931    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -49.931    
                         arrival time                          50.559    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 core/register/register_reg[28][30]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.218ns  (logic 0.289ns (23.732%)  route 0.929ns (76.268%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 49.271 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 49.347 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.540    49.347    core/register/CLK_OUT4
    SLICE_X72Y193        FDCE                                         r  core/register/register_reg[28][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y193        FDCE (Prop_fdce_C_Q)         0.107    49.454 r  core/register/register_reg[28][30]/Q
                         net (fo=3, routed)           0.106    49.560    core/register/register_reg[28]_155[30]
    SLICE_X73Y194        LUT6 (Prop_lut6_I5_O)        0.028    49.588 r  core/register/code_if[30]_i_10/O
                         net (fo=1, routed)           0.000    49.588    core/register/code_if[30]_i_10_n_0
    SLICE_X73Y194        MUXF7 (Prop_muxf7_I1_O)      0.059    49.647 r  core/register/code_if_reg[30]_i_4/O
                         net (fo=1, routed)           0.175    49.822    vga/U12/code_mem_reg[30]_1
    SLICE_X74Y188        LUT6 (Prop_lut6_I5_O)        0.067    49.889 r  vga/U12/code_if[30]_i_1/O
                         net (fo=6, routed)           0.419    50.308    vga/U12/D[30]
    SLICE_X75Y169        LUT2 (Prop_lut2_I1_O)        0.028    50.336 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.230    50.565    vga/data_buf_reg_0_3_30_31/D
    SLICE_X74Y169        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.729    49.271    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X74Y169        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/CLK
                         clock pessimism              0.339    49.609    
                         clock uncertainty            0.215    49.824    
    SLICE_X74Y169        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.110    49.934    vga/data_buf_reg_0_3_30_31/SP
  -------------------------------------------------------------------
                         required time                        -49.934    
                         arrival time                          50.565    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 core/register/register_reg[22][25]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.229ns  (logic 0.282ns (22.941%)  route 0.947ns (77.059%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 49.273 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.657ns = ( 49.343 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.536    49.343    core/register/CLK_OUT4
    SLICE_X76Y187        FDCE                                         r  core/register/register_reg[22][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y187        FDCE (Prop_fdce_C_Q)         0.107    49.450 r  core/register/register_reg[22][25]/Q
                         net (fo=3, routed)           0.110    49.560    core/register/register_reg[22]_149[25]
    SLICE_X75Y187        LUT6 (Prop_lut6_I1_O)        0.028    49.588 r  core/register/code_if[25]_i_8/O
                         net (fo=1, routed)           0.000    49.588    core/register/code_if[25]_i_8_n_0
    SLICE_X75Y187        MUXF7 (Prop_muxf7_I1_O)      0.051    49.639 r  core/register/code_if_reg[25]_i_3/O
                         net (fo=1, routed)           0.151    49.790    vga/U12/code_mem_reg[25]_0
    SLICE_X72Y185        LUT6 (Prop_lut6_I3_O)        0.068    49.858 r  vga/U12/code_if[25]_i_1/O
                         net (fo=6, routed)           0.448    50.306    vga/U12/D[25]
    SLICE_X71Y168        LUT2 (Prop_lut2_I1_O)        0.028    50.334 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.239    50.573    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    49.273    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X70Y168        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.339    49.611    
                         clock uncertainty            0.215    49.826    
    SLICE_X70Y168        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    49.934    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -49.934    
                         arrival time                          50.573    
  -------------------------------------------------------------------
                         slack                                  0.639    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.076ns  (logic 1.854ns (60.280%)  route 1.222ns (39.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 27.639 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.234    27.639    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.439 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.633    30.073    vga/U12/DO[0]
    SLICE_X55Y166        LUT5 (Prop_lut5_I3_O)        0.054    30.127 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.588    30.715    vga/U12/G[3]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.347    
                         clock uncertainty           -0.201    37.145    
    SLICE_X54Y166        FDRE (Setup_fdre_C_D)       -0.090    37.055    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.055    
                         arrival time                         -30.715    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.052ns  (logic 1.854ns (60.738%)  route 1.198ns (39.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 27.639 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.234    27.639    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.439 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.633    30.073    vga/U12/DO[0]
    SLICE_X55Y166        LUT5 (Prop_lut5_I3_O)        0.054    30.127 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.565    30.692    vga/U12/G[3]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.347    
                         clock uncertainty           -0.201    37.145    
    SLICE_X54Y166        FDRE (Setup_fdre_C_D)       -0.083    37.062    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.062    
                         arrival time                         -30.692    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.146ns  (logic 1.843ns (58.585%)  route 1.303ns (41.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 27.639 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.234    27.639    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.439 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.628    30.068    vga/U12/DO[0]
    SLICE_X55Y166        LUT4 (Prop_lut4_I0_O)        0.043    30.111 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.674    30.785    vga/U12/B[1]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.347    
                         clock uncertainty           -0.201    37.145    
    SLICE_X54Y166        FDRE (Setup_fdre_C_D)        0.021    37.166    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.166    
                         arrival time                         -30.785    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.144ns  (logic 1.843ns (58.622%)  route 1.301ns (41.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 27.639 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.234    27.639    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.439 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.628    30.068    vga/U12/DO[0]
    SLICE_X55Y166        LUT4 (Prop_lut4_I0_O)        0.043    30.111 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.672    30.783    vga/U12/B[1]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.347    
                         clock uncertainty           -0.201    37.145    
    SLICE_X54Y166        FDRE (Setup_fdre_C_D)        0.022    37.167    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.167    
                         arrival time                         -30.783    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.957ns  (logic 1.851ns (62.599%)  route 1.106ns (37.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 27.639 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.234    27.639    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.439 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.628    30.068    vga/U12/DO[0]
    SLICE_X55Y166        LUT4 (Prop_lut4_I0_O)        0.051    30.119 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.477    30.596    vga/U12/B[3]_i_1_n_0
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.347    
                         clock uncertainty           -0.201    37.145    
    SLICE_X55Y166        FDRE (Setup_fdre_C_D)       -0.124    37.021    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.021    
                         arrival time                         -30.596    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.092ns  (logic 1.843ns (59.615%)  route 1.249ns (40.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 27.639 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.234    27.639    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.439 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.682    30.121    vga/U12/DO[0]
    SLICE_X55Y166        LUT4 (Prop_lut4_I1_O)        0.043    30.164 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.567    30.731    vga/U12/G[1]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.347    
                         clock uncertainty           -0.201    37.145    
    SLICE_X54Y166        FDRE (Setup_fdre_C_D)        0.023    37.168    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                         -30.731    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.088ns  (logic 1.843ns (59.692%)  route 1.245ns (40.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 27.639 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.234    27.639    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.439 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.682    30.121    vga/U12/DO[0]
    SLICE_X55Y166        LUT4 (Prop_lut4_I1_O)        0.043    30.164 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.563    30.727    vga/U12/G[1]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.347    
                         clock uncertainty           -0.201    37.145    
    SLICE_X54Y166        FDRE (Setup_fdre_C_D)        0.023    37.168    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.168    
                         arrival time                         -30.727    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.031ns  (logic 1.843ns (60.809%)  route 1.188ns (39.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 27.639 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.234    27.639    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.439 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.633    30.073    vga/U12/DO[0]
    SLICE_X55Y166        LUT5 (Prop_lut5_I3_O)        0.043    30.116 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.554    30.670    vga/U12/B[2]_i_1_n_0
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.347    
                         clock uncertainty           -0.201    37.145    
    SLICE_X55Y166        FDRE (Setup_fdre_C_D)       -0.022    37.123    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.123    
                         arrival time                         -30.670    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.837ns  (logic 1.852ns (65.275%)  route 0.985ns (34.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 27.639 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.234    27.639    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.439 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.682    30.121    vga/U12/DO[0]
    SLICE_X55Y166        LUT2 (Prop_lut2_I1_O)        0.052    30.173 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.303    30.477    vga/U12/R[3]_i_1_n_0
    SLICE_X55Y166        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.347    
                         clock uncertainty           -0.201    37.145    
    SLICE_X55Y166        FDRE (Setup_fdre_C_D)       -0.116    37.029    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.029    
                         arrival time                         -30.477    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.534ns  (logic 1.852ns (73.087%)  route 0.682ns (26.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns = ( 38.178 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.361ns = ( 27.639 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.234    27.639    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.439 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.682    30.121    vga/U12/DO[0]
    SLICE_X55Y166        LUT2 (Prop_lut2_I1_O)        0.052    30.173 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.000    30.173    vga/U12/R[3]_i_1_n_0
    SLICE_X55Y166        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    38.178    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.347    
                         clock uncertainty           -0.201    37.145    
    SLICE_X55Y166        FDRE (Setup_fdre_C_D)        0.040    37.185    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.185    
                         arrival time                         -30.173    
  -------------------------------------------------------------------
                         slack                                  7.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.146ns (19.495%)  route 0.603ns (80.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.537    -0.656    vga/CLK_OUT1
    SLICE_X58Y167        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        FDRE (Prop_fdre_C_Q)         0.118    -0.538 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.314    -0.223    vga/U12/flag
    SLICE_X55Y166        LUT4 (Prop_lut4_I0_O)        0.028    -0.195 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.289     0.093    vga/U12/G[1]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.735    -0.723    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.385    
                         clock uncertainty            0.201    -0.183    
    SLICE_X54Y166        FDRE (Hold_fdre_C_D)         0.059    -0.124    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.146ns (19.469%)  route 0.604ns (80.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.537    -0.656    vga/CLK_OUT1
    SLICE_X58Y167        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        FDRE (Prop_fdre_C_Q)         0.118    -0.538 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.314    -0.223    vga/U12/flag
    SLICE_X55Y166        LUT4 (Prop_lut4_I0_O)        0.028    -0.195 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.290     0.094    vga/U12/G[1]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.735    -0.723    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.385    
                         clock uncertainty            0.201    -0.183    
    SLICE_X54Y166        FDRE (Hold_fdre_C_D)         0.059    -0.124    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.146ns (19.665%)  route 0.596ns (80.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.537    -0.656    vga/CLK_OUT1
    SLICE_X58Y167        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        FDRE (Prop_fdre_C_Q)         0.118    -0.538 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.312    -0.225    vga/U12/flag
    SLICE_X55Y166        LUT5 (Prop_lut5_I1_O)        0.028    -0.197 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.284     0.087    vga/U12/B[2]_i_1_n_0
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.735    -0.723    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.385    
                         clock uncertainty            0.201    -0.183    
    SLICE_X55Y166        FDRE (Hold_fdre_C_D)         0.040    -0.143    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.148ns (20.917%)  route 0.560ns (79.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.537    -0.656    vga/CLK_OUT1
    SLICE_X58Y167        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        FDRE (Prop_fdre_C_Q)         0.118    -0.538 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.311    -0.226    vga/U12/flag
    SLICE_X55Y166        LUT4 (Prop_lut4_I2_O)        0.030    -0.196 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.248     0.052    vga/U12/B[3]_i_1_n_0
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.735    -0.723    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.385    
                         clock uncertainty            0.201    -0.183    
    SLICE_X55Y166        FDRE (Hold_fdre_C_D)        -0.003    -0.186    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.146ns (18.013%)  route 0.665ns (81.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.537    -0.656    vga/CLK_OUT1
    SLICE_X58Y167        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        FDRE (Prop_fdre_C_Q)         0.118    -0.538 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.311    -0.226    vga/U12/flag
    SLICE_X55Y166        LUT4 (Prop_lut4_I1_O)        0.028    -0.198 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.353     0.155    vga/U12/B[1]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.735    -0.723    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.385    
                         clock uncertainty            0.201    -0.183    
    SLICE_X54Y166        FDRE (Hold_fdre_C_D)         0.059    -0.124    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.146ns (17.991%)  route 0.666ns (82.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.537    -0.656    vga/CLK_OUT1
    SLICE_X58Y167        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        FDRE (Prop_fdre_C_Q)         0.118    -0.538 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.311    -0.226    vga/U12/flag
    SLICE_X55Y166        LUT4 (Prop_lut4_I1_O)        0.028    -0.198 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.354     0.156    vga/U12/B[1]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.735    -0.723    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.385    
                         clock uncertainty            0.201    -0.183    
    SLICE_X54Y166        FDRE (Hold_fdre_C_D)         0.059    -0.124    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.151ns (19.970%)  route 0.605ns (80.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.537    -0.656    vga/CLK_OUT1
    SLICE_X58Y167        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        FDRE (Prop_fdre_C_Q)         0.118    -0.538 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.312    -0.225    vga/U12/flag
    SLICE_X55Y166        LUT5 (Prop_lut5_I0_O)        0.033    -0.192 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.293     0.101    vga/U12/G[3]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.735    -0.723    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.385    
                         clock uncertainty            0.201    -0.183    
    SLICE_X54Y166        FDRE (Hold_fdre_C_D)         0.001    -0.182    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.151ns (19.552%)  route 0.621ns (80.448%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.537    -0.656    vga/CLK_OUT1
    SLICE_X58Y167        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y167        FDRE (Prop_fdre_C_Q)         0.118    -0.538 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.312    -0.225    vga/U12/flag
    SLICE_X55Y166        LUT5 (Prop_lut5_I0_O)        0.033    -0.192 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.309     0.117    vga/U12/G[3]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.735    -0.723    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.385    
                         clock uncertainty            0.201    -0.183    
    SLICE_X54Y166        FDRE (Hold_fdre_C_D)        -0.003    -0.186    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.585ns (66.178%)  route 0.299ns (33.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.562    -0.631    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.046 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.299     0.253    vga/U12/DO[0]
    SLICE_X54Y166        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.735    -0.723    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.385    
                         clock uncertainty            0.201    -0.183    
    SLICE_X54Y166        FDRE (Hold_fdre_C_D)         0.045    -0.138    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.585ns (62.478%)  route 0.351ns (37.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.562    -0.631    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y68         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.046 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.351     0.305    vga/U12/DO[0]
    SLICE_X54Y166        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.735    -0.723    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.385    
                         clock uncertainty            0.201    -0.183    
    SLICE_X54Y166        FDRE (Hold_fdre_C_D)         0.045    -0.138    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.443    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       15.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.337ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.064ns  (logic 0.273ns (6.718%)  route 3.791ns (93.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.191ns = ( 97.809 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    97.809    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    98.032 f  rst_all_reg/Q
                         net (fo=1196, routed)        3.243   101.275    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.050   101.325 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.547   101.873    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.393   117.209    DISPLAY/P2S_SEG/buff_reg_r
  -------------------------------------------------------------------
                         required time                        117.209    
                         arrival time                        -101.873    
  -------------------------------------------------------------------
                         slack                                 15.337    

Slack (MET) :             15.337ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.064ns  (logic 0.273ns (6.718%)  route 3.791ns (93.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.191ns = ( 97.809 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    97.809    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    98.032 f  rst_all_reg/Q
                         net (fo=1196, routed)        3.243   101.275    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.050   101.325 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.547   101.873    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.393   117.209    DISPLAY/P2S_SEG/buff_reg_r_0
  -------------------------------------------------------------------
                         required time                        117.209    
                         arrival time                        -101.873    
  -------------------------------------------------------------------
                         slack                                 15.337    

Slack (MET) :             15.337ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.064ns  (logic 0.273ns (6.718%)  route 3.791ns (93.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.191ns = ( 97.809 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    97.809    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    98.032 f  rst_all_reg/Q
                         net (fo=1196, routed)        3.243   101.275    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.050   101.325 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.547   101.873    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.393   117.209    DISPLAY/P2S_SEG/buff_reg_r_1
  -------------------------------------------------------------------
                         required time                        117.209    
                         arrival time                        -101.873    
  -------------------------------------------------------------------
                         slack                                 15.337    

Slack (MET) :             15.337ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_2/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.064ns  (logic 0.273ns (6.718%)  route 3.791ns (93.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.191ns = ( 97.809 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    97.809    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    98.032 f  rst_all_reg/Q
                         net (fo=1196, routed)        3.243   101.275    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.050   101.325 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.547   101.873    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_2/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.393   117.209    DISPLAY/P2S_SEG/buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.209    
                         arrival time                        -101.873    
  -------------------------------------------------------------------
                         slack                                 15.337    

Slack (MET) :             15.337ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_3/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.064ns  (logic 0.273ns (6.718%)  route 3.791ns (93.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.191ns = ( 97.809 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    97.809    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    98.032 f  rst_all_reg/Q
                         net (fo=1196, routed)        3.243   101.275    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.050   101.325 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.547   101.873    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_3/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.393   117.209    DISPLAY/P2S_SEG/buff_reg_r_3
  -------------------------------------------------------------------
                         required time                        117.209    
                         arrival time                        -101.873    
  -------------------------------------------------------------------
                         slack                                 15.337    

Slack (MET) :             15.339ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.062ns  (logic 0.273ns (6.721%)  route 3.789ns (93.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.191ns = ( 97.809 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    97.809    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    98.032 f  rst_all_reg/Q
                         net (fo=1196, routed)        3.243   101.275    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.050   101.325 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.545   101.870    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.393   117.209    DISPLAY/P2S_SEG/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.209    
                         arrival time                        -101.870    
  -------------------------------------------------------------------
                         slack                                 15.339    

Slack (MET) :             15.339ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.062ns  (logic 0.273ns (6.721%)  route 3.789ns (93.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.191ns = ( 97.809 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    97.809    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    98.032 f  rst_all_reg/Q
                         net (fo=1196, routed)        3.243   101.275    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.050   101.325 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.545   101.870    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.393   117.209    DISPLAY/P2S_SEG/buff_reg[21]
  -------------------------------------------------------------------
                         required time                        117.209    
                         arrival time                        -101.870    
  -------------------------------------------------------------------
                         slack                                 15.339    

Slack (MET) :             15.339ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.062ns  (logic 0.273ns (6.721%)  route 3.789ns (93.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.191ns = ( 97.809 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    97.809    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    98.032 f  rst_all_reg/Q
                         net (fo=1196, routed)        3.243   101.275    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.050   101.325 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.545   101.870    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.393   117.209    DISPLAY/P2S_SEG/buff_reg[29]
  -------------------------------------------------------------------
                         required time                        117.209    
                         arrival time                        -101.870    
  -------------------------------------------------------------------
                         slack                                 15.339    

Slack (MET) :             15.339ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.062ns  (logic 0.273ns (6.721%)  route 3.789ns (93.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 118.648 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.191ns = ( 97.809 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    97.809    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    98.032 f  rst_all_reg/Q
                         net (fo=1196, routed)        3.243   101.275    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.050   101.325 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.545   101.870    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.554   118.648    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism             -0.832   117.817    
                         clock uncertainty           -0.215   117.602    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.393   117.209    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                        117.209    
                         arrival time                        -101.870    
  -------------------------------------------------------------------
                         slack                                 15.339    

Slack (MET) :             15.417ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        4.263ns  (logic 0.277ns (6.498%)  route 3.986ns (93.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 118.650 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.191ns = ( 97.809 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    97.809    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    98.032 f  rst_all_reg/Q
                         net (fo=1196, routed)        3.704   101.736    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y84          LUT4 (Prop_lut4_I3_O)        0.054   101.790 r  DISPLAY/P2S_SEG/s_clk_i_1/O
                         net (fo=1, routed)           0.282   102.071    DISPLAY/P2S_SEG/s_clk_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.556   118.650    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
                         clock pessimism             -0.832   117.819    
                         clock uncertainty           -0.215   117.604    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)       -0.116   117.488    DISPLAY/P2S_SEG/s_clk_reg
  -------------------------------------------------------------------
                         required time                        117.488    
                         arrival time                        -102.071    
  -------------------------------------------------------------------
                         slack                                 15.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.100ns (5.640%)  route 1.673ns (94.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 r  rst_all_reg/Q
                         net (fo=1196, routed)        1.673     1.178    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y84          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y84          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X2Y84          FDRE (Hold_fdre_C_R)         0.006     0.063    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.100ns (5.640%)  route 1.673ns (94.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 r  rst_all_reg/Q
                         net (fo=1196, routed)        1.673     1.178    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y84          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y84          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X2Y84          FDRE (Hold_fdre_C_R)         0.006     0.063    DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.100ns (5.592%)  route 1.688ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 r  rst_all_reg/Q
                         net (fo=1196, routed)        1.688     1.193    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y84          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.961    -0.497    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y84          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X5Y84          FDSE (Hold_fdse_C_S)        -0.014     0.042    DISPLAY/P2S_LED/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.100ns (5.592%)  route 1.688ns (94.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 r  rst_all_reg/Q
                         net (fo=1196, routed)        1.688     1.193    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y84          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.961    -0.497    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y84          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X5Y84          FDRE (Hold_fdre_C_R)        -0.014     0.042    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.100ns (5.586%)  route 1.690ns (94.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 r  rst_all_reg/Q
                         net (fo=1196, routed)        1.690     1.195    DISPLAY/rst_all
    SLICE_X4Y84          FDRE                                         r  DISPLAY/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.961    -0.497    DISPLAY/CLK_OUT3
    SLICE_X4Y84          FDRE                                         r  DISPLAY/clk_count_reg[12]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X4Y84          FDRE (Hold_fdre_C_R)        -0.014     0.042    DISPLAY/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.100ns (5.586%)  route 1.690ns (94.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 r  rst_all_reg/Q
                         net (fo=1196, routed)        1.690     1.195    DISPLAY/rst_all
    SLICE_X4Y84          FDRE                                         r  DISPLAY/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.961    -0.497    DISPLAY/CLK_OUT3
    SLICE_X4Y84          FDRE                                         r  DISPLAY/clk_count_reg[13]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X4Y84          FDRE (Hold_fdre_C_R)        -0.014     0.042    DISPLAY/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.100ns (5.586%)  route 1.690ns (94.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 r  rst_all_reg/Q
                         net (fo=1196, routed)        1.690     1.195    DISPLAY/rst_all
    SLICE_X4Y84          FDRE                                         r  DISPLAY/clk_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.961    -0.497    DISPLAY/CLK_OUT3
    SLICE_X4Y84          FDRE                                         r  DISPLAY/clk_count_reg[14]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X4Y84          FDRE (Hold_fdre_C_R)        -0.014     0.042    DISPLAY/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.100ns (5.586%)  route 1.690ns (94.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 r  rst_all_reg/Q
                         net (fo=1196, routed)        1.690     1.195    DISPLAY/rst_all
    SLICE_X4Y84          FDRE                                         r  DISPLAY/clk_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.961    -0.497    DISPLAY/CLK_OUT3
    SLICE_X4Y84          FDRE                                         r  DISPLAY/clk_count_reg[15]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X4Y84          FDRE (Hold_fdre_C_R)        -0.014     0.042    DISPLAY/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.100ns (5.451%)  route 1.735ns (94.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 r  rst_all_reg/Q
                         net (fo=1196, routed)        1.735     1.239    DISPLAY/rst_all
    SLICE_X4Y86          FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X4Y86          FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y86          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.100ns (5.451%)  route 1.735ns (94.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 r  rst_all_reg/Q
                         net (fo=1196, routed)        1.735     1.239    DISPLAY/rst_all
    SLICE_X4Y86          FDRE                                         r  DISPLAY/clk_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X4Y86          FDRE                                         r  DISPLAY/clk_count_reg[21]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y86          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  1.196    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.701ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.911ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[5][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.223ns (4.086%)  route 5.235ns (95.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 48.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    -2.191    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.968 f  rst_all_reg/Q
                         net (fo=1196, routed)        5.235     3.267    core/register/rst_all
    SLICE_X57Y202        FDCE                                         f  core/register/register_reg[5][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.075    48.169    core/register/CLK_OUT4
    SLICE_X57Y202        FDCE                                         r  core/register/register_reg[5][17]/C  (IS_INVERTED)
                         clock pessimism             -0.689    47.481    
                         clock uncertainty           -0.095    47.386    
    SLICE_X57Y202        FDCE (Recov_fdce_C_CLR)     -0.208    47.178    core/register/register_reg[5][17]
  -------------------------------------------------------------------
                         required time                         47.178    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                 43.911    

Slack (MET) :             43.968ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.223ns (4.086%)  route 5.235ns (95.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 48.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    -2.191    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.968 f  rst_all_reg/Q
                         net (fo=1196, routed)        5.235     3.267    core/register/rst_all
    SLICE_X56Y202        FDCE                                         f  core/register/register_reg[4][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.075    48.169    core/register/CLK_OUT4
    SLICE_X56Y202        FDCE                                         r  core/register/register_reg[4][17]/C  (IS_INVERTED)
                         clock pessimism             -0.689    47.481    
                         clock uncertainty           -0.095    47.386    
    SLICE_X56Y202        FDCE (Recov_fdce_C_CLR)     -0.151    47.235    core/register/register_reg[4][17]
  -------------------------------------------------------------------
                         required time                         47.235    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                 43.968    

Slack (MET) :             43.989ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 0.223ns (4.145%)  route 5.157ns (95.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 48.168 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    -2.191    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.968 f  rst_all_reg/Q
                         net (fo=1196, routed)        5.157     3.189    core/register/rst_all
    SLICE_X63Y202        FDCE                                         f  core/register/register_reg[29][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.074    48.168    core/register/CLK_OUT4
    SLICE_X63Y202        FDCE                                         r  core/register/register_reg[29][16]/C  (IS_INVERTED)
                         clock pessimism             -0.689    47.480    
                         clock uncertainty           -0.095    47.385    
    SLICE_X63Y202        FDCE (Recov_fdce_C_CLR)     -0.208    47.177    core/register/register_reg[29][16]
  -------------------------------------------------------------------
                         required time                         47.177    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                 43.989    

Slack (MET) :             43.989ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 0.223ns (4.145%)  route 5.157ns (95.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 48.168 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    -2.191    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.968 f  rst_all_reg/Q
                         net (fo=1196, routed)        5.157     3.189    core/register/rst_all
    SLICE_X63Y202        FDCE                                         f  core/register/register_reg[29][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.074    48.168    core/register/CLK_OUT4
    SLICE_X63Y202        FDCE                                         r  core/register/register_reg[29][19]/C  (IS_INVERTED)
                         clock pessimism             -0.689    47.480    
                         clock uncertainty           -0.095    47.385    
    SLICE_X63Y202        FDCE (Recov_fdce_C_CLR)     -0.208    47.177    core/register/register_reg[29][19]
  -------------------------------------------------------------------
                         required time                         47.177    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                 43.989    

Slack (MET) :             43.989ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 0.223ns (4.145%)  route 5.157ns (95.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 48.168 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    -2.191    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.968 f  rst_all_reg/Q
                         net (fo=1196, routed)        5.157     3.189    core/register/rst_all
    SLICE_X63Y202        FDCE                                         f  core/register/register_reg[29][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.074    48.168    core/register/CLK_OUT4
    SLICE_X63Y202        FDCE                                         r  core/register/register_reg[29][31]/C  (IS_INVERTED)
                         clock pessimism             -0.689    47.480    
                         clock uncertainty           -0.095    47.385    
    SLICE_X63Y202        FDCE (Recov_fdce_C_CLR)     -0.208    47.177    core/register/register_reg[29][31]
  -------------------------------------------------------------------
                         required time                         47.177    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                 43.989    

Slack (MET) :             43.990ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[9][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.223ns (4.146%)  route 5.156ns (95.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 48.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    -2.191    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.968 f  rst_all_reg/Q
                         net (fo=1196, routed)        5.156     3.188    core/register/rst_all
    SLICE_X57Y203        FDCE                                         f  core/register/register_reg[9][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.075    48.169    core/register/CLK_OUT4
    SLICE_X57Y203        FDCE                                         r  core/register/register_reg[9][17]/C  (IS_INVERTED)
                         clock pessimism             -0.689    47.481    
                         clock uncertainty           -0.095    47.386    
    SLICE_X57Y203        FDCE (Recov_fdce_C_CLR)     -0.208    47.178    core/register/register_reg[9][17]
  -------------------------------------------------------------------
                         required time                         47.178    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                 43.990    

Slack (MET) :             43.997ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 0.223ns (4.151%)  route 5.150ns (95.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 48.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    -2.191    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.968 f  rst_all_reg/Q
                         net (fo=1196, routed)        5.150     3.181    core/register/rst_all
    SLICE_X60Y201        FDCE                                         f  core/register/register_reg[21][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.075    48.169    core/register/CLK_OUT4
    SLICE_X60Y201        FDCE                                         r  core/register/register_reg[21][17]/C  (IS_INVERTED)
                         clock pessimism             -0.689    47.481    
                         clock uncertainty           -0.095    47.386    
    SLICE_X60Y201        FDCE (Recov_fdce_C_CLR)     -0.208    47.178    core/register/register_reg[21][17]
  -------------------------------------------------------------------
                         required time                         47.178    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                 43.997    

Slack (MET) :             43.997ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 0.223ns (4.151%)  route 5.150ns (95.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 48.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    -2.191    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.968 f  rst_all_reg/Q
                         net (fo=1196, routed)        5.150     3.181    core/register/rst_all
    SLICE_X60Y201        FDCE                                         f  core/register/register_reg[21][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.075    48.169    core/register/CLK_OUT4
    SLICE_X60Y201        FDCE                                         r  core/register/register_reg[21][31]/C  (IS_INVERTED)
                         clock pessimism             -0.689    47.481    
                         clock uncertainty           -0.095    47.386    
    SLICE_X60Y201        FDCE (Recov_fdce_C_CLR)     -0.208    47.178    core/register/register_reg[21][31]
  -------------------------------------------------------------------
                         required time                         47.178    
                         arrival time                          -3.181    
  -------------------------------------------------------------------
                         slack                                 43.997    

Slack (MET) :             43.999ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 0.223ns (4.152%)  route 5.147ns (95.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 48.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    -2.191    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.968 f  rst_all_reg/Q
                         net (fo=1196, routed)        5.147     3.179    core/register/rst_all
    SLICE_X61Y201        FDCE                                         f  core/register/register_reg[25][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.075    48.169    core/register/CLK_OUT4
    SLICE_X61Y201        FDCE                                         r  core/register/register_reg[25][16]/C  (IS_INVERTED)
                         clock pessimism             -0.689    47.481    
                         clock uncertainty           -0.095    47.386    
    SLICE_X61Y201        FDCE (Recov_fdce_C_CLR)     -0.208    47.178    core/register/register_reg[25][16]
  -------------------------------------------------------------------
                         required time                         47.178    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                 43.999    

Slack (MET) :             43.999ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 0.223ns (4.152%)  route 5.147ns (95.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 48.169 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.191ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.403    -2.191    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.223    -1.968 f  rst_all_reg/Q
                         net (fo=1196, routed)        5.147     3.179    core/register/rst_all
    SLICE_X61Y201        FDCE                                         f  core/register/register_reg[25][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.075    48.169    core/register/CLK_OUT4
    SLICE_X61Y201        FDCE                                         r  core/register/register_reg[25][31]/C  (IS_INVERTED)
                         clock pessimism             -0.689    47.481    
                         clock uncertainty           -0.095    47.386    
    SLICE_X61Y201        FDCE (Recov_fdce_C_CLR)     -0.208    47.178    core/register/register_reg[25][31]
  -------------------------------------------------------------------
                         required time                         47.178    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                 43.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.100ns (13.028%)  route 0.668ns (86.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 f  rst_all_reg/Q
                         net (fo=1196, routed)        0.668     0.172    core/reg_IF_ID/rst_all
    SLICE_X81Y190        FDCE                                         f  core/reg_IF_ID/IR_ID_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.741    -0.717    core/reg_IF_ID/CLK_OUT4
    SLICE_X81Y190        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[23]/C
                         clock pessimism              0.258    -0.460    
    SLICE_X81Y190        FDCE (Remov_fdce_C_CLR)     -0.069    -0.529    core/reg_IF_ID/IR_ID_reg[23]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.100ns (12.402%)  route 0.706ns (87.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 f  rst_all_reg/Q
                         net (fo=1196, routed)        0.706     0.211    core/reg_IF_ID/rst_all
    SLICE_X84Y189        FDCE                                         f  core/reg_IF_ID/IR_ID_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.742    -0.716    core/reg_IF_ID/CLK_OUT4
    SLICE_X84Y189        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[17]/C
                         clock pessimism              0.258    -0.459    
    SLICE_X84Y189        FDCE (Remov_fdce_C_CLR)     -0.069    -0.528    core/reg_IF_ID/IR_ID_reg[17]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.100ns (12.237%)  route 0.717ns (87.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 f  rst_all_reg/Q
                         net (fo=1196, routed)        0.717     0.222    core/reg_IF_ID/rst_all
    SLICE_X80Y191        FDCE                                         f  core/reg_IF_ID/IR_ID_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.741    -0.717    core/reg_IF_ID/CLK_OUT4
    SLICE_X80Y191        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[21]/C
                         clock pessimism              0.258    -0.460    
    SLICE_X80Y191        FDCE (Remov_fdce_C_CLR)     -0.069    -0.529    core/reg_IF_ID/IR_ID_reg[21]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[21]_rep/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.100ns (12.237%)  route 0.717ns (87.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 f  rst_all_reg/Q
                         net (fo=1196, routed)        0.717     0.222    core/reg_IF_ID/rst_all
    SLICE_X80Y191        FDCE                                         f  core/reg_IF_ID/IR_ID_reg[21]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.741    -0.717    core/reg_IF_ID/CLK_OUT4
    SLICE_X80Y191        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[21]_rep/C
                         clock pessimism              0.258    -0.460    
    SLICE_X80Y191        FDCE (Remov_fdce_C_CLR)     -0.069    -0.529    core/reg_IF_ID/IR_ID_reg[21]_rep
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[21]_rep__0/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.100ns (12.237%)  route 0.717ns (87.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 f  rst_all_reg/Q
                         net (fo=1196, routed)        0.717     0.222    core/reg_IF_ID/rst_all
    SLICE_X80Y191        FDCE                                         f  core/reg_IF_ID/IR_ID_reg[21]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.741    -0.717    core/reg_IF_ID/CLK_OUT4
    SLICE_X80Y191        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[21]_rep__0/C
                         clock pessimism              0.258    -0.460    
    SLICE_X80Y191        FDCE (Remov_fdce_C_CLR)     -0.069    -0.529    core/reg_IF_ID/IR_ID_reg[21]_rep__0
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.100ns (11.744%)  route 0.752ns (88.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 f  rst_all_reg/Q
                         net (fo=1196, routed)        0.752     0.256    core/reg_IF_ID/rst_all
    SLICE_X86Y190        FDCE                                         f  core/reg_IF_ID/IR_ID_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.743    -0.715    core/reg_IF_ID/CLK_OUT4
    SLICE_X86Y190        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[5]/C
                         clock pessimism              0.258    -0.458    
    SLICE_X86Y190        FDCE (Remov_fdce_C_CLR)     -0.050    -0.508    core/reg_IF_ID/IR_ID_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.100ns (11.643%)  route 0.759ns (88.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 f  rst_all_reg/Q
                         net (fo=1196, routed)        0.759     0.263    core/reg_IF_ID/rst_all
    SLICE_X82Y189        FDCE                                         f  core/reg_IF_ID/IR_ID_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.740    -0.718    core/reg_IF_ID/CLK_OUT4
    SLICE_X82Y189        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[16]/C
                         clock pessimism              0.258    -0.461    
    SLICE_X82Y189        FDCE (Remov_fdce_C_CLR)     -0.050    -0.511    core/reg_IF_ID/IR_ID_reg[16]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[20]_rep/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.100ns (11.643%)  route 0.759ns (88.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 f  rst_all_reg/Q
                         net (fo=1196, routed)        0.759     0.263    core/reg_IF_ID/rst_all
    SLICE_X82Y189        FDCE                                         f  core/reg_IF_ID/IR_ID_reg[20]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.740    -0.718    core/reg_IF_ID/CLK_OUT4
    SLICE_X82Y189        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[20]_rep/C
                         clock pessimism              0.258    -0.461    
    SLICE_X82Y189        FDCE (Remov_fdce_C_CLR)     -0.050    -0.511    core/reg_IF_ID/IR_ID_reg[20]_rep
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[20]_rep__0/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.100ns (11.643%)  route 0.759ns (88.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 f  rst_all_reg/Q
                         net (fo=1196, routed)        0.759     0.263    core/reg_IF_ID/rst_all
    SLICE_X82Y189        FDCE                                         f  core/reg_IF_ID/IR_ID_reg[20]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.740    -0.718    core/reg_IF_ID/CLK_OUT4
    SLICE_X82Y189        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[20]_rep__0/C
                         clock pessimism              0.258    -0.461    
    SLICE_X82Y189        FDCE (Remov_fdce_C_CLR)     -0.050    -0.511    core/reg_IF_ID/IR_ID_reg[20]_rep__0
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.100ns (11.643%)  route 0.759ns (88.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.597    -0.596    clk_cpu
    SLICE_X85Y145        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.496 f  rst_all_reg/Q
                         net (fo=1196, routed)        0.759     0.263    core/reg_IF_ID/rst_all
    SLICE_X82Y189        FDCE                                         f  core/reg_IF_ID/IR_ID_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.740    -0.718    core/reg_IF_ID/CLK_OUT4
    SLICE_X82Y189        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[2]/C
                         clock pessimism              0.258    -0.461    
    SLICE_X82Y189        FDCE (Remov_fdce_C_CLR)     -0.050    -0.511    core/reg_IF_ID/IR_ID_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.263    
  -------------------------------------------------------------------
                         slack                                  0.774    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 0.030ns (1.330%)  route 2.226ns (98.670%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      2.500     2.500 f  
    AC18                                              0.000     2.500 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     2.500    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     2.987 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     3.540    CLK_GEN/clkin1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.724    -0.184 f  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.196     1.012    CLK_GEN/clkfbout
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.042 f  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.030     2.072    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_GEN/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_GEN/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        4.195ns  (logic 0.083ns (1.979%)  route 4.112ns (98.021%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkfbout
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkf_buf/O
                         net (fo=1, routed)           1.776    -1.130    CLK_GEN/clkfbout_buf
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  CLK_GEN/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout0
  To Clock:  

Max Delay          1155 Endpoints
Min Delay          1155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/code_mem_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i4/inst_reg[37]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.133ns  (logic 0.569ns (9.277%)  route 5.564ns (90.723%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.220     2.626    vga/CLK_OUT1
    SLICE_X80Y200        FDRE                                         r  vga/code_mem_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y200        FDRE (Prop_fdre_C_Q)         0.209     2.835 r  vga/code_mem_reg[31]/Q
                         net (fo=34, routed)          2.379     5.214    vga/c2i4/Q[31]
    SLICE_X98Y155        LUT4 (Prop_lut4_I0_O)        0.126     5.340 r  vga/c2i4/i___45_i_1/O
                         net (fo=2, routed)           0.378     5.718    vga/c2i4/i___45_i_1_n_0
    SLICE_X94Y155        LUT5 (Prop_lut5_I4_O)        0.053     5.771 r  vga/c2i4/inst_reg[115]_i_8/O
                         net (fo=2, routed)           0.340     6.111    vga/c2i4/inst_reg[115]_i_8_n_0
    SLICE_X92Y158        LUT6 (Prop_lut6_I0_O)        0.138     6.249 f  vga/c2i4/i___16_i_1/O
                         net (fo=3, routed)           0.460     6.709    vga/c2i4/i___16_i_1_n_0
    SLICE_X91Y158        LUT4 (Prop_lut4_I0_O)        0.043     6.752 f  vga/c2i4/inst_reg[150]_i_3/O
                         net (fo=110, routed)         2.007     8.759    vga/c2i4/inst_reg[150]_i_3_n_0
    SLICE_X89Y148        LDPE                                         f  vga/c2i4/inst_reg[37]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_mem_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i4/inst_reg[69]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.133ns  (logic 0.569ns (9.277%)  route 5.564ns (90.723%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.220     2.626    vga/CLK_OUT1
    SLICE_X80Y200        FDRE                                         r  vga/code_mem_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y200        FDRE (Prop_fdre_C_Q)         0.209     2.835 r  vga/code_mem_reg[31]/Q
                         net (fo=34, routed)          2.379     5.214    vga/c2i4/Q[31]
    SLICE_X98Y155        LUT4 (Prop_lut4_I0_O)        0.126     5.340 r  vga/c2i4/i___45_i_1/O
                         net (fo=2, routed)           0.378     5.718    vga/c2i4/i___45_i_1_n_0
    SLICE_X94Y155        LUT5 (Prop_lut5_I4_O)        0.053     5.771 r  vga/c2i4/inst_reg[115]_i_8/O
                         net (fo=2, routed)           0.340     6.111    vga/c2i4/inst_reg[115]_i_8_n_0
    SLICE_X92Y158        LUT6 (Prop_lut6_I0_O)        0.138     6.249 f  vga/c2i4/i___16_i_1/O
                         net (fo=3, routed)           0.460     6.709    vga/c2i4/i___16_i_1_n_0
    SLICE_X91Y158        LUT4 (Prop_lut4_I0_O)        0.043     6.752 f  vga/c2i4/inst_reg[150]_i_3/O
                         net (fo=110, routed)         2.007     8.759    vga/c2i4/inst_reg[150]_i_3_n_0
    SLICE_X89Y148        LDPE                                         f  vga/c2i4/inst_reg[69]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_if_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i1/inst_reg[98]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 0.435ns (7.125%)  route 5.671ns (92.875%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.211     2.617    vga/CLK_OUT1
    SLICE_X70Y183        FDRE                                         r  vga/code_if_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y183        FDRE (Prop_fdre_C_Q)         0.263     2.880 r  vga/code_if_reg[5]/Q
                         net (fo=288, routed)         3.371     6.251    vga/c2i1/Q[5]
    SLICE_X63Y181        LUT2 (Prop_lut2_I0_O)        0.043     6.294 r  vga/c2i1/inst_reg[124]_i_2/O
                         net (fo=9, routed)           1.196     7.490    vga/c2i1/inst_reg[124]_i_2_n_0
    SLICE_X58Y174        LUT6 (Prop_lut6_I5_O)        0.043     7.533 r  vga/c2i1/inst_reg[98]_i_4/O
                         net (fo=1, routed)           0.318     7.851    vga/c2i1/inst_reg[98]_i_4_n_0
    SLICE_X60Y174        LUT6 (Prop_lut6_I0_O)        0.043     7.894 r  vga/c2i1/inst_reg[98]_i_2/O
                         net (fo=1, routed)           0.471     8.365    vga/c2i1/inst_reg[98]_i_2_n_0
    SLICE_X59Y172        LUT6 (Prop_lut6_I3_O)        0.043     8.408 r  vga/c2i1/inst_reg[98]_i_1/O
                         net (fo=1, routed)           0.314     8.722    vga/c2i1/inst_reg[98]_i_1_n_0
    SLICE_X59Y172        LDPE                                         r  vga/c2i1/inst_reg[98]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_if_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i1/inst_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.077ns  (logic 0.435ns (7.158%)  route 5.642ns (92.842%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.211     2.617    vga/CLK_OUT1
    SLICE_X70Y183        FDRE                                         r  vga/code_if_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y183        FDRE (Prop_fdre_C_Q)         0.263     2.880 r  vga/code_if_reg[5]/Q
                         net (fo=288, routed)         3.371     6.251    vga/c2i1/Q[5]
    SLICE_X63Y181        LUT2 (Prop_lut2_I0_O)        0.043     6.294 r  vga/c2i1/inst_reg[124]_i_2/O
                         net (fo=9, routed)           1.122     7.415    vga/c2i1/inst_reg[124]_i_2_n_0
    SLICE_X57Y181        LUT6 (Prop_lut6_I1_O)        0.043     7.458 r  vga/c2i1/inst_reg[30]_i_5/O
                         net (fo=1, routed)           0.362     7.820    vga/c2i1/inst_reg[30]_i_5_n_0
    SLICE_X56Y181        LUT5 (Prop_lut5_I0_O)        0.043     7.863 r  vga/c2i1/inst_reg[30]_i_4/O
                         net (fo=1, routed)           0.362     8.225    vga/c2i1/inst_reg[30]_i_4_n_0
    SLICE_X56Y182        LUT6 (Prop_lut6_I5_O)        0.043     8.268 r  vga/c2i1/inst_reg[30]_i_1/O
                         net (fo=1, routed)           0.426     8.694    vga/c2i1/inst_reg[30]_i_1_n_0
    SLICE_X58Y176        LDCE                                         r  vga/c2i1/inst_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_mem_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i4/inst_reg[75]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 0.569ns (9.404%)  route 5.481ns (90.596%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.220     2.626    vga/CLK_OUT1
    SLICE_X80Y200        FDRE                                         r  vga/code_mem_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y200        FDRE (Prop_fdre_C_Q)         0.209     2.835 r  vga/code_mem_reg[31]/Q
                         net (fo=34, routed)          2.379     5.214    vga/c2i4/Q[31]
    SLICE_X98Y155        LUT4 (Prop_lut4_I0_O)        0.126     5.340 r  vga/c2i4/i___45_i_1/O
                         net (fo=2, routed)           0.378     5.718    vga/c2i4/i___45_i_1_n_0
    SLICE_X94Y155        LUT5 (Prop_lut5_I4_O)        0.053     5.771 r  vga/c2i4/inst_reg[115]_i_8/O
                         net (fo=2, routed)           0.340     6.111    vga/c2i4/inst_reg[115]_i_8_n_0
    SLICE_X92Y158        LUT6 (Prop_lut6_I0_O)        0.138     6.249 f  vga/c2i4/i___16_i_1/O
                         net (fo=3, routed)           0.460     6.709    vga/c2i4/i___16_i_1_n_0
    SLICE_X91Y158        LUT4 (Prop_lut4_I0_O)        0.043     6.752 f  vga/c2i4/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.924     8.676    vga/c2i4/inst_reg[150]_i_3_n_0
    SLICE_X86Y151        LDPE                                         f  vga/c2i4/inst_reg[75]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_mem_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i4/inst_reg[70]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.980ns  (logic 0.569ns (9.515%)  route 5.411ns (90.485%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.220     2.626    vga/CLK_OUT1
    SLICE_X80Y200        FDRE                                         r  vga/code_mem_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y200        FDRE (Prop_fdre_C_Q)         0.209     2.835 r  vga/code_mem_reg[31]/Q
                         net (fo=34, routed)          2.379     5.214    vga/c2i4/Q[31]
    SLICE_X98Y155        LUT4 (Prop_lut4_I0_O)        0.126     5.340 r  vga/c2i4/i___45_i_1/O
                         net (fo=2, routed)           0.378     5.718    vga/c2i4/i___45_i_1_n_0
    SLICE_X94Y155        LUT5 (Prop_lut5_I4_O)        0.053     5.771 r  vga/c2i4/inst_reg[115]_i_8/O
                         net (fo=2, routed)           0.340     6.111    vga/c2i4/inst_reg[115]_i_8_n_0
    SLICE_X92Y158        LUT6 (Prop_lut6_I0_O)        0.138     6.249 f  vga/c2i4/i___16_i_1/O
                         net (fo=3, routed)           0.460     6.709    vga/c2i4/i___16_i_1_n_0
    SLICE_X91Y158        LUT4 (Prop_lut4_I0_O)        0.043     6.752 f  vga/c2i4/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.854     8.606    vga/c2i4/inst_reg[150]_i_3_n_0
    SLICE_X88Y150        LDCE                                         f  vga/c2i4/inst_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_mem_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i4/inst_reg[149]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.978ns  (logic 0.569ns (9.518%)  route 5.409ns (90.482%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.220     2.626    vga/CLK_OUT1
    SLICE_X80Y200        FDRE                                         r  vga/code_mem_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y200        FDRE (Prop_fdre_C_Q)         0.209     2.835 r  vga/code_mem_reg[31]/Q
                         net (fo=34, routed)          2.379     5.214    vga/c2i4/Q[31]
    SLICE_X98Y155        LUT4 (Prop_lut4_I0_O)        0.126     5.340 r  vga/c2i4/i___45_i_1/O
                         net (fo=2, routed)           0.378     5.718    vga/c2i4/i___45_i_1_n_0
    SLICE_X94Y155        LUT5 (Prop_lut5_I4_O)        0.053     5.771 r  vga/c2i4/inst_reg[115]_i_8/O
                         net (fo=2, routed)           0.340     6.111    vga/c2i4/inst_reg[115]_i_8_n_0
    SLICE_X92Y158        LUT6 (Prop_lut6_I0_O)        0.138     6.249 f  vga/c2i4/i___16_i_1/O
                         net (fo=3, routed)           0.460     6.709    vga/c2i4/i___16_i_1_n_0
    SLICE_X91Y158        LUT4 (Prop_lut4_I0_O)        0.043     6.752 f  vga/c2i4/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.852     8.604    vga/c2i4/inst_reg[150]_i_3_n_0
    SLICE_X89Y150        LDPE                                         f  vga/c2i4/inst_reg[149]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_mem_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i4/inst_reg[21]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.978ns  (logic 0.569ns (9.518%)  route 5.409ns (90.482%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.220     2.626    vga/CLK_OUT1
    SLICE_X80Y200        FDRE                                         r  vga/code_mem_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y200        FDRE (Prop_fdre_C_Q)         0.209     2.835 r  vga/code_mem_reg[31]/Q
                         net (fo=34, routed)          2.379     5.214    vga/c2i4/Q[31]
    SLICE_X98Y155        LUT4 (Prop_lut4_I0_O)        0.126     5.340 r  vga/c2i4/i___45_i_1/O
                         net (fo=2, routed)           0.378     5.718    vga/c2i4/i___45_i_1_n_0
    SLICE_X94Y155        LUT5 (Prop_lut5_I4_O)        0.053     5.771 r  vga/c2i4/inst_reg[115]_i_8/O
                         net (fo=2, routed)           0.340     6.111    vga/c2i4/inst_reg[115]_i_8_n_0
    SLICE_X92Y158        LUT6 (Prop_lut6_I0_O)        0.138     6.249 f  vga/c2i4/i___16_i_1/O
                         net (fo=3, routed)           0.460     6.709    vga/c2i4/i___16_i_1_n_0
    SLICE_X91Y158        LUT4 (Prop_lut4_I0_O)        0.043     6.752 f  vga/c2i4/inst_reg[150]_i_3/O
                         net (fo=110, routed)         1.852     8.604    vga/c2i4/inst_reg[150]_i_3_n_0
    SLICE_X89Y150        LDPE                                         f  vga/c2i4/inst_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[48]/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.920ns  (logic 0.542ns (9.155%)  route 5.378ns (90.845%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.212     2.618    vga/CLK_OUT1
    SLICE_X71Y165        FDRE                                         r  vga/code_wb_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y165        FDRE (Prop_fdre_C_Q)         0.228     2.846 r  vga/code_wb_reg[30]/Q
                         net (fo=110, routed)         2.656     5.502    vga/c2i5/Q[30]
    SLICE_X64Y148        LUT4 (Prop_lut4_I0_O)        0.043     5.545 r  vga/c2i5/i___20_i_2/O
                         net (fo=26, routed)          1.178     6.723    vga/c2i5/i___20_i_2_n_0
    SLICE_X68Y153        LUT4 (Prop_lut4_I0_O)        0.049     6.772 r  vga/c2i5/inst_reg[66]_i_2/O
                         net (fo=4, routed)           0.726     7.497    vga/c2i5/inst_reg[66]_i_2_n_0
    SLICE_X58Y154        LUT6 (Prop_lut6_I5_O)        0.136     7.633 r  vga/c2i5/inst_reg[48]_i_2/O
                         net (fo=2, routed)           0.264     7.897    vga/c2i5/inst_reg[48]_i_2_n_0
    SLICE_X58Y152        LUT6 (Prop_lut6_I4_O)        0.043     7.940 r  vga/c2i5/inst_reg[48]_i_1/O
                         net (fo=1, routed)           0.555     8.495    vga/c2i5/inst_reg[48]/D
    SLICE_X72Y153        LUT3 (Prop_lut3_I2_O)        0.043     8.538 r  vga/c2i5/inst_reg[48]/L3_1/O
                         net (fo=1, routed)           0.000     8.538    vga/c2i5/inst_reg[48]/D0
    SLICE_X72Y153        LDCE                                         r  vga/c2i5/inst_reg[48]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[40]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.906ns  (logic 0.499ns (8.449%)  route 5.407ns (91.551%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.212     2.618    vga/CLK_OUT1
    SLICE_X71Y165        FDRE                                         r  vga/code_wb_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y165        FDRE (Prop_fdre_C_Q)         0.228     2.846 r  vga/code_wb_reg[30]/Q
                         net (fo=110, routed)         2.656     5.502    vga/c2i5/Q[30]
    SLICE_X64Y148        LUT4 (Prop_lut4_I0_O)        0.043     5.545 r  vga/c2i5/i___20_i_2/O
                         net (fo=26, routed)          1.178     6.723    vga/c2i5/i___20_i_2_n_0
    SLICE_X68Y153        LUT4 (Prop_lut4_I0_O)        0.049     6.772 r  vga/c2i5/inst_reg[66]_i_2/O
                         net (fo=4, routed)           0.726     7.497    vga/c2i5/inst_reg[66]_i_2_n_0
    SLICE_X58Y154        LUT6 (Prop_lut6_I5_O)        0.136     7.633 r  vga/c2i5/inst_reg[48]_i_2/O
                         net (fo=2, routed)           0.454     8.087    vga/c2i5/inst_reg[48]_i_2_n_0
    SLICE_X58Y155        LUT6 (Prop_lut6_I1_O)        0.043     8.130 r  vga/c2i5/inst_reg[40]_i_1/O
                         net (fo=1, routed)           0.394     8.524    vga/c2i5/inst_reg[40]_i_1_n_0
    SLICE_X69Y155        LDCE                                         r  vga/c2i5/inst_reg[40]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/code_exe_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i3/inst_reg[132]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.589ns  (logic 0.254ns (43.150%)  route 0.335ns (56.850%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.091     3.185    vga/CLK_OUT1
    SLICE_X81Y166        FDRE                                         r  vga/code_exe_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y166        FDRE (Prop_fdre_C_Q)         0.182     3.367 r  vga/code_exe_reg[4]/Q
                         net (fo=220, routed)         0.247     3.615    vga/c2i3/Q[4]
    SLICE_X82Y165        LUT6 (Prop_lut6_I5_O)        0.036     3.651 r  vga/c2i3/inst_reg[132]_i_2/O
                         net (fo=1, routed)           0.088     3.738    vga/c2i3/inst_reg[132]_i_2_n_0
    SLICE_X82Y165        LUT6 (Prop_lut6_I1_O)        0.036     3.774 r  vga/c2i3/inst_reg[132]_i_1/O
                         net (fo=1, routed)           0.000     3.774    vga/c2i3/inst_reg[132]_i_1_n_0
    SLICE_X82Y165        LDPE                                         r  vga/c2i3/inst_reg[132]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_if_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i1/inst_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.628ns  (logic 0.218ns (34.714%)  route 0.410ns (65.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.079     3.173    vga/CLK_OUT1
    SLICE_X69Y179        FDRE                                         r  vga/code_if_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDRE (Prop_fdre_C_Q)         0.182     3.355 r  vga/code_if_reg[0]/Q
                         net (fo=4, routed)           0.207     3.563    vga/c2i1/Q[0]
    SLICE_X69Y179        LUT4 (Prop_lut4_I2_O)        0.036     3.599 f  vga/c2i1/inst_reg[150]_i_3/O
                         net (fo=110, routed)         0.203     3.801    vga/c2i1/inst_reg[150]_i_3_n_0
    SLICE_X68Y179        LDCE                                         f  vga/c2i1/inst_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_exe_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i3/inst_reg[129]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.616ns  (logic 0.218ns (35.365%)  route 0.398ns (64.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.091     3.185    vga/CLK_OUT1
    SLICE_X81Y166        FDRE                                         r  vga/code_exe_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y166        FDRE (Prop_fdre_C_Q)         0.182     3.367 f  vga/code_exe_reg[6]/Q
                         net (fo=76, routed)          0.215     3.583    vga/c2i3/Q[6]
    SLICE_X82Y166        LUT6 (Prop_lut6_I3_O)        0.036     3.619 r  vga/c2i3/inst_reg[129]_i_1/O
                         net (fo=1, routed)           0.183     3.802    vga/c2i3/inst_reg[129]_i_1_n_0
    SLICE_X82Y166        LDCE                                         r  vga/c2i3/inst_reg[129]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[6]_rep/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[121]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.641ns  (logic 0.245ns (38.220%)  route 0.396ns (61.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.088     3.182    vga/CLK_OUT1
    SLICE_X70Y156        FDRE                                         r  vga/code_wb_reg[6]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y156        FDRE (Prop_fdre_C_Q)         0.209     3.391 f  vga/code_wb_reg[6]_rep/Q
                         net (fo=113, routed)         0.396     3.787    vga/c2i5/inst_reg[45]_i_1_0
    SLICE_X70Y155        LUT6 (Prop_lut6_I3_O)        0.036     3.823 r  vga/c2i5/i___43/O
                         net (fo=1, routed)           0.000     3.823    vga/c2i5/i___43_n_0
    SLICE_X70Y155        LDCE                                         r  vga/c2i5/inst_reg[121]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_mem_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i4/inst_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.672ns  (logic 0.218ns (32.458%)  route 0.454ns (67.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.099     3.193    vga/CLK_OUT1
    SLICE_X85Y157        FDRE                                         r  vga/code_mem_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y157        FDRE (Prop_fdre_C_Q)         0.182     3.375 r  vga/code_mem_reg[6]/Q
                         net (fo=76, routed)          0.289     3.665    vga/c2i4/Q[6]
    SLICE_X91Y156        LUT6 (Prop_lut6_I3_O)        0.036     3.701 r  vga/c2i4/inst_reg[8]_i_1/O
                         net (fo=1, routed)           0.164     3.865    vga/c2i4/inst_reg[8]_i_1_n_0
    SLICE_X90Y156        LDCE                                         r  vga/c2i4/inst_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_id_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i2/inst_reg[106]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.681ns  (logic 0.218ns (32.023%)  route 0.463ns (67.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.090     3.184    vga/CLK_OUT1
    SLICE_X84Y179        FDRE                                         r  vga/code_id_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y179        FDRE (Prop_fdre_C_Q)         0.182     3.366 r  vga/code_id_reg[6]/Q
                         net (fo=76, routed)          0.463     3.829    vga/c2i2/Q[6]
    SLICE_X82Y176        LUT6 (Prop_lut6_I2_O)        0.036     3.865 r  vga/c2i2/inst_reg[106]_i_1/O
                         net (fo=1, routed)           0.000     3.865    vga/c2i2/inst_reg[106]_i_1_n_0
    SLICE_X82Y176        LDCE                                         r  vga/c2i2/inst_reg[106]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_if_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i1/inst_reg[144]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.697ns  (logic 0.218ns (31.270%)  route 0.479ns (68.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.079     3.173    vga/CLK_OUT1
    SLICE_X69Y179        FDRE                                         r  vga/code_if_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDRE (Prop_fdre_C_Q)         0.182     3.355 r  vga/code_if_reg[0]/Q
                         net (fo=4, routed)           0.207     3.563    vga/c2i1/Q[0]
    SLICE_X69Y179        LUT4 (Prop_lut4_I2_O)        0.036     3.599 f  vga/c2i1/inst_reg[150]_i_3/O
                         net (fo=110, routed)         0.272     3.871    vga/c2i1/inst_reg[150]_i_3_n_0
    SLICE_X69Y180        LDCE                                         f  vga/c2i1/inst_reg[144]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_wb_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i5/inst_reg[96]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.689ns  (logic 0.254ns (36.889%)  route 0.435ns (63.111%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.088     3.182    vga/CLK_OUT1
    SLICE_X65Y158        FDRE                                         r  vga/code_wb_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y158        FDRE (Prop_fdre_C_Q)         0.182     3.364 r  vga/code_wb_reg[11]/Q
                         net (fo=18, routed)          0.351     3.715    vga/c2i5/Q[11]
    SLICE_X61Y155        LUT6 (Prop_lut6_I4_O)        0.036     3.751 r  vga/c2i5/inst_reg[96]_i_3/O
                         net (fo=1, routed)           0.084     3.835    vga/c2i5/inst_reg[96]_i_3_n_0
    SLICE_X61Y155        LUT6 (Prop_lut6_I2_O)        0.036     3.871 r  vga/c2i5/inst_reg[96]_i_1/O
                         net (fo=1, routed)           0.000     3.871    vga/c2i5/inst_reg[96]_i_1_n_0
    SLICE_X61Y155        LDCE                                         r  vga/c2i5/inst_reg[96]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_exe_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i3/inst_reg[144]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.695ns  (logic 0.218ns (31.361%)  route 0.477ns (68.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.086     3.180    vga/CLK_OUT1
    SLICE_X80Y171        FDRE                                         r  vga/code_exe_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y171        FDRE (Prop_fdre_C_Q)         0.182     3.362 f  vga/code_exe_reg[13]/Q
                         net (fo=196, routed)         0.295     3.657    vga/c2i3/Q[13]
    SLICE_X84Y166        LUT6 (Prop_lut6_I2_O)        0.036     3.693 r  vga/c2i3/inst_reg[144]_i_1/O
                         net (fo=1, routed)           0.182     3.876    vga/c2i3/inst_reg[144]_i_1_n_0
    SLICE_X84Y166        LDCE                                         r  vga/c2i3/inst_reg[144]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/code_if_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/c2i1/inst_reg[65]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.703ns  (logic 0.218ns (30.990%)  route 0.485ns (69.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.079     3.173    vga/CLK_OUT1
    SLICE_X69Y179        FDRE                                         r  vga/code_if_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDRE (Prop_fdre_C_Q)         0.182     3.355 r  vga/code_if_reg[0]/Q
                         net (fo=4, routed)           0.207     3.563    vga/c2i1/Q[0]
    SLICE_X69Y179        LUT4 (Prop_lut4_I2_O)        0.036     3.599 f  vga/c2i1/inst_reg[150]_i_3/O
                         net (fo=110, routed)         0.278     3.877    vga/c2i1/inst_reg[150]_i_3_n_0
    SLICE_X69Y178        LDPE                                         f  vga/c2i1/inst_reg[65]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout2
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.260ns  (logic 2.464ns (29.825%)  route 5.797ns (70.175%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.638    -1.956    BTN_SCAN/CLK_OUT3
    SLICE_X20Y86         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y86         FDRE (Prop_fdre_C_Q)         0.259    -1.697 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.613    -1.084    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X20Y86         LUT4 (Prop_lut4_I1_O)        0.047    -1.037 r  BTN_SCAN/BTN_X_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.184     4.147    BTN_X_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         2.158     6.304 r  BTN_X_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.304    BTN_X[2]
    W19                                                               r  BTN_X[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.136ns  (logic 2.448ns (30.093%)  route 5.688ns (69.907%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.638    -1.956    BTN_SCAN/CLK_OUT3
    SLICE_X20Y86         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y86         FDRE (Prop_fdre_C_Q)         0.259    -1.697 r  BTN_SCAN/FSM_onehot_btn_x_reg[3]/Q
                         net (fo=6, routed)           0.570    -1.127    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[3]
    SLICE_X20Y86         LUT4 (Prop_lut4_I3_O)        0.046    -1.081 r  BTN_SCAN/BTN_X_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.117     4.037    BTN_X_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.143     6.180 r  BTN_X_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.180    BTN_X[3]
    W15                                                               r  BTN_X[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 2.359ns (29.431%)  route 5.655ns (70.569%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.638    -1.956    BTN_SCAN/CLK_OUT3
    SLICE_X20Y86         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y86         FDRE (Prop_fdre_C_Q)         0.259    -1.697 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.609    -1.088    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X20Y86         LUT4 (Prop_lut4_I0_O)        0.043    -1.045 r  BTN_SCAN/BTN_X_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.046     4.001    BTN_X_OBUF[4]
    W16                  OBUF (Prop_obuf_I_O)         2.057     6.058 r  BTN_X_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.058    BTN_X[4]
    W16                                                               r  BTN_X[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.869ns  (logic 2.461ns (31.272%)  route 5.408ns (68.728%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.638    -1.956    BTN_SCAN/CLK_OUT3
    SLICE_X20Y86         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y86         FDRE (Prop_fdre_C_Q)         0.259    -1.697 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.609    -1.088    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X20Y86         LUT4 (Prop_lut4_I2_O)        0.051    -1.037 r  BTN_SCAN/BTN_X_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.800     3.762    BTN_X_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         2.151     5.913 r  BTN_X_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.913    BTN_X[0]
    V17                                                               r  BTN_X[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_X[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.551ns  (logic 2.367ns (31.350%)  route 5.184ns (68.650%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.638    -1.956    BTN_SCAN/CLK_OUT3
    SLICE_X20Y86         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y86         FDRE (Prop_fdre_C_Q)         0.259    -1.697 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.613    -1.084    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X20Y86         LUT4 (Prop_lut4_I2_O)        0.043    -1.041 r  BTN_SCAN/BTN_X_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.571     3.530    BTN_X_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         2.065     5.595 r  BTN_X_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.595    BTN_X[1]
    W18                                                               r  BTN_X[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/G_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 3.266ns (42.960%)  route 4.337ns (57.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.213    -2.381    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y166        FDRE (Prop_fdre_C_Q)         0.236    -2.145 r  vga/U12/G_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.337     2.192    lopt_4
    T24                  OBUF (Prop_obuf_I_O)         3.031     5.222 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.222    VGA_G[2]
    T24                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.527ns  (logic 3.260ns (43.311%)  route 4.267ns (56.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.213    -2.381    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y166        FDRE (Prop_fdre_C_Q)         0.236    -2.145 r  vga/U12/G_reg[3]/Q
                         net (fo=1, routed)           4.267     2.122    VGA_G_OBUF[2]
    T25                  OBUF (Prop_obuf_I_O)         3.024     5.146 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.146    VGA_G[3]
    T25                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.484ns  (logic 3.159ns (42.211%)  route 4.325ns (57.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.213    -2.381    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y166        FDRE (Prop_fdre_C_Q)         0.223    -2.158 r  vga/U12/B_reg[3]/Q
                         net (fo=1, routed)           4.325     2.167    VGA_B_OBUF[3]
    T23                  OBUF (Prop_obuf_I_O)         2.936     5.103 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.103    VGA_B[3]
    T23                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 3.163ns (42.654%)  route 4.252ns (57.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.213    -2.381    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y166        FDRE (Prop_fdre_C_Q)         0.223    -2.158 r  vga/U12/R_reg[3]/Q
                         net (fo=1, routed)           4.252     2.094    VGA_R_OBUF[2]
    P21                  OBUF (Prop_obuf_I_O)         2.940     5.034 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.034    VGA_R[3]
    P21                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/G_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.411ns  (logic 3.200ns (43.180%)  route 4.211ns (56.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.213    -2.381    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y166        FDRE (Prop_fdre_C_Q)         0.259    -2.122 r  vga/U12/G_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.211     2.089    lopt_2
    R22                  OBUF (Prop_obuf_I_O)         2.941     5.030 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.030    VGA_G[0]
    R22                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SEGLED_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.516ns (80.726%)  route 0.362ns (19.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                         net (fo=25, routed)          0.362    -0.007    SEGLED_CLK_OBUF
    M24                  OBUF (Prop_obuf_I_O)         1.416     1.409 r  SEGLED_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.409    SEGLED_CLK
    M24                                                               r  SEGLED_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_SEG/buff_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SEGLED_DO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.555ns (82.419%)  route 0.332ns (17.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.091    -0.380 r  DISPLAY/P2S_SEG/buff_reg[64]/Q
                         net (fo=1, routed)           0.332    -0.048    SEGLED_DO_OBUF
    L24                  OBUF (Prop_obuf_I_O)         1.464     1.416 r  SEGLED_DO_OBUF_inst/O
                         net (fo=0)                   0.000     1.416    SEGLED_DO
    L24                                                               r  SEGLED_DO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_LED/buff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_DO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.509ns (79.651%)  route 0.386ns (20.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.723    -0.470    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  DISPLAY/P2S_LED/buff_reg[16]/Q
                         net (fo=1, routed)           0.386     0.016    LED_DO_OBUF
    M26                  OBUF (Prop_obuf_I_O)         1.409     1.425 r  LED_DO_OBUF_inst/O
                         net (fo=0)                   0.000     1.425    LED_DO
    M26                                                               r  LED_DO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/P2S_LED/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.499ns (77.778%)  route 0.428ns (22.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.723    -0.470    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  DISPLAY/P2S_LED/s_clk_reg/Q
                         net (fo=10, routed)          0.428     0.059    LED_CLK_OBUF
    N26                  OBUF (Prop_obuf_I_O)         1.399     1.457 r  LED_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.457    LED_CLK
    N26                                                               r  LED_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/R_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.883ns  (logic 1.411ns (48.944%)  route 1.472ns (51.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.538    -0.655    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.555 r  vga/U12/R_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.472     0.917    lopt_8
    R21                  OBUF (Prop_obuf_I_O)         1.311     2.229 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.229    VGA_R[2]
    R21                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.993ns  (logic 1.466ns (48.971%)  route 1.527ns (51.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.538    -0.655    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y166        FDRE (Prop_fdre_C_Q)         0.107    -0.548 r  vga/U12/R_reg[1]/Q
                         net (fo=1, routed)           1.527     0.980    VGA_R_OBUF[0]
    N22                  OBUF (Prop_obuf_I_O)         1.359     2.339 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.339    VGA_R[1]
    N22                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/B_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.245ns  (logic 1.409ns (43.410%)  route 1.836ns (56.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.538    -0.655    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y166        FDRE (Prop_fdre_C_Q)         0.118    -0.537 r  vga/U12/B_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.836     1.300    lopt
    T20                  OBUF (Prop_obuf_I_O)         1.291     2.590 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.590    VGA_B[0]
    T20                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.258ns  (logic 1.410ns (43.286%)  route 1.848ns (56.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.538    -0.655    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y166        FDRE (Prop_fdre_C_Q)         0.118    -0.537 r  vga/U12/B_reg[1]/Q
                         net (fo=1, routed)           1.848     1.311    VGA_B_OBUF[0]
    R20                  OBUF (Prop_obuf_I_O)         1.292     2.604 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.604    VGA_B[1]
    R20                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.259ns  (logic 1.419ns (43.532%)  route 1.840ns (56.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.538    -0.655    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.555 r  vga/U12/B_reg[2]/Q
                         net (fo=1, routed)           1.840     1.285    VGA_B_OBUF[2]
    T22                  OBUF (Prop_obuf_I_O)         1.319     2.604 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.604    VGA_B[2]
    T22                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/U12/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.305ns  (logic 1.448ns (43.819%)  route 1.857ns (56.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.537    -0.656    vga/U12/CLK_OUT3
    SLICE_X66Y165        FDRE                                         r  vga/U12/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y165        FDRE (Prop_fdre_C_Q)         0.118    -0.538 r  vga/U12/HS_reg/Q
                         net (fo=1, routed)           1.857     1.319    HS_OBUF
    M22                  OBUF (Prop_obuf_I_O)         1.330     2.650 r  HS_OBUF_inst/O
                         net (fo=0)                   0.000     2.650    HS
    M22                                                               r  HS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout0

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.386ns  (logic 0.883ns (13.834%)  route 5.503ns (86.166%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.032     4.778    vga/U12/SW_IBUF[2]
    SLICE_X62Y168        LUT4 (Prop_lut4_I0_O)        0.043     4.821 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.703     5.524    vga/U12/flag117_out
    SLICE_X68Y167        LUT6 (Prop_lut6_I0_O)        0.043     5.567 r  vga/U12/flag_i_2/O
                         net (fo=1, routed)           0.320     5.887    vga/U12/flag1_out
    SLICE_X67Y168        LUT3 (Prop_lut3_I0_O)        0.052     5.939 r  vga/U12/flag_i_1/O
                         net (fo=1, routed)           0.447     6.386    vga/U12_n_81
    SLICE_X58Y167        FDRE                                         r  vga/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.083    -1.823    vga/CLK_OUT1
    SLICE_X58Y167        FDRE                                         r  vga/flag_reg/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[0]_inv/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.015ns  (logic 0.831ns (13.823%)  route 5.184ns (86.177%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.032     4.778    vga/U12/SW_IBUF[2]
    SLICE_X62Y168        LUT4 (Prop_lut4_I0_O)        0.043     4.821 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.332     5.153    vga/U12/flag117_out
    SLICE_X67Y168        LUT6 (Prop_lut6_I5_O)        0.043     5.196 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.820     6.015    vga/ascii_code
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[0]_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.079    -1.827    vga/CLK_OUT1
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[0]_inv/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.015ns  (logic 0.831ns (13.823%)  route 5.184ns (86.177%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.032     4.778    vga/U12/SW_IBUF[2]
    SLICE_X62Y168        LUT4 (Prop_lut4_I0_O)        0.043     4.821 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.332     5.153    vga/U12/flag117_out
    SLICE_X67Y168        LUT6 (Prop_lut6_I5_O)        0.043     5.196 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.820     6.015    vga/ascii_code
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.079    -1.827    vga/CLK_OUT1
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.972ns  (logic 0.831ns (13.923%)  route 5.141ns (86.077%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.032     4.778    vga/U12/SW_IBUF[2]
    SLICE_X62Y168        LUT4 (Prop_lut4_I0_O)        0.043     4.821 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           1.108     5.929    vga/U12/flag117_out
    SLICE_X68Y170        LUT6 (Prop_lut6_I3_O)        0.043     5.972 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     5.972    vga/U12_n_88
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.079    -1.827    vga/CLK_OUT1
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[0]_inv/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.881ns  (logic 0.831ns (14.138%)  route 5.050ns (85.862%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.032     4.778    vga/U12/SW_IBUF[2]
    SLICE_X62Y168        LUT4 (Prop_lut4_I0_O)        0.043     4.821 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           1.018     5.838    vga/U12/flag117_out
    SLICE_X67Y169        LUT6 (Prop_lut6_I3_O)        0.043     5.881 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     5.881    vga/U12_n_85
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.080    -1.826    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.865ns  (logic 0.831ns (14.177%)  route 5.034ns (85.823%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.032     4.778    vga/U12/SW_IBUF[2]
    SLICE_X62Y168        LUT4 (Prop_lut4_I0_O)        0.043     4.821 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           1.001     5.822    vga/U12/flag117_out
    SLICE_X67Y169        LUT6 (Prop_lut6_I3_O)        0.043     5.865 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     5.865    vga/U12_n_83
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.080    -1.826    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[5]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            vga/strdata_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.851ns  (logic 0.813ns (13.898%)  route 5.038ns (86.102%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 f  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    AE13                 IBUF (Prop_ibuf_I_O)         0.762     0.762 f  SW_IBUF[13]_inst/O
                         net (fo=14, routed)          4.454     5.217    vga/U12/SW_IBUF[0]
    SLICE_X78Y181        LUT2 (Prop_lut2_I1_O)        0.051     5.268 r  vga/U12/strdata[52]_i_1/O
                         net (fo=5, routed)           0.584     5.851    vga/U12_n_219
    SLICE_X75Y177        FDRE                                         r  vga/strdata_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.075    -1.831    vga/CLK_OUT1
    SLICE_X75Y177        FDRE                                         r  vga/strdata_reg[27]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            vga/strdata_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.851ns  (logic 0.813ns (13.898%)  route 5.038ns (86.102%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 f  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    AE13                 IBUF (Prop_ibuf_I_O)         0.762     0.762 f  SW_IBUF[13]_inst/O
                         net (fo=14, routed)          4.454     5.217    vga/U12/SW_IBUF[0]
    SLICE_X78Y181        LUT2 (Prop_lut2_I1_O)        0.051     5.268 r  vga/U12/strdata[52]_i_1/O
                         net (fo=5, routed)           0.584     5.851    vga/U12_n_219
    SLICE_X75Y177        FDRE                                         r  vga/strdata_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.075    -1.831    vga/CLK_OUT1
    SLICE_X75Y177        FDRE                                         r  vga/strdata_reg[28]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.845ns  (logic 0.831ns (14.226%)  route 5.013ns (85.774%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.032     4.778    vga/U12/SW_IBUF[2]
    SLICE_X62Y168        LUT4 (Prop_lut4_I0_O)        0.043     4.821 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.332     5.153    vga/U12/flag117_out
    SLICE_X67Y168        LUT6 (Prop_lut6_I5_O)        0.043     5.196 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.649     5.845    vga/ascii_code
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.080    -1.826    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/ascii_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.845ns  (logic 0.831ns (14.226%)  route 5.013ns (85.774%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           4.032     4.778    vga/U12/SW_IBUF[2]
    SLICE_X62Y168        LUT4 (Prop_lut4_I0_O)        0.043     4.821 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.332     5.153    vga/U12/flag117_out
    SLICE_X67Y168        LUT6 (Prop_lut6_I5_O)        0.043     5.196 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.649     5.845    vga/ascii_code
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         1.080    -1.826    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/c2i1/inst_reg[50]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.322ns (38.198%)  route 0.521ns (61.802%))
  Logic Levels:           6  (LDPE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y172        LDPE                         0.000     0.000 r  vga/c2i1/inst_reg[50]/G
    SLICE_X59Y172        LDPE (EnToQ_ldpe_G_Q)        0.128     0.128 r  vga/c2i1/inst_reg[50]/Q
                         net (fo=1, routed)           0.101     0.229    vga/c2i1/inst_if[50]
    SLICE_X62Y172        LUT6 (Prop_lut6_I0_O)        0.028     0.257 r  vga/c2i1/ascii_code[2]_i_44/O
                         net (fo=1, routed)           0.000     0.257    vga/c2i1/ascii_code[2]_i_44_n_0
    SLICE_X62Y172        MUXF7 (Prop_muxf7_I1_O)      0.054     0.311 r  vga/c2i1/ascii_code_reg[2]_i_21/O
                         net (fo=1, routed)           0.000     0.311    vga/c2i1/ascii_code_reg[2]_i_21_n_0
    SLICE_X62Y172        MUXF8 (Prop_muxf8_I0_O)      0.017     0.328 r  vga/c2i1/ascii_code_reg[2]_i_11/O
                         net (fo=1, routed)           0.238     0.566    vga/U12/ascii_code_reg[2]_0
    SLICE_X72Y169        LUT5 (Prop_lut5_I4_O)        0.067     0.633 r  vga/U12/ascii_code[2]_i_4/O
                         net (fo=1, routed)           0.182     0.815    vga/U12/ascii_code[2]_i_4_n_0
    SLICE_X67Y169        LUT6 (Prop_lut6_I4_O)        0.028     0.843 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.843    vga/U12_n_86
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[2]/C

Slack:                    inf
  Source:                 vga/c2i1/inst_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.322ns (37.772%)  route 0.530ns (62.228%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y178        LDCE                         0.000     0.000 r  vga/c2i1/inst_reg[24]/G
    SLICE_X67Y178        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 f  vga/c2i1/inst_reg[24]/Q
                         net (fo=1, routed)           0.117     0.245    vga/c2i1/inst_if[24]
    SLICE_X67Y177        LUT6 (Prop_lut6_I3_O)        0.028     0.273 f  vga/c2i1/ascii_code[0]_inv_i_43/O
                         net (fo=1, routed)           0.000     0.273    vga/c2i1/ascii_code[0]_inv_i_43_n_0
    SLICE_X67Y177        MUXF7 (Prop_muxf7_I1_O)      0.051     0.324 f  vga/c2i1/ascii_code_reg[0]_inv_i_19/O
                         net (fo=1, routed)           0.000     0.324    vga/c2i1/ascii_code_reg[0]_inv_i_19_n_0
    SLICE_X67Y177        MUXF8 (Prop_muxf8_I1_O)      0.017     0.341 f  vga/c2i1/ascii_code_reg[0]_inv_i_10/O
                         net (fo=1, routed)           0.244     0.585    vga/U12/ascii_code_reg[0]_inv_0
    SLICE_X69Y171        LUT5 (Prop_lut5_I4_O)        0.070     0.655 f  vga/U12/ascii_code[0]_inv_i_4/O
                         net (fo=1, routed)           0.170     0.824    vga/U12/ascii_code[0]_inv_i_4_n_0
    SLICE_X68Y170        LUT6 (Prop_lut6_I4_O)        0.028     0.852 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.852    vga/U12_n_88
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.730    -0.728    vga/CLK_OUT1
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[0]_inv/C

Slack:                    inf
  Source:                 vga/c2i2/inst_reg[59]/L7/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.322ns (37.231%)  route 0.543ns (62.769%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y175        LDCE                         0.000     0.000 r  vga/c2i2/inst_reg[59]/L7/G
    SLICE_X81Y175        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  vga/c2i2/inst_reg[59]/L7/Q
                         net (fo=1, routed)           0.128     0.256    vga/c2i2/inst_id[59]
    SLICE_X81Y174        LUT6 (Prop_lut6_I3_O)        0.028     0.284 r  vga/c2i2/ascii_code[3]_i_39/O
                         net (fo=1, routed)           0.000     0.284    vga/c2i2/ascii_code[3]_i_39_n_0
    SLICE_X81Y174        MUXF7 (Prop_muxf7_I1_O)      0.051     0.335 r  vga/c2i2/ascii_code_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     0.335    vga/c2i2/ascii_code_reg[3]_i_17_n_0
    SLICE_X81Y174        MUXF8 (Prop_muxf8_I1_O)      0.017     0.352 r  vga/c2i2/ascii_code_reg[3]_i_9/O
                         net (fo=1, routed)           0.254     0.606    vga/U12/ascii_code_reg[3]
    SLICE_X69Y171        LUT5 (Prop_lut5_I3_O)        0.070     0.676 r  vga/U12/ascii_code[3]_i_4/O
                         net (fo=1, routed)           0.161     0.837    vga/U12/ascii_code[3]_i_4_n_0
    SLICE_X67Y169        LUT6 (Prop_lut6_I4_O)        0.028     0.865 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.865    vga/U12_n_85
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[3]/C

Slack:                    inf
  Source:                 vga/c2i1/inst_reg[126]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.322ns (37.222%)  route 0.543ns (62.778%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y174        LDCE                         0.000     0.000 r  vga/c2i1/inst_reg[126]/G
    SLICE_X60Y174        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  vga/c2i1/inst_reg[126]/Q
                         net (fo=1, routed)           0.079     0.207    vga/c2i1/inst_if[126]
    SLICE_X61Y174        LUT6 (Prop_lut6_I1_O)        0.028     0.235 r  vga/c2i1/ascii_code[6]_i_85/O
                         net (fo=1, routed)           0.000     0.235    vga/c2i1/ascii_code[6]_i_85_n_0
    SLICE_X61Y174        MUXF7 (Prop_muxf7_I1_O)      0.051     0.286 r  vga/c2i1/ascii_code_reg[6]_i_55/O
                         net (fo=1, routed)           0.000     0.286    vga/c2i1/ascii_code_reg[6]_i_55_n_0
    SLICE_X61Y174        MUXF8 (Prop_muxf8_I1_O)      0.017     0.303 r  vga/c2i1/ascii_code_reg[6]_i_32/O
                         net (fo=1, routed)           0.242     0.545    vga/U12/ascii_code_reg[6]_0
    SLICE_X70Y171        LUT5 (Prop_lut5_I4_O)        0.070     0.615 r  vga/U12/ascii_code[6]_i_9/O
                         net (fo=1, routed)           0.222     0.837    vga/U12/ascii_code[6]_i_9_n_0
    SLICE_X67Y170        LUT6 (Prop_lut6_I4_O)        0.028     0.865 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.865    vga/U12_n_82
    SLICE_X67Y170        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.730    -0.728    vga/CLK_OUT1
    SLICE_X67Y170        FDRE                                         r  vga/ascii_code_reg[6]/C

Slack:                    inf
  Source:                 vga/c2i2/inst_reg[97]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.330ns (34.693%)  route 0.621ns (65.307%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y172        LDCE                         0.000     0.000 r  vga/c2i2/inst_reg[97]/G
    SLICE_X81Y172        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  vga/c2i2/inst_reg[97]/Q
                         net (fo=1, routed)           0.104     0.232    vga/U12/ascii_code[4]_i_34_0[4]
    SLICE_X81Y172        LUT6 (Prop_lut6_I5_O)        0.028     0.260 r  vga/U12/ascii_code[1]_i_34/O
                         net (fo=1, routed)           0.000     0.260    vga/U12/ascii_code[1]_i_34_n_0
    SLICE_X81Y172        MUXF7 (Prop_muxf7_I0_O)      0.050     0.310 r  vga/U12/ascii_code_reg[1]_i_16/O
                         net (fo=1, routed)           0.115     0.425    vga/U12/ascii_code_reg[1]_i_16_n_0
    SLICE_X81Y172        LUT3 (Prop_lut3_I1_O)        0.068     0.493 r  vga/U12/ascii_code[1]_i_9/O
                         net (fo=1, routed)           0.230     0.722    vga/U12/ascii_code[1]_i_9_n_0
    SLICE_X72Y171        LUT5 (Prop_lut5_I3_O)        0.028     0.750 r  vga/U12/ascii_code[1]_i_4/O
                         net (fo=1, routed)           0.173     0.923    vga/U12/ascii_code[1]_i_4_n_0
    SLICE_X68Y170        LUT6 (Prop_lut6_I4_O)        0.028     0.951 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.951    vga/U12_n_87
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.730    -0.728    vga/CLK_OUT1
    SLICE_X68Y170        FDRE                                         r  vga/ascii_code_reg[1]/C

Slack:                    inf
  Source:                 vga/c2i1/inst_reg[77]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.321ns (33.008%)  route 0.651ns (66.992%))
  Logic Levels:           6  (LDPE=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y174        LDPE                         0.000     0.000 r  vga/c2i1/inst_reg[77]/G
    SLICE_X63Y174        LDPE (EnToQ_ldpe_G_Q)        0.128     0.128 r  vga/c2i1/inst_reg[77]/Q
                         net (fo=1, routed)           0.148     0.276    vga/c2i1/inst_if[77]
    SLICE_X60Y172        LUT6 (Prop_lut6_I5_O)        0.028     0.304 r  vga/c2i1/ascii_code[5]_i_43/O
                         net (fo=1, routed)           0.000     0.304    vga/c2i1/ascii_code[5]_i_43_n_0
    SLICE_X60Y172        MUXF7 (Prop_muxf7_I0_O)      0.050     0.354 r  vga/c2i1/ascii_code_reg[5]_i_20/O
                         net (fo=1, routed)           0.000     0.354    vga/c2i1/ascii_code_reg[5]_i_20_n_0
    SLICE_X60Y172        MUXF8 (Prop_muxf8_I1_O)      0.017     0.371 r  vga/c2i1/ascii_code_reg[5]_i_10/O
                         net (fo=1, routed)           0.254     0.626    vga/U12/ascii_code_reg[5]_0
    SLICE_X72Y169        LUT5 (Prop_lut5_I4_O)        0.070     0.696 r  vga/U12/ascii_code[5]_i_4/O
                         net (fo=1, routed)           0.249     0.944    vga/U12/ascii_code[5]_i_4_n_0
    SLICE_X67Y169        LUT6 (Prop_lut6_I4_O)        0.028     0.972 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.972    vga/U12_n_83
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[5]/C

Slack:                    inf
  Source:                 vga/c2i1/inst_reg[68]/G
                            (positive level-sensitive latch)
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.365ns (33.376%)  route 0.729ns (66.624%))
  Logic Levels:           6  (LDPE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y173        LDPE                         0.000     0.000 r  vga/c2i1/inst_reg[68]/G
    SLICE_X69Y173        LDPE (EnToQ_ldpe_G_Q)        0.128     0.128 r  vga/c2i1/inst_reg[68]/Q
                         net (fo=1, routed)           0.167     0.295    vga/U12/ascii_code[6]_i_83[21]
    SLICE_X70Y173        LUT6 (Prop_lut6_I5_O)        0.028     0.323 r  vga/U12/ascii_code[4]_i_38/O
                         net (fo=1, routed)           0.000     0.323    vga/U12/ascii_code[4]_i_38_n_0
    SLICE_X70Y173        MUXF7 (Prop_muxf7_I0_O)      0.043     0.366 r  vga/U12/ascii_code_reg[4]_i_18/O
                         net (fo=1, routed)           0.168     0.535    vga/U12/ascii_code_reg[4]_i_18_n_0
    SLICE_X71Y173        LUT3 (Prop_lut3_I1_O)        0.069     0.604 r  vga/U12/ascii_code[4]_i_10/O
                         net (fo=1, routed)           0.229     0.833    vga/U12/ascii_code[4]_i_10_n_0
    SLICE_X72Y169        LUT5 (Prop_lut5_I4_O)        0.069     0.902 r  vga/U12/ascii_code[4]_i_4/O
                         net (fo=1, routed)           0.164     1.066    vga/U12/ascii_code[4]_i_4_n_0
    SLICE_X67Y169        LUT6 (Prop_lut6_I4_O)        0.028     1.094 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     1.094    vga/U12_n_84
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.731    -0.727    vga/CLK_OUT1
    SLICE_X67Y169        FDRE                                         r  vga/ascii_code_reg[4]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            vga/strdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.147ns  (logic 0.169ns (7.863%)  route 1.978ns (92.137%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.141     0.141 r  SW_IBUF[14]_inst/O
                         net (fo=2, routed)           1.978     2.119    vga/U12/SW_IBUF[1]
    SLICE_X77Y181        LUT6 (Prop_lut6_I3_O)        0.028     2.147 r  vga/U12/strdata[9]_i_1/O
                         net (fo=1, routed)           0.000     2.147    vga/U12_n_57
    SLICE_X77Y181        FDRE                                         r  vga/strdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.730    -0.728    vga/CLK_OUT1
    SLICE_X77Y181        FDRE                                         r  vga/strdata_reg[9]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            vga/strdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.414ns  (logic 0.172ns (7.115%)  route 2.243ns (92.885%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 f  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    AE13                 IBUF (Prop_ibuf_I_O)         0.144     0.144 f  SW_IBUF[13]_inst/O
                         net (fo=14, routed)          2.243     2.386    vga/U12/SW_IBUF[0]
    SLICE_X77Y178        LUT4 (Prop_lut4_I0_O)        0.028     2.414 r  vga/U12/strdata[26]_i_1/O
                         net (fo=1, routed)           0.000     2.414    vga/U12_n_77
    SLICE_X77Y178        FDRE                                         r  vga/strdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.727    -0.731    vga/CLK_OUT1
    SLICE_X77Y178        FDRE                                         r  vga/strdata_reg[26]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            vga/strdata_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.415ns  (logic 0.173ns (7.154%)  route 2.243ns (92.846%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 f  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    AE13                 IBUF (Prop_ibuf_I_O)         0.144     0.144 f  SW_IBUF[13]_inst/O
                         net (fo=14, routed)          2.243     2.386    vga/U12/SW_IBUF[0]
    SLICE_X77Y178        LUT4 (Prop_lut4_I0_O)        0.029     2.415 r  vga/U12/strdata[43]_i_1/O
                         net (fo=1, routed)           0.000     2.415    vga/U12_n_67
    SLICE_X77Y178        FDRE                                         r  vga/strdata_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=281, routed)         0.727    -0.731    vga/CLK_OUT1
    SLICE_X77Y178        FDRE                                         r  vga/strdata_reg[43]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 0.842ns (14.482%)  route 4.975ns (85.518%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.763     4.509    vga/U12/SW_IBUF[2]
    SLICE_X63Y167        LUT6 (Prop_lut6_I0_O)        0.043     4.552 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.624     5.175    vga/U12/dout1
    SLICE_X55Y166        LUT5 (Prop_lut5_I4_O)        0.054     5.229 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.588     5.817    vga/U12/G[3]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    -1.822    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.794ns  (logic 0.842ns (14.540%)  route 4.952ns (85.460%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.763     4.509    vga/U12/SW_IBUF[2]
    SLICE_X63Y167        LUT6 (Prop_lut6_I0_O)        0.043     4.552 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.624     5.175    vga/U12/dout1
    SLICE_X55Y166        LUT5 (Prop_lut5_I4_O)        0.054     5.229 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.565     5.794    vga/U12/G[3]_i_1_n_0
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    -1.822    vga/U12/CLK_OUT3
    SLICE_X54Y166        FDRE                                         r  vga/U12/G_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.773ns  (logic 0.831ns (14.404%)  route 4.941ns (85.596%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.763     4.509    vga/U12/SW_IBUF[2]
    SLICE_X63Y167        LUT6 (Prop_lut6_I0_O)        0.043     4.552 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.624     5.175    vga/U12/dout1
    SLICE_X55Y166        LUT5 (Prop_lut5_I4_O)        0.043     5.218 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.554     5.773    vga/U12/B[2]_i_1_n_0
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    -1.822    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/B_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.321ns  (logic 0.836ns (15.719%)  route 4.485ns (84.281%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.763     4.509    vga/U12/SW_IBUF[2]
    SLICE_X63Y167        LUT6 (Prop_lut6_I0_O)        0.043     4.552 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.419     4.970    vga/U12/dout1
    SLICE_X55Y166        LUT2 (Prop_lut2_I0_O)        0.048     5.018 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.303     5.321    vga/U12/R[3]_i_1_n_0
    SLICE_X55Y166        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    -1.822    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.018ns  (logic 0.836ns (16.669%)  route 4.182ns (83.331%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           3.763     4.509    vga/U12/SW_IBUF[2]
    SLICE_X63Y167        LUT6 (Prop_lut6_I0_O)        0.043     4.552 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.419     4.970    vga/U12/dout1
    SLICE_X55Y166        LUT2 (Prop_lut2_I0_O)        0.048     5.018 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.000     5.018    vga/U12/R[3]_i_1_n_0
    SLICE_X55Y166        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.084    -1.822    vga/U12/CLK_OUT3
    SLICE_X55Y166        FDRE                                         r  vga/U12/R_reg[3]/C

Slack:                    inf
  Source:                 BTN_Y[0]
                            (input port)
  Destination:            BTN_SCAN/result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.787ns  (logic 0.680ns (14.217%)  route 4.106ns (85.783%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  BTN_Y[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.637     0.637 f  BTN_Y_IBUF[0]_inst/O
                         net (fo=1, routed)           4.106     4.744    BTN_SCAN/BTN_Y_IBUF[0]
    SLICE_X14Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.787 r  BTN_SCAN/result[16]_i_1/O
                         net (fo=1, routed)           0.000     4.787    BTN_SCAN/result[16]_i_1_n_0
    SLICE_X14Y86         FDRE                                         r  BTN_SCAN/result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.503    -1.403    BTN_SCAN/CLK_OUT3
    SLICE_X14Y86         FDRE                                         r  BTN_SCAN/result_reg[16]/C

Slack:                    inf
  Source:                 BTN_Y[3]
                            (input port)
  Destination:            BTN_SCAN/result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.499ns  (logic 0.685ns (15.219%)  route 3.815ns (84.781%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  BTN_Y[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.642     0.642 f  BTN_Y_IBUF[3]_inst/O
                         net (fo=1, routed)           3.815     4.456    BTN_SCAN/BTN_Y_IBUF[1]
    SLICE_X14Y86         LUT4 (Prop_lut4_I0_O)        0.043     4.499 r  BTN_SCAN/result[19]_i_1/O
                         net (fo=1, routed)           0.000     4.499    BTN_SCAN/result[19]_i_1_n_0
    SLICE_X14Y86         FDRE                                         r  BTN_SCAN/result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.503    -1.403    BTN_SCAN/CLK_OUT3
    SLICE_X14Y86         FDRE                                         r  BTN_SCAN/result_reg[19]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.227ns  (logic 0.831ns (19.668%)  route 3.395ns (80.332%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.788     0.788 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           3.395     4.184    DISPLAY/P2S_LED/SW_IBUF[0]
    SLICE_X5Y85          LUT6 (Prop_lut6_I5_O)        0.043     4.227 r  DISPLAY/P2S_LED/buff[0]_i_1/O
                         net (fo=1, routed)           0.000     4.227    DISPLAY/P2S_LED/buff[0]_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.556    -1.350    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.102ns  (logic 0.852ns (20.774%)  route 3.250ns (79.226%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           3.250     4.059    DISPLAY/P2S_LED/SW_IBUF[5]
    SLICE_X9Y85          LUT5 (Prop_lut5_I2_O)        0.043     4.102 r  DISPLAY/P2S_LED/buff[5]_i_1/O
                         net (fo=1, routed)           0.000     4.102    DISPLAY/P2S_LED/buff[5]_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.502    -1.404    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.051ns  (logic 0.829ns (20.466%)  route 3.222ns (79.534%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.786     0.786 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           3.222     4.008    DISPLAY/P2S_LED/SW_IBUF[1]
    SLICE_X7Y85          LUT5 (Prop_lut5_I2_O)        0.043     4.051 r  DISPLAY/P2S_LED/buff[1]_i_1/O
                         net (fo=1, routed)           0.000     4.051    DISPLAY/P2S_LED/buff[1]_i_1_n_0
    SLICE_X7Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         1.556    -1.350    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.164ns (9.225%)  route 1.612ns (90.775%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD11                                              0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    AD11                 IBUF (Prop_ibuf_I_O)         0.136     0.136 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.612     1.748    DISPLAY/P2S_LED/SW_IBUF[6]
    SLICE_X9Y85          LUT5 (Prop_lut5_I2_O)        0.028     1.776 r  DISPLAY/P2S_LED/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     1.776    DISPLAY/P2S_LED/buff[6]_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.931    -0.527    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.861ns  (logic 0.160ns (8.616%)  route 1.700ns (91.384%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD10                                              0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    AD10                 IBUF (Prop_ibuf_I_O)         0.132     0.132 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.700     1.833    DISPLAY/P2S_LED/SW_IBUF[7]
    SLICE_X7Y85          LUT5 (Prop_lut5_I2_O)        0.028     1.861 r  DISPLAY/P2S_LED/buff[7]_i_1/O
                         net (fo=1, routed)           0.000     1.861    DISPLAY/P2S_LED/buff[7]_i_1_n_0
    SLICE_X7Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.879ns  (logic 0.223ns (11.883%)  route 1.656ns (88.117%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    AA12                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.656     1.851    DISPLAY/P2S_LED/SW_IBUF[3]
    SLICE_X9Y86          LUT5 (Prop_lut5_I2_O)        0.028     1.879 r  DISPLAY/P2S_LED/buff[3]_i_1/O
                         net (fo=1, routed)           0.000     1.879    DISPLAY/P2S_LED/buff[3]_i_1_n_0
    SLICE_X9Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.931    -0.527    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.223ns (11.671%)  route 1.686ns (88.329%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    AA13                 IBUF (Prop_ibuf_I_O)         0.195     0.195 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           1.686     1.881    DISPLAY/P2S_LED/SW_IBUF[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I2_O)        0.028     1.909 r  DISPLAY/P2S_LED/buff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.909    DISPLAY/P2S_LED/buff[2]_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.931    -0.527    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.912ns  (logic 0.219ns (11.436%)  route 1.693ns (88.564%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           1.693     1.884    DISPLAY/P2S_LED/SW_IBUF[4]
    SLICE_X9Y85          LUT5 (Prop_lut5_I2_O)        0.028     1.912 r  DISPLAY/P2S_LED/buff[4]_i_1/O
                         net (fo=1, routed)           0.000     1.912    DISPLAY/P2S_LED/buff[4]_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.931    -0.527    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.963ns  (logic 0.218ns (11.119%)  route 1.745ns (88.881%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           1.745     1.935    DISPLAY/P2S_LED/SW_IBUF[5]
    SLICE_X9Y85          LUT5 (Prop_lut5_I2_O)        0.028     1.963 r  DISPLAY/P2S_LED/buff[5]_i_1/O
                         net (fo=1, routed)           0.000     1.963    DISPLAY/P2S_LED/buff[5]_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.931    -0.527    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.195ns (9.849%)  route 1.789ns (90.151%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.167     0.167 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.789     1.957    DISPLAY/P2S_LED/SW_IBUF[1]
    SLICE_X7Y85          LUT5 (Prop_lut5_I2_O)        0.028     1.985 r  DISPLAY/P2S_LED/buff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.985    DISPLAY/P2S_LED/buff[1]_i_1_n_0
    SLICE_X7Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            DISPLAY/P2S_LED/buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.067ns  (logic 0.198ns (9.559%)  route 1.869ns (90.441%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.170     0.170 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.869     2.039    DISPLAY/P2S_LED/SW_IBUF[0]
    SLICE_X5Y85          LUT6 (Prop_lut6_I5_O)        0.028     2.067 r  DISPLAY/P2S_LED/buff[0]_i_1/O
                         net (fo=1, routed)           0.000     2.067    DISPLAY/P2S_LED/buff[0]_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y85          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C

Slack:                    inf
  Source:                 BTN_Y[3]
                            (input port)
  Destination:            BTN_SCAN/result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.246ns  (logic 0.176ns (7.849%)  route 2.070ns (92.151%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  BTN_Y[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.148     0.148 f  BTN_Y_IBUF[3]_inst/O
                         net (fo=1, routed)           2.070     2.218    BTN_SCAN/BTN_Y_IBUF[1]
    SLICE_X14Y86         LUT4 (Prop_lut4_I0_O)        0.028     2.246 r  BTN_SCAN/result[19]_i_1/O
                         net (fo=1, routed)           0.000     2.246    BTN_SCAN/result[19]_i_1_n_0
    SLICE_X14Y86         FDRE                                         r  BTN_SCAN/result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.931    -0.527    BTN_SCAN/CLK_OUT3
    SLICE_X14Y86         FDRE                                         r  BTN_SCAN/result_reg[19]/C

Slack:                    inf
  Source:                 BTN_Y[0]
                            (input port)
  Destination:            BTN_SCAN/result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.398ns  (logic 0.172ns (7.174%)  route 2.226ns (92.826%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 f  BTN_Y[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_Y[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.144     0.144 f  BTN_Y_IBUF[0]_inst/O
                         net (fo=1, routed)           2.226     2.370    BTN_SCAN/BTN_Y_IBUF[0]
    SLICE_X14Y86         LUT4 (Prop_lut4_I0_O)        0.028     2.398 r  BTN_SCAN/result[16]_i_1/O
                         net (fo=1, routed)           0.000     2.398    BTN_SCAN/result[16]_i_1_n_0
    SLICE_X14Y86         FDRE                                         r  BTN_SCAN/result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=163, routed)         0.931    -0.527    BTN_SCAN/CLK_OUT3
    SLICE_X14Y86         FDRE                                         r  BTN_SCAN/result_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout3

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            rst_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.591ns  (logic 0.617ns (13.431%)  route 3.974ns (86.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    W13                  IBUF (Prop_ibuf_I_O)         0.574     0.574 f  RSTN_IBUF_inst/O
                         net (fo=1, routed)           3.974     4.548    RSTN_IBUF
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.043     4.591 r  rst_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.591    p_1_out[0]
    SLICE_X84Y145        FDRE                                         r  rst_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        1.270    -1.636    clk_cpu
    SLICE_X84Y145        FDRE                                         r  rst_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            rst_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.303ns  (logic 0.109ns (4.725%)  route 2.194ns (95.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    W13                  IBUF (Prop_ibuf_I_O)         0.081     0.081 f  RSTN_IBUF_inst/O
                         net (fo=1, routed)           2.194     2.275    RSTN_IBUF
    SLICE_X84Y145        LUT1 (Prop_lut1_I0_O)        0.028     2.303 r  rst_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.303    p_1_out[0]
    SLICE_X84Y145        FDRE                                         r  rst_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=2471, routed)        0.816    -0.642    clk_cpu
    SLICE_X84Y145        FDRE                                         r  rst_count_reg[0]/C





