-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tk2em_drvals_84_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    calo_0_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_1_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_2_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_3_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_4_hwEta_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_2_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_3_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    calo_4_hwPhi_V_read : IN STD_LOGIC_VECTOR (8 downto 0);
    track_0_hwEta_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_1_hwEta_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_2_hwEta_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_3_hwEta_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_4_hwEta_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_5_hwEta_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_6_hwEta_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_0_hwPhi_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_1_hwPhi_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_2_hwPhi_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_3_hwPhi_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_4_hwPhi_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_5_hwPhi_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    track_6_hwPhi_V_rea : IN STD_LOGIC_VECTOR (8 downto 0);
    isMu_0_read : IN STD_LOGIC;
    isMu_1_read : IN STD_LOGIC;
    isMu_2_read : IN STD_LOGIC;
    isMu_3_read : IN STD_LOGIC;
    isMu_4_read : IN STD_LOGIC;
    isMu_5_read : IN STD_LOGIC;
    isMu_6_read : IN STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (6 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (6 downto 0) );
end;


architecture behav of tk2em_drvals_84_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal isMu_3_read_1_read_fu_72_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_3_read_1_reg_1099 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_isMu_3_read_1_reg_1099 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_isMu_3_read_1_reg_1099 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_isMu_3_read_1_reg_1099 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_2_read_1_read_fu_78_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_2_read_1_reg_1103 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_isMu_2_read_1_reg_1103 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_isMu_2_read_1_reg_1103 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_isMu_2_read_1_reg_1103 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_1_read_1_read_fu_84_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_1_read_1_reg_1107 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_isMu_1_read_1_reg_1107 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_isMu_1_read_1_reg_1107 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_isMu_1_read_1_reg_1107 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_0_read_1_read_fu_90_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_0_read_1_reg_1111 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_isMu_0_read_1_reg_1111 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_isMu_0_read_1_reg_1111 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_isMu_0_read_1_reg_1111 : STD_LOGIC_VECTOR (0 downto 0);
    signal track_3_hwPhi_V_rea_1_reg_1115 : STD_LOGIC_VECTOR (8 downto 0);
    signal track_3_hwEta_V_rea_1_reg_1124 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_4_hwPhi_V_read_1_reg_1133 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_3_hwPhi_V_read_1_reg_1144 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_2_hwPhi_V_read_1_reg_1155 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_1_hwPhi_V_read_1_reg_1166 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_0_hwPhi_V_read_1_reg_1177 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_4_hwEta_V_read_1_reg_1188 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_3_hwEta_V_read_1_reg_1199 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_2_hwEta_V_read_1_reg_1210 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_1_hwEta_V_read_1_reg_1221 : STD_LOGIC_VECTOR (8 downto 0);
    signal calo_0_hwEta_V_read_1_reg_1232 : STD_LOGIC_VECTOR (8 downto 0);
    signal isMu_6_read_1_read_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_6_read_1_reg_1243 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_isMu_6_read_1_reg_1243 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_isMu_6_read_1_reg_1243 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_isMu_6_read_1_reg_1243 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_5_read_1_read_fu_210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_5_read_1_reg_1247 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_isMu_5_read_1_reg_1247 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_isMu_5_read_1_reg_1247 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_isMu_5_read_1_reg_1247 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_4_read_1_read_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isMu_4_read_1_reg_1251 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_isMu_4_read_1_reg_1251 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_isMu_4_read_1_reg_1251 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_isMu_4_read_1_reg_1251 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dr2_int_cap_7_s_fu_643_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_reg_1255 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_655_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_0_1_reg_1260 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_667_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_0_2_reg_1265 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_679_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_0_3_reg_1270 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_691_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_0_4_reg_1275 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_703_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_1_reg_1280 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_715_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_1_1_reg_1285 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_727_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_1_2_reg_1290 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_739_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_1_3_reg_1295 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_751_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_1_4_reg_1300 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_763_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_2_reg_1305 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_775_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_2_1_reg_1310 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_787_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_2_2_reg_1315 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_799_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_2_3_reg_1320 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_811_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_2_4_reg_1325 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_823_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_3_reg_1330 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_835_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_3_1_reg_1335 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_dr2_int_cap_7_s_fu_847_ap_return : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_3_2_reg_1340 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_3_3_reg_1345 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_3_4_reg_1350 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_4_reg_1355 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_4_1_reg_1360 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_4_2_reg_1365 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_4_3_reg_1370 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_4_4_reg_1375 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_5_reg_1380 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_5_1_reg_1385 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_5_2_reg_1390 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_5_3_reg_1395 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_5_4_reg_1400 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_6_reg_1405 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_6_1_reg_1410 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_6_2_reg_1415 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_6_3_reg_1420 : STD_LOGIC_VECTOR (6 downto 0);
    signal op2_V_assign_0_6_4_reg_1425 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0_preg : STD_LOGIC := '0';
    signal ap_port_reg_track_4_hwEta_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_5_hwEta_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_6_hwEta_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_4_hwPhi_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_5_hwPhi_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_track_6_hwPhi_V_rea : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_port_reg_isMu_4_read : STD_LOGIC;
    signal ap_port_reg_isMu_5_read : STD_LOGIC;
    signal ap_port_reg_isMu_6_read : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_643_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_643_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_643_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_643_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_643_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_655_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_655_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_655_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_655_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_655_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_667_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_667_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_667_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_667_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_667_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_679_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_679_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_679_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_679_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_679_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_691_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_691_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_691_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_691_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_691_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_703_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_703_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_703_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_703_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_703_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_715_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_715_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_715_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_715_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_715_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_727_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_727_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_727_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_727_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_727_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_739_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_739_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_739_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_739_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_739_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_751_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_751_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_751_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_751_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_751_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_763_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_763_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_763_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_763_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_763_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_775_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_775_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_775_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_775_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_775_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_787_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_787_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_787_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_787_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_787_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_799_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_799_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_799_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_799_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_799_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_811_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_811_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_811_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_811_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_811_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_823_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_823_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_823_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_823_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_823_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_835_eta1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_835_phi1_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_835_eta2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_835_phi2_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_dr2_int_cap_7_s_fu_835_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_7_s_fu_847_ap_ce : STD_LOGIC;
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_s_reg_258 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_s_reg_258 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_1_reg_269 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_1_reg_269 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_2_reg_280 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_2_reg_280 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_3_reg_291 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_3_reg_291 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_4_reg_302 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_4_reg_302 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_s_reg_313 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_s_reg_313 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_1_reg_324 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_1_reg_324 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_2_reg_335 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_2_reg_335 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_3_reg_346 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_3_reg_346 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_4_reg_357 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_4_reg_357 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_s_reg_368 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_s_reg_368 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_1_reg_379 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_1_reg_379 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_2_reg_390 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_2_reg_390 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_3_reg_401 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_3_reg_401 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_4_reg_412 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_4_reg_412 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_s_reg_423 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_s_reg_423 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_1_reg_434 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_1_reg_434 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_2_reg_445 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_2_reg_445 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_3_3_phi_fu_460_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_3_4_phi_fu_471_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_s_reg_478 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_s_reg_478 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_4_s_phi_fu_482_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_s_reg_478 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_s_reg_478 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_s_reg_478 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_1_reg_489 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_1_reg_489 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_4_1_phi_fu_493_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_1_reg_489 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_1_reg_489 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_1_reg_489 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_2_reg_500 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_2_reg_500 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_4_2_phi_fu_504_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_2_reg_500 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_2_reg_500 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_2_reg_500 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_3_reg_511 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_3_reg_511 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_4_3_phi_fu_515_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_3_reg_511 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_3_reg_511 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_3_reg_511 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_4_reg_522 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_4_reg_522 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_4_4_phi_fu_526_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_4_reg_522 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_4_reg_522 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_4_reg_522 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_s_reg_533 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_s_reg_533 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_5_s_phi_fu_537_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_s_reg_533 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_s_reg_533 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_s_reg_533 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_1_reg_544 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_1_reg_544 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_5_1_phi_fu_548_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_1_reg_544 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_1_reg_544 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_1_reg_544 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_2_reg_555 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_2_reg_555 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_5_2_phi_fu_559_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_2_reg_555 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_2_reg_555 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_2_reg_555 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_3_reg_566 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_3_reg_566 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_5_3_phi_fu_570_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_3_reg_566 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_3_reg_566 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_3_reg_566 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_4_reg_577 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_4_reg_577 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_5_4_phi_fu_581_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_4_reg_577 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_4_reg_577 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_4_reg_577 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_s_reg_588 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_s_reg_588 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_6_s_phi_fu_592_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_s_reg_588 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_s_reg_588 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_s_reg_588 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_1_reg_599 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_1_reg_599 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_6_1_phi_fu_603_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_1_reg_599 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_1_reg_599 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_1_reg_599 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_2_reg_610 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_2_reg_610 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_6_2_phi_fu_614_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_2_reg_610 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_2_reg_610 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_2_reg_610 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_3_reg_621 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_3_reg_621 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_6_3_phi_fu_625_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_3_reg_621 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_3_reg_621 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_3_reg_621 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_4_reg_632 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_4_reg_632 : STD_LOGIC_VECTOR (6 downto 0);
    signal calo_track_drval_6_4_phi_fu_636_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_4_reg_632 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_4_reg_632 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_4_reg_632 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_idle_pp0 : STD_LOGIC;

    component dr2_int_cap_7_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        eta1_V : IN STD_LOGIC_VECTOR (8 downto 0);
        phi1_V : IN STD_LOGIC_VECTOR (8 downto 0);
        eta2_V : IN STD_LOGIC_VECTOR (8 downto 0);
        phi2_V : IN STD_LOGIC_VECTOR (8 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (6 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_dr2_int_cap_7_s_fu_643 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_643_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_643_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_643_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_643_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_643_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_643_ap_ce);

    grp_dr2_int_cap_7_s_fu_655 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_655_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_655_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_655_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_655_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_655_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_655_ap_ce);

    grp_dr2_int_cap_7_s_fu_667 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_667_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_667_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_667_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_667_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_667_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_667_ap_ce);

    grp_dr2_int_cap_7_s_fu_679 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_679_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_679_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_679_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_679_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_679_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_679_ap_ce);

    grp_dr2_int_cap_7_s_fu_691 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_691_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_691_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_691_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_691_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_691_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_691_ap_ce);

    grp_dr2_int_cap_7_s_fu_703 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_703_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_703_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_703_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_703_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_703_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_703_ap_ce);

    grp_dr2_int_cap_7_s_fu_715 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_715_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_715_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_715_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_715_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_715_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_715_ap_ce);

    grp_dr2_int_cap_7_s_fu_727 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_727_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_727_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_727_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_727_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_727_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_727_ap_ce);

    grp_dr2_int_cap_7_s_fu_739 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_739_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_739_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_739_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_739_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_739_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_739_ap_ce);

    grp_dr2_int_cap_7_s_fu_751 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_751_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_751_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_751_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_751_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_751_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_751_ap_ce);

    grp_dr2_int_cap_7_s_fu_763 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_763_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_763_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_763_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_763_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_763_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_763_ap_ce);

    grp_dr2_int_cap_7_s_fu_775 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_775_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_775_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_775_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_775_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_775_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_775_ap_ce);

    grp_dr2_int_cap_7_s_fu_787 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_787_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_787_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_787_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_787_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_787_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_787_ap_ce);

    grp_dr2_int_cap_7_s_fu_799 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_799_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_799_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_799_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_799_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_799_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_799_ap_ce);

    grp_dr2_int_cap_7_s_fu_811 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_811_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_811_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_811_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_811_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_811_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_811_ap_ce);

    grp_dr2_int_cap_7_s_fu_823 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_823_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_823_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_823_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_823_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_823_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_823_ap_ce);

    grp_dr2_int_cap_7_s_fu_835 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_7_s_fu_835_eta1_V,
        phi1_V => grp_dr2_int_cap_7_s_fu_835_phi1_V,
        eta2_V => grp_dr2_int_cap_7_s_fu_835_eta2_V,
        phi2_V => grp_dr2_int_cap_7_s_fu_835_phi2_V,
        ap_return => grp_dr2_int_cap_7_s_fu_835_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_835_ap_ce);

    grp_dr2_int_cap_7_s_fu_847 : component dr2_int_cap_7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => track_3_hwEta_V_rea,
        phi1_V => track_3_hwPhi_V_rea,
        eta2_V => calo_2_hwEta_V_read,
        phi2_V => calo_2_hwPhi_V_read,
        ap_return => grp_dr2_int_cap_7_s_fu_847_ap_return,
        ap_ce => grp_dr2_int_cap_7_s_fu_847_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_preg <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter0_preg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter3)))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_1_reg_489_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if (not((isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_1_reg_489 <= ap_const_lv7_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_1_reg_489 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_1_reg_489;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_2_reg_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if (not((isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_2_reg_500 <= ap_const_lv7_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_2_reg_500 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_2_reg_500;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_3_reg_511_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if (not((isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_3_reg_511 <= ap_const_lv7_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_3_reg_511 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_3_reg_511;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_4_reg_522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if (not((isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_4_reg_522 <= ap_const_lv7_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_4_reg_522 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_4_reg_522;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_s_reg_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if (not((isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_s_reg_478 <= ap_const_lv7_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_s_reg_478 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_s_reg_478;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_1_reg_544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if (not((isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_1_reg_544 <= ap_const_lv7_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_1_reg_544 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_1_reg_544;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_2_reg_555_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if (not((isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_2_reg_555 <= ap_const_lv7_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_2_reg_555 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_2_reg_555;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_3_reg_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if (not((isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_3_reg_566 <= ap_const_lv7_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_3_reg_566 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_3_reg_566;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_4_reg_577_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if (not((isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_4_reg_577 <= ap_const_lv7_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_4_reg_577 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_4_reg_577;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_s_reg_533_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if (not((isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_s_reg_533 <= ap_const_lv7_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_s_reg_533 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_s_reg_533;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_1_reg_599_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if (not((isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_1_reg_599 <= ap_const_lv7_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_1_reg_599 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_1_reg_599;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_2_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if (not((isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_2_reg_610 <= ap_const_lv7_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_2_reg_610 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_2_reg_610;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_3_reg_621_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if (not((isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_3_reg_621 <= ap_const_lv7_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_3_reg_621 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_3_reg_621;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_4_reg_632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if (not((isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_4_reg_632 <= ap_const_lv7_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_4_reg_632 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_4_reg_632;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_s_reg_588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                if (not((isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_s_reg_588 <= ap_const_lv7_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_s_reg_588 <= ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_s_reg_588;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_1_reg_269_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_0_read_1_reg_1111 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_1_reg_269 <= op2_V_assign_0_0_1_reg_1260;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_1_reg_269 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_1_reg_269;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_2_reg_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_0_read_1_reg_1111 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_2_reg_280 <= op2_V_assign_0_0_2_reg_1265;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_2_reg_280 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_2_reg_280;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_3_reg_291_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_0_read_1_reg_1111 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_3_reg_291 <= op2_V_assign_0_0_3_reg_1270;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_3_reg_291 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_3_reg_291;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_4_reg_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_0_read_1_reg_1111 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_4_reg_302 <= op2_V_assign_0_0_4_reg_1275;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_4_reg_302 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_4_reg_302;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_s_reg_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_0_read_1_reg_1111 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_s_reg_258 <= op2_V_assign_reg_1255;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_s_reg_258 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_s_reg_258;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_1_reg_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_1_read_1_reg_1107 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_1_reg_324 <= op2_V_assign_0_1_1_reg_1285;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_1_reg_324 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_1_reg_324;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_2_reg_335_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_1_read_1_reg_1107 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_2_reg_335 <= op2_V_assign_0_1_2_reg_1290;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_2_reg_335 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_2_reg_335;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_3_reg_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_1_read_1_reg_1107 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_3_reg_346 <= op2_V_assign_0_1_3_reg_1295;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_3_reg_346 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_3_reg_346;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_4_reg_357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_1_read_1_reg_1107 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_4_reg_357 <= op2_V_assign_0_1_4_reg_1300;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_4_reg_357 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_4_reg_357;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_s_reg_313_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_1_read_1_reg_1107 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_s_reg_313 <= op2_V_assign_0_1_reg_1280;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_s_reg_313 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_s_reg_313;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_1_reg_379_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_2_read_1_reg_1103 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_1_reg_379 <= op2_V_assign_0_2_1_reg_1310;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_1_reg_379 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_1_reg_379;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_2_reg_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_2_read_1_reg_1103 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_2_reg_390 <= op2_V_assign_0_2_2_reg_1315;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_2_reg_390 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_2_reg_390;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_3_reg_401_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_2_read_1_reg_1103 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_3_reg_401 <= op2_V_assign_0_2_3_reg_1320;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_3_reg_401 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_3_reg_401;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_4_reg_412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_2_read_1_reg_1103 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_4_reg_412 <= op2_V_assign_0_2_4_reg_1325;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_4_reg_412 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_4_reg_412;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_s_reg_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_2_read_1_reg_1103 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_s_reg_368 <= op2_V_assign_0_2_reg_1305;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_s_reg_368 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_s_reg_368;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_1_reg_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_3_read_1_reg_1099 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_1_reg_434 <= op2_V_assign_0_3_1_reg_1335;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_1_reg_434 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_1_reg_434;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_2_reg_445_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_3_read_1_reg_1099 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_2_reg_445 <= op2_V_assign_0_3_2_reg_1340;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_2_reg_445 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_2_reg_445;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_s_reg_423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                if ((ap_pipeline_reg_pp0_iter3_isMu_3_read_1_reg_1099 = ap_const_lv1_0)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_s_reg_423 <= op2_V_assign_0_3_reg_1330;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_s_reg_423 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_s_reg_423;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_1_reg_489 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_1_reg_489;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_2_reg_500 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_2_reg_500;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_3_reg_511 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_3_reg_511;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_4_reg_522 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_4_reg_522;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_s_reg_478 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_4_s_reg_478;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_1_reg_544 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_1_reg_544;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_2_reg_555 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_2_reg_555;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_3_reg_566 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_3_reg_566;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_4_reg_577 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_4_reg_577;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_s_reg_533 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_5_s_reg_533;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_1_reg_599 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_1_reg_599;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_2_reg_610 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_2_reg_610;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_3_reg_621 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_3_reg_621;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_4_reg_632 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_4_reg_632;
                ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_s_reg_588 <= ap_phi_precharge_reg_pp0_iter1_calo_track_drval_6_s_reg_588;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_1_reg_489 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_1_reg_489;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_2_reg_500 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_2_reg_500;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_3_reg_511 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_3_reg_511;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_4_reg_522 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_4_reg_522;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_s_reg_478 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_4_s_reg_478;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_1_reg_544 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_1_reg_544;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_2_reg_555 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_2_reg_555;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_3_reg_566 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_3_reg_566;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_4_reg_577 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_4_reg_577;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_s_reg_533 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_5_s_reg_533;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_1_reg_599 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_1_reg_599;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_2_reg_610 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_2_reg_610;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_3_reg_621 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_3_reg_621;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_4_reg_632 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_4_reg_632;
                ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_s_reg_588 <= ap_phi_precharge_reg_pp0_iter2_calo_track_drval_6_s_reg_588;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_1_reg_489 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_1_reg_489;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_2_reg_500 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_2_reg_500;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_3_reg_511 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_3_reg_511;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_4_reg_522 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_4_reg_522;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_s_reg_478 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_4_s_reg_478;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_1_reg_544 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_1_reg_544;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_2_reg_555 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_2_reg_555;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_3_reg_566 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_3_reg_566;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_4_reg_577 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_4_reg_577;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_s_reg_533 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_5_s_reg_533;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_1_reg_599 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_1_reg_599;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_2_reg_610 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_2_reg_610;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_3_reg_621 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_3_reg_621;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_4_reg_632 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_4_reg_632;
                ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_s_reg_588 <= ap_phi_precharge_reg_pp0_iter3_calo_track_drval_6_s_reg_588;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                ap_pipeline_reg_pp0_iter1_isMu_0_read_1_reg_1111 <= isMu_0_read_1_reg_1111;
                ap_pipeline_reg_pp0_iter1_isMu_1_read_1_reg_1107 <= isMu_1_read_1_reg_1107;
                ap_pipeline_reg_pp0_iter1_isMu_2_read_1_reg_1103 <= isMu_2_read_1_reg_1103;
                ap_pipeline_reg_pp0_iter1_isMu_3_read_1_reg_1099 <= isMu_3_read_1_reg_1099;
                ap_pipeline_reg_pp0_iter2_isMu_0_read_1_reg_1111 <= ap_pipeline_reg_pp0_iter1_isMu_0_read_1_reg_1111;
                ap_pipeline_reg_pp0_iter2_isMu_1_read_1_reg_1107 <= ap_pipeline_reg_pp0_iter1_isMu_1_read_1_reg_1107;
                ap_pipeline_reg_pp0_iter2_isMu_2_read_1_reg_1103 <= ap_pipeline_reg_pp0_iter1_isMu_2_read_1_reg_1103;
                ap_pipeline_reg_pp0_iter2_isMu_3_read_1_reg_1099 <= ap_pipeline_reg_pp0_iter1_isMu_3_read_1_reg_1099;
                ap_pipeline_reg_pp0_iter3_isMu_0_read_1_reg_1111 <= ap_pipeline_reg_pp0_iter2_isMu_0_read_1_reg_1111;
                ap_pipeline_reg_pp0_iter3_isMu_1_read_1_reg_1107 <= ap_pipeline_reg_pp0_iter2_isMu_1_read_1_reg_1107;
                ap_pipeline_reg_pp0_iter3_isMu_2_read_1_reg_1103 <= ap_pipeline_reg_pp0_iter2_isMu_2_read_1_reg_1103;
                ap_pipeline_reg_pp0_iter3_isMu_3_read_1_reg_1099 <= ap_pipeline_reg_pp0_iter2_isMu_3_read_1_reg_1099;
                calo_0_hwEta_V_read_1_reg_1232 <= calo_0_hwEta_V_read;
                calo_0_hwPhi_V_read_1_reg_1177 <= calo_0_hwPhi_V_read;
                calo_1_hwEta_V_read_1_reg_1221 <= calo_1_hwEta_V_read;
                calo_1_hwPhi_V_read_1_reg_1166 <= calo_1_hwPhi_V_read;
                calo_2_hwEta_V_read_1_reg_1210 <= calo_2_hwEta_V_read;
                calo_2_hwPhi_V_read_1_reg_1155 <= calo_2_hwPhi_V_read;
                calo_3_hwEta_V_read_1_reg_1199 <= calo_3_hwEta_V_read;
                calo_3_hwPhi_V_read_1_reg_1144 <= calo_3_hwPhi_V_read;
                calo_4_hwEta_V_read_1_reg_1188 <= calo_4_hwEta_V_read;
                calo_4_hwPhi_V_read_1_reg_1133 <= calo_4_hwPhi_V_read;
                isMu_0_read_1_reg_1111 <= (0=>isMu_0_read, others=>'-');
                isMu_1_read_1_reg_1107 <= (0=>isMu_1_read, others=>'-');
                isMu_2_read_1_reg_1103 <= (0=>isMu_2_read, others=>'-');
                isMu_3_read_1_reg_1099 <= (0=>isMu_3_read, others=>'-');
                track_3_hwEta_V_rea_1_reg_1124 <= track_3_hwEta_V_rea;
                track_3_hwPhi_V_rea_1_reg_1115 <= track_3_hwPhi_V_rea;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                ap_pipeline_reg_pp0_iter1_isMu_4_read_1_reg_1251 <= isMu_4_read_1_reg_1251;
                ap_pipeline_reg_pp0_iter1_isMu_5_read_1_reg_1247 <= isMu_5_read_1_reg_1247;
                ap_pipeline_reg_pp0_iter1_isMu_6_read_1_reg_1243 <= isMu_6_read_1_reg_1243;
                ap_pipeline_reg_pp0_iter2_isMu_4_read_1_reg_1251 <= ap_pipeline_reg_pp0_iter1_isMu_4_read_1_reg_1251;
                ap_pipeline_reg_pp0_iter2_isMu_5_read_1_reg_1247 <= ap_pipeline_reg_pp0_iter1_isMu_5_read_1_reg_1247;
                ap_pipeline_reg_pp0_iter2_isMu_6_read_1_reg_1243 <= ap_pipeline_reg_pp0_iter1_isMu_6_read_1_reg_1243;
                ap_pipeline_reg_pp0_iter3_isMu_4_read_1_reg_1251 <= ap_pipeline_reg_pp0_iter2_isMu_4_read_1_reg_1251;
                ap_pipeline_reg_pp0_iter3_isMu_5_read_1_reg_1247 <= ap_pipeline_reg_pp0_iter2_isMu_5_read_1_reg_1247;
                ap_pipeline_reg_pp0_iter3_isMu_6_read_1_reg_1243 <= ap_pipeline_reg_pp0_iter2_isMu_6_read_1_reg_1243;
                isMu_4_read_1_reg_1251 <= (0=>ap_port_reg_isMu_4_read, others=>'-');
                isMu_5_read_1_reg_1247 <= (0=>ap_port_reg_isMu_5_read, others=>'-');
                isMu_6_read_1_reg_1243 <= (0=>ap_port_reg_isMu_6_read, others=>'-');
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                ap_port_reg_isMu_4_read <= isMu_4_read;
                ap_port_reg_isMu_5_read <= isMu_5_read;
                ap_port_reg_isMu_6_read <= isMu_6_read;
                ap_port_reg_track_4_hwEta_V_rea <= track_4_hwEta_V_rea;
                ap_port_reg_track_4_hwPhi_V_rea <= track_4_hwPhi_V_rea;
                ap_port_reg_track_5_hwEta_V_rea <= track_5_hwEta_V_rea;
                ap_port_reg_track_5_hwPhi_V_rea <= track_5_hwPhi_V_rea;
                ap_port_reg_track_6_hwEta_V_rea <= track_6_hwEta_V_rea;
                ap_port_reg_track_6_hwPhi_V_rea <= track_6_hwPhi_V_rea;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_pipeline_reg_pp0_iter2_isMu_0_read_1_reg_1111 = ap_const_lv1_0))) then
                op2_V_assign_0_0_1_reg_1260 <= grp_dr2_int_cap_7_s_fu_655_ap_return;
                op2_V_assign_0_0_2_reg_1265 <= grp_dr2_int_cap_7_s_fu_667_ap_return;
                op2_V_assign_0_0_3_reg_1270 <= grp_dr2_int_cap_7_s_fu_679_ap_return;
                op2_V_assign_0_0_4_reg_1275 <= grp_dr2_int_cap_7_s_fu_691_ap_return;
                op2_V_assign_reg_1255 <= grp_dr2_int_cap_7_s_fu_643_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_pipeline_reg_pp0_iter2_isMu_1_read_1_reg_1107 = ap_const_lv1_0))) then
                op2_V_assign_0_1_1_reg_1285 <= grp_dr2_int_cap_7_s_fu_715_ap_return;
                op2_V_assign_0_1_2_reg_1290 <= grp_dr2_int_cap_7_s_fu_727_ap_return;
                op2_V_assign_0_1_3_reg_1295 <= grp_dr2_int_cap_7_s_fu_739_ap_return;
                op2_V_assign_0_1_4_reg_1300 <= grp_dr2_int_cap_7_s_fu_751_ap_return;
                op2_V_assign_0_1_reg_1280 <= grp_dr2_int_cap_7_s_fu_703_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_pipeline_reg_pp0_iter2_isMu_2_read_1_reg_1103 = ap_const_lv1_0))) then
                op2_V_assign_0_2_1_reg_1310 <= grp_dr2_int_cap_7_s_fu_775_ap_return;
                op2_V_assign_0_2_2_reg_1315 <= grp_dr2_int_cap_7_s_fu_787_ap_return;
                op2_V_assign_0_2_3_reg_1320 <= grp_dr2_int_cap_7_s_fu_799_ap_return;
                op2_V_assign_0_2_4_reg_1325 <= grp_dr2_int_cap_7_s_fu_811_ap_return;
                op2_V_assign_0_2_reg_1305 <= grp_dr2_int_cap_7_s_fu_763_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_pipeline_reg_pp0_iter2_isMu_3_read_1_reg_1099 = ap_const_lv1_0))) then
                op2_V_assign_0_3_1_reg_1335 <= grp_dr2_int_cap_7_s_fu_835_ap_return;
                op2_V_assign_0_3_reg_1330 <= grp_dr2_int_cap_7_s_fu_823_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_pipeline_reg_pp0_iter2_isMu_3_read_1_reg_1099 = ap_const_lv1_0))) then
                op2_V_assign_0_3_2_reg_1340 <= grp_dr2_int_cap_7_s_fu_847_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_pipeline_reg_pp0_iter3_isMu_3_read_1_reg_1099 = ap_const_lv1_0))) then
                op2_V_assign_0_3_3_reg_1345 <= grp_dr2_int_cap_7_s_fu_643_ap_return;
                op2_V_assign_0_3_4_reg_1350 <= grp_dr2_int_cap_7_s_fu_655_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_pipeline_reg_pp0_iter2_isMu_4_read_1_reg_1251 = ap_const_lv1_0))) then
                op2_V_assign_0_4_1_reg_1360 <= grp_dr2_int_cap_7_s_fu_679_ap_return;
                op2_V_assign_0_4_2_reg_1365 <= grp_dr2_int_cap_7_s_fu_691_ap_return;
                op2_V_assign_0_4_3_reg_1370 <= grp_dr2_int_cap_7_s_fu_703_ap_return;
                op2_V_assign_0_4_4_reg_1375 <= grp_dr2_int_cap_7_s_fu_715_ap_return;
                op2_V_assign_0_4_reg_1355 <= grp_dr2_int_cap_7_s_fu_667_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_pipeline_reg_pp0_iter2_isMu_5_read_1_reg_1247 = ap_const_lv1_0))) then
                op2_V_assign_0_5_1_reg_1385 <= grp_dr2_int_cap_7_s_fu_739_ap_return;
                op2_V_assign_0_5_2_reg_1390 <= grp_dr2_int_cap_7_s_fu_751_ap_return;
                op2_V_assign_0_5_3_reg_1395 <= grp_dr2_int_cap_7_s_fu_763_ap_return;
                op2_V_assign_0_5_4_reg_1400 <= grp_dr2_int_cap_7_s_fu_775_ap_return;
                op2_V_assign_0_5_reg_1380 <= grp_dr2_int_cap_7_s_fu_727_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_pipeline_reg_pp0_iter2_isMu_6_read_1_reg_1243 = ap_const_lv1_0))) then
                op2_V_assign_0_6_1_reg_1410 <= grp_dr2_int_cap_7_s_fu_799_ap_return;
                op2_V_assign_0_6_2_reg_1415 <= grp_dr2_int_cap_7_s_fu_811_ap_return;
                op2_V_assign_0_6_3_reg_1420 <= grp_dr2_int_cap_7_s_fu_823_ap_return;
                op2_V_assign_0_6_4_reg_1425 <= grp_dr2_int_cap_7_s_fu_835_ap_return;
                op2_V_assign_0_6_reg_1405 <= grp_dr2_int_cap_7_s_fu_787_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_pipeline_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not((ap_const_logic_1 = ap_pipeline_idle_pp0)) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_pipeline_idle_pp0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1 downto 1);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_preg)
    begin
        if ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_preg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_1_reg_489 <= "XXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_2_reg_500 <= "XXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_3_reg_511 <= "XXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_4_reg_522 <= "XXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_4_s_reg_478 <= "XXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_1_reg_544 <= "XXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_2_reg_555 <= "XXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_3_reg_566 <= "XXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_4_reg_577 <= "XXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_5_s_reg_533 <= "XXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_1_reg_599 <= "XXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_2_reg_610 <= "XXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_3_reg_621 <= "XXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_4_reg_632 <= "XXXXXXX";
    ap_phi_precharge_reg_pp0_iter0_calo_track_drval_6_s_reg_588 <= "XXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_1_reg_269 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_2_reg_280 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_3_reg_291 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_4_reg_302 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_0_s_reg_258 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_1_reg_324 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_2_reg_335 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_3_reg_346 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_4_reg_357 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_1_s_reg_313 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_1_reg_379 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_2_reg_390 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_3_reg_401 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_4_reg_412 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_2_s_reg_368 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_1_reg_434 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_2_reg_445 <= ap_const_lv7_54;
    ap_phi_precharge_reg_pp0_iter3_calo_track_drval_3_s_reg_423 <= ap_const_lv7_54;

    ap_pipeline_idle_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3))) then 
            ap_pipeline_idle_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_s_reg_258;
    ap_return_1 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_1_reg_269;
    ap_return_10 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_s_reg_368;
    ap_return_11 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_1_reg_379;
    ap_return_12 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_2_reg_390;
    ap_return_13 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_3_reg_401;
    ap_return_14 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_2_4_reg_412;
    ap_return_15 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_s_reg_423;
    ap_return_16 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_1_reg_434;
    ap_return_17 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_3_2_reg_445;
    ap_return_18 <= calo_track_drval_3_3_phi_fu_460_p4;
    ap_return_19 <= calo_track_drval_3_4_phi_fu_471_p4;
    ap_return_2 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_2_reg_280;
    ap_return_20 <= calo_track_drval_4_s_phi_fu_482_p4;
    ap_return_21 <= calo_track_drval_4_1_phi_fu_493_p4;
    ap_return_22 <= calo_track_drval_4_2_phi_fu_504_p4;
    ap_return_23 <= calo_track_drval_4_3_phi_fu_515_p4;
    ap_return_24 <= calo_track_drval_4_4_phi_fu_526_p4;
    ap_return_25 <= calo_track_drval_5_s_phi_fu_537_p4;
    ap_return_26 <= calo_track_drval_5_1_phi_fu_548_p4;
    ap_return_27 <= calo_track_drval_5_2_phi_fu_559_p4;
    ap_return_28 <= calo_track_drval_5_3_phi_fu_570_p4;
    ap_return_29 <= calo_track_drval_5_4_phi_fu_581_p4;
    ap_return_3 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_3_reg_291;
    ap_return_30 <= calo_track_drval_6_s_phi_fu_592_p4;
    ap_return_31 <= calo_track_drval_6_1_phi_fu_603_p4;
    ap_return_32 <= calo_track_drval_6_2_phi_fu_614_p4;
    ap_return_33 <= calo_track_drval_6_3_phi_fu_625_p4;
    ap_return_34 <= calo_track_drval_6_4_phi_fu_636_p4;
    ap_return_4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_0_4_reg_302;
    ap_return_5 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_s_reg_313;
    ap_return_6 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_1_reg_324;
    ap_return_7 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_2_reg_335;
    ap_return_8 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_3_reg_346;
    ap_return_9 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_1_4_reg_357;

    calo_track_drval_3_3_phi_fu_460_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_3_read_1_reg_1099, op2_V_assign_0_3_3_reg_1345)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_pipeline_reg_pp0_iter3_isMu_3_read_1_reg_1099 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            calo_track_drval_3_3_phi_fu_460_p4 <= op2_V_assign_0_3_3_reg_1345;
        else 
            calo_track_drval_3_3_phi_fu_460_p4 <= ap_const_lv7_54;
        end if; 
    end process;


    calo_track_drval_3_4_phi_fu_471_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_3_read_1_reg_1099, op2_V_assign_0_3_4_reg_1350)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_pipeline_reg_pp0_iter3_isMu_3_read_1_reg_1099 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            calo_track_drval_3_4_phi_fu_471_p4 <= op2_V_assign_0_3_4_reg_1350;
        else 
            calo_track_drval_3_4_phi_fu_471_p4 <= ap_const_lv7_54;
        end if; 
    end process;


    calo_track_drval_4_1_phi_fu_493_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_4_read_1_reg_1251, op2_V_assign_0_4_1_reg_1360, ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_1_reg_489)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_pipeline_reg_pp0_iter3_isMu_4_read_1_reg_1251 = ap_const_lv1_0))) then 
            calo_track_drval_4_1_phi_fu_493_p4 <= op2_V_assign_0_4_1_reg_1360;
        else 
            calo_track_drval_4_1_phi_fu_493_p4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_1_reg_489;
        end if; 
    end process;


    calo_track_drval_4_2_phi_fu_504_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_4_read_1_reg_1251, op2_V_assign_0_4_2_reg_1365, ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_2_reg_500)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_pipeline_reg_pp0_iter3_isMu_4_read_1_reg_1251 = ap_const_lv1_0))) then 
            calo_track_drval_4_2_phi_fu_504_p4 <= op2_V_assign_0_4_2_reg_1365;
        else 
            calo_track_drval_4_2_phi_fu_504_p4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_2_reg_500;
        end if; 
    end process;


    calo_track_drval_4_3_phi_fu_515_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_4_read_1_reg_1251, op2_V_assign_0_4_3_reg_1370, ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_3_reg_511)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_pipeline_reg_pp0_iter3_isMu_4_read_1_reg_1251 = ap_const_lv1_0))) then 
            calo_track_drval_4_3_phi_fu_515_p4 <= op2_V_assign_0_4_3_reg_1370;
        else 
            calo_track_drval_4_3_phi_fu_515_p4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_3_reg_511;
        end if; 
    end process;


    calo_track_drval_4_4_phi_fu_526_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_4_read_1_reg_1251, op2_V_assign_0_4_4_reg_1375, ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_4_reg_522)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_pipeline_reg_pp0_iter3_isMu_4_read_1_reg_1251 = ap_const_lv1_0))) then 
            calo_track_drval_4_4_phi_fu_526_p4 <= op2_V_assign_0_4_4_reg_1375;
        else 
            calo_track_drval_4_4_phi_fu_526_p4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_4_reg_522;
        end if; 
    end process;


    calo_track_drval_4_s_phi_fu_482_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_4_read_1_reg_1251, op2_V_assign_0_4_reg_1355, ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_s_reg_478)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_pipeline_reg_pp0_iter3_isMu_4_read_1_reg_1251 = ap_const_lv1_0))) then 
            calo_track_drval_4_s_phi_fu_482_p4 <= op2_V_assign_0_4_reg_1355;
        else 
            calo_track_drval_4_s_phi_fu_482_p4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_4_s_reg_478;
        end if; 
    end process;


    calo_track_drval_5_1_phi_fu_548_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_5_read_1_reg_1247, op2_V_assign_0_5_1_reg_1385, ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_1_reg_544)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_pipeline_reg_pp0_iter3_isMu_5_read_1_reg_1247 = ap_const_lv1_0))) then 
            calo_track_drval_5_1_phi_fu_548_p4 <= op2_V_assign_0_5_1_reg_1385;
        else 
            calo_track_drval_5_1_phi_fu_548_p4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_1_reg_544;
        end if; 
    end process;


    calo_track_drval_5_2_phi_fu_559_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_5_read_1_reg_1247, op2_V_assign_0_5_2_reg_1390, ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_2_reg_555)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_pipeline_reg_pp0_iter3_isMu_5_read_1_reg_1247 = ap_const_lv1_0))) then 
            calo_track_drval_5_2_phi_fu_559_p4 <= op2_V_assign_0_5_2_reg_1390;
        else 
            calo_track_drval_5_2_phi_fu_559_p4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_2_reg_555;
        end if; 
    end process;


    calo_track_drval_5_3_phi_fu_570_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_5_read_1_reg_1247, op2_V_assign_0_5_3_reg_1395, ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_3_reg_566)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_pipeline_reg_pp0_iter3_isMu_5_read_1_reg_1247 = ap_const_lv1_0))) then 
            calo_track_drval_5_3_phi_fu_570_p4 <= op2_V_assign_0_5_3_reg_1395;
        else 
            calo_track_drval_5_3_phi_fu_570_p4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_3_reg_566;
        end if; 
    end process;


    calo_track_drval_5_4_phi_fu_581_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_5_read_1_reg_1247, op2_V_assign_0_5_4_reg_1400, ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_4_reg_577)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_pipeline_reg_pp0_iter3_isMu_5_read_1_reg_1247 = ap_const_lv1_0))) then 
            calo_track_drval_5_4_phi_fu_581_p4 <= op2_V_assign_0_5_4_reg_1400;
        else 
            calo_track_drval_5_4_phi_fu_581_p4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_4_reg_577;
        end if; 
    end process;


    calo_track_drval_5_s_phi_fu_537_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_5_read_1_reg_1247, op2_V_assign_0_5_reg_1380, ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_s_reg_533)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_pipeline_reg_pp0_iter3_isMu_5_read_1_reg_1247 = ap_const_lv1_0))) then 
            calo_track_drval_5_s_phi_fu_537_p4 <= op2_V_assign_0_5_reg_1380;
        else 
            calo_track_drval_5_s_phi_fu_537_p4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_5_s_reg_533;
        end if; 
    end process;


    calo_track_drval_6_1_phi_fu_603_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_6_read_1_reg_1243, op2_V_assign_0_6_1_reg_1410, ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_1_reg_599)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_pipeline_reg_pp0_iter3_isMu_6_read_1_reg_1243 = ap_const_lv1_0))) then 
            calo_track_drval_6_1_phi_fu_603_p4 <= op2_V_assign_0_6_1_reg_1410;
        else 
            calo_track_drval_6_1_phi_fu_603_p4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_1_reg_599;
        end if; 
    end process;


    calo_track_drval_6_2_phi_fu_614_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_6_read_1_reg_1243, op2_V_assign_0_6_2_reg_1415, ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_2_reg_610)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_pipeline_reg_pp0_iter3_isMu_6_read_1_reg_1243 = ap_const_lv1_0))) then 
            calo_track_drval_6_2_phi_fu_614_p4 <= op2_V_assign_0_6_2_reg_1415;
        else 
            calo_track_drval_6_2_phi_fu_614_p4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_2_reg_610;
        end if; 
    end process;


    calo_track_drval_6_3_phi_fu_625_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_6_read_1_reg_1243, op2_V_assign_0_6_3_reg_1420, ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_3_reg_621)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_pipeline_reg_pp0_iter3_isMu_6_read_1_reg_1243 = ap_const_lv1_0))) then 
            calo_track_drval_6_3_phi_fu_625_p4 <= op2_V_assign_0_6_3_reg_1420;
        else 
            calo_track_drval_6_3_phi_fu_625_p4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_3_reg_621;
        end if; 
    end process;


    calo_track_drval_6_4_phi_fu_636_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_6_read_1_reg_1243, op2_V_assign_0_6_4_reg_1425, ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_4_reg_632)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_pipeline_reg_pp0_iter3_isMu_6_read_1_reg_1243 = ap_const_lv1_0))) then 
            calo_track_drval_6_4_phi_fu_636_p4 <= op2_V_assign_0_6_4_reg_1425;
        else 
            calo_track_drval_6_4_phi_fu_636_p4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_4_reg_632;
        end if; 
    end process;


    calo_track_drval_6_s_phi_fu_592_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_isMu_6_read_1_reg_1243, op2_V_assign_0_6_reg_1405, ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_s_reg_588)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_pipeline_reg_pp0_iter3_isMu_6_read_1_reg_1243 = ap_const_lv1_0))) then 
            calo_track_drval_6_s_phi_fu_592_p4 <= op2_V_assign_0_6_reg_1405;
        else 
            calo_track_drval_6_s_phi_fu_592_p4 <= ap_phi_precharge_reg_pp0_iter4_calo_track_drval_6_s_reg_588;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_643_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_643_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_643_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_643_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_rea, isMu_3_read_1_reg_1099, isMu_0_read_1_read_fu_90_p2, track_3_hwEta_V_rea_1_reg_1124)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_3_read_1_reg_1099 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_643_eta1_V <= track_3_hwEta_V_rea_1_reg_1124;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_643_eta1_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_643_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_643_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_643_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_0_hwEta_V_read, isMu_3_read_1_reg_1099, isMu_0_read_1_read_fu_90_p2, calo_3_hwEta_V_read_1_reg_1199)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_3_read_1_reg_1099 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_643_eta2_V <= calo_3_hwEta_V_read_1_reg_1199;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_643_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_643_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_643_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_643_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_rea, isMu_3_read_1_reg_1099, isMu_0_read_1_read_fu_90_p2, track_3_hwPhi_V_rea_1_reg_1115)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_3_read_1_reg_1099 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_643_phi1_V <= track_3_hwPhi_V_rea_1_reg_1115;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_643_phi1_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_643_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_643_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_643_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_0_hwPhi_V_read, isMu_3_read_1_reg_1099, isMu_0_read_1_read_fu_90_p2, calo_3_hwPhi_V_read_1_reg_1144)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_3_read_1_reg_1099 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_643_phi2_V <= calo_3_hwPhi_V_read_1_reg_1144;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_643_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_643_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_643_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_655_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_655_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_655_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_655_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_rea, isMu_3_read_1_reg_1099, isMu_0_read_1_read_fu_90_p2, track_3_hwEta_V_rea_1_reg_1124)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_3_read_1_reg_1099 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_655_eta1_V <= track_3_hwEta_V_rea_1_reg_1124;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_655_eta1_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_655_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_655_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_655_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_1_hwEta_V_read, isMu_3_read_1_reg_1099, isMu_0_read_1_read_fu_90_p2, calo_4_hwEta_V_read_1_reg_1188)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_3_read_1_reg_1099 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_655_eta2_V <= calo_4_hwEta_V_read_1_reg_1188;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_655_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_655_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_655_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_655_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_rea, isMu_3_read_1_reg_1099, isMu_0_read_1_read_fu_90_p2, track_3_hwPhi_V_rea_1_reg_1115)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_3_read_1_reg_1099 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_655_phi1_V <= track_3_hwPhi_V_rea_1_reg_1115;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_655_phi1_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_655_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_655_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_655_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_1_hwPhi_V_read, isMu_3_read_1_reg_1099, isMu_0_read_1_read_fu_90_p2, calo_4_hwPhi_V_read_1_reg_1133)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_3_read_1_reg_1099 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_655_phi2_V <= calo_4_hwPhi_V_read_1_reg_1133;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_655_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_655_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_655_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_667_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_667_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_667_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_667_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_rea, isMu_0_read_1_read_fu_90_p2, isMu_4_read_1_read_fu_216_p2, ap_port_reg_track_4_hwEta_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_667_eta1_V <= ap_port_reg_track_4_hwEta_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_667_eta1_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_667_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_667_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_667_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_2_hwEta_V_read, isMu_0_read_1_read_fu_90_p2, calo_0_hwEta_V_read_1_reg_1232, isMu_4_read_1_read_fu_216_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_667_eta2_V <= calo_0_hwEta_V_read_1_reg_1232;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_667_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_667_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_667_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_667_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_rea, isMu_0_read_1_read_fu_90_p2, isMu_4_read_1_read_fu_216_p2, ap_port_reg_track_4_hwPhi_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_667_phi1_V <= ap_port_reg_track_4_hwPhi_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_667_phi1_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_667_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_667_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_667_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_2_hwPhi_V_read, isMu_0_read_1_read_fu_90_p2, calo_0_hwPhi_V_read_1_reg_1177, isMu_4_read_1_read_fu_216_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_667_phi2_V <= calo_0_hwPhi_V_read_1_reg_1177;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_667_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_667_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_667_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_679_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_679_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_679_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_679_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_rea, isMu_0_read_1_read_fu_90_p2, isMu_4_read_1_read_fu_216_p2, ap_port_reg_track_4_hwEta_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_679_eta1_V <= ap_port_reg_track_4_hwEta_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_679_eta1_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_679_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_679_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_679_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_3_hwEta_V_read, isMu_0_read_1_read_fu_90_p2, calo_1_hwEta_V_read_1_reg_1221, isMu_4_read_1_read_fu_216_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_679_eta2_V <= calo_1_hwEta_V_read_1_reg_1221;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_679_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_679_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_679_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_679_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_rea, isMu_0_read_1_read_fu_90_p2, isMu_4_read_1_read_fu_216_p2, ap_port_reg_track_4_hwPhi_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_679_phi1_V <= ap_port_reg_track_4_hwPhi_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_679_phi1_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_679_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_679_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_679_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_3_hwPhi_V_read, isMu_0_read_1_read_fu_90_p2, calo_1_hwPhi_V_read_1_reg_1166, isMu_4_read_1_read_fu_216_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_679_phi2_V <= calo_1_hwPhi_V_read_1_reg_1166;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_679_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_679_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_679_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_691_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_691_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_691_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_691_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_rea, isMu_0_read_1_read_fu_90_p2, isMu_4_read_1_read_fu_216_p2, ap_port_reg_track_4_hwEta_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_691_eta1_V <= ap_port_reg_track_4_hwEta_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_691_eta1_V <= track_0_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_691_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_691_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_691_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_4_hwEta_V_read, isMu_0_read_1_read_fu_90_p2, calo_2_hwEta_V_read_1_reg_1210, isMu_4_read_1_read_fu_216_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_691_eta2_V <= calo_2_hwEta_V_read_1_reg_1210;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_691_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_691_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_691_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_691_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_rea, isMu_0_read_1_read_fu_90_p2, isMu_4_read_1_read_fu_216_p2, ap_port_reg_track_4_hwPhi_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_691_phi1_V <= ap_port_reg_track_4_hwPhi_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_691_phi1_V <= track_0_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_691_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_691_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_691_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_4_hwPhi_V_read, isMu_0_read_1_read_fu_90_p2, calo_2_hwPhi_V_read_1_reg_1155, isMu_4_read_1_read_fu_216_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_691_phi2_V <= calo_2_hwPhi_V_read_1_reg_1155;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_0_read_1_read_fu_90_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_691_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_691_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_691_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_703_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_703_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_703_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_703_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_rea, isMu_1_read_1_read_fu_84_p2, isMu_4_read_1_read_fu_216_p2, ap_port_reg_track_4_hwEta_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_703_eta1_V <= ap_port_reg_track_4_hwEta_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_703_eta1_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_703_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_703_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_703_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_0_hwEta_V_read, isMu_1_read_1_read_fu_84_p2, calo_3_hwEta_V_read_1_reg_1199, isMu_4_read_1_read_fu_216_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_703_eta2_V <= calo_3_hwEta_V_read_1_reg_1199;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_703_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_703_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_703_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_703_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_rea, isMu_1_read_1_read_fu_84_p2, isMu_4_read_1_read_fu_216_p2, ap_port_reg_track_4_hwPhi_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_703_phi1_V <= ap_port_reg_track_4_hwPhi_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_703_phi1_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_703_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_703_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_703_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_0_hwPhi_V_read, isMu_1_read_1_read_fu_84_p2, calo_3_hwPhi_V_read_1_reg_1144, isMu_4_read_1_read_fu_216_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_703_phi2_V <= calo_3_hwPhi_V_read_1_reg_1144;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_703_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_703_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_703_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_715_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_715_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_715_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_715_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_rea, isMu_1_read_1_read_fu_84_p2, isMu_4_read_1_read_fu_216_p2, ap_port_reg_track_4_hwEta_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_715_eta1_V <= ap_port_reg_track_4_hwEta_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_715_eta1_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_715_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_715_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_715_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_1_hwEta_V_read, isMu_1_read_1_read_fu_84_p2, calo_4_hwEta_V_read_1_reg_1188, isMu_4_read_1_read_fu_216_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_715_eta2_V <= calo_4_hwEta_V_read_1_reg_1188;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_715_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_715_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_715_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_715_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_rea, isMu_1_read_1_read_fu_84_p2, isMu_4_read_1_read_fu_216_p2, ap_port_reg_track_4_hwPhi_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_715_phi1_V <= ap_port_reg_track_4_hwPhi_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_715_phi1_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_715_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_715_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_715_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_1_hwPhi_V_read, isMu_1_read_1_read_fu_84_p2, calo_4_hwPhi_V_read_1_reg_1133, isMu_4_read_1_read_fu_216_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_4_read_1_read_fu_216_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_715_phi2_V <= calo_4_hwPhi_V_read_1_reg_1133;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_715_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_715_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_715_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_727_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_727_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_727_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_727_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_rea, isMu_1_read_1_read_fu_84_p2, isMu_5_read_1_read_fu_210_p2, ap_port_reg_track_5_hwEta_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_727_eta1_V <= ap_port_reg_track_5_hwEta_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_727_eta1_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_727_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_727_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_727_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_2_hwEta_V_read, isMu_1_read_1_read_fu_84_p2, calo_0_hwEta_V_read_1_reg_1232, isMu_5_read_1_read_fu_210_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_727_eta2_V <= calo_0_hwEta_V_read_1_reg_1232;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_727_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_727_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_727_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_727_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_rea, isMu_1_read_1_read_fu_84_p2, isMu_5_read_1_read_fu_210_p2, ap_port_reg_track_5_hwPhi_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_727_phi1_V <= ap_port_reg_track_5_hwPhi_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_727_phi1_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_727_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_727_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_727_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_2_hwPhi_V_read, isMu_1_read_1_read_fu_84_p2, calo_0_hwPhi_V_read_1_reg_1177, isMu_5_read_1_read_fu_210_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_727_phi2_V <= calo_0_hwPhi_V_read_1_reg_1177;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_727_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_727_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_727_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_739_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_739_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_739_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_739_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_rea, isMu_1_read_1_read_fu_84_p2, isMu_5_read_1_read_fu_210_p2, ap_port_reg_track_5_hwEta_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_739_eta1_V <= ap_port_reg_track_5_hwEta_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_739_eta1_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_739_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_739_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_739_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_3_hwEta_V_read, isMu_1_read_1_read_fu_84_p2, calo_1_hwEta_V_read_1_reg_1221, isMu_5_read_1_read_fu_210_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_739_eta2_V <= calo_1_hwEta_V_read_1_reg_1221;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_739_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_739_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_739_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_739_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_rea, isMu_1_read_1_read_fu_84_p2, isMu_5_read_1_read_fu_210_p2, ap_port_reg_track_5_hwPhi_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_739_phi1_V <= ap_port_reg_track_5_hwPhi_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_739_phi1_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_739_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_739_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_739_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_3_hwPhi_V_read, isMu_1_read_1_read_fu_84_p2, calo_1_hwPhi_V_read_1_reg_1166, isMu_5_read_1_read_fu_210_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_739_phi2_V <= calo_1_hwPhi_V_read_1_reg_1166;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_739_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_739_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_739_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_751_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_751_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_751_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_751_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_rea, isMu_1_read_1_read_fu_84_p2, isMu_5_read_1_read_fu_210_p2, ap_port_reg_track_5_hwEta_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_751_eta1_V <= ap_port_reg_track_5_hwEta_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_751_eta1_V <= track_1_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_751_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_751_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_751_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_4_hwEta_V_read, isMu_1_read_1_read_fu_84_p2, calo_2_hwEta_V_read_1_reg_1210, isMu_5_read_1_read_fu_210_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_751_eta2_V <= calo_2_hwEta_V_read_1_reg_1210;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_751_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_751_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_751_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_751_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_rea, isMu_1_read_1_read_fu_84_p2, isMu_5_read_1_read_fu_210_p2, ap_port_reg_track_5_hwPhi_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_751_phi1_V <= ap_port_reg_track_5_hwPhi_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_751_phi1_V <= track_1_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_751_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_751_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_751_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_4_hwPhi_V_read, isMu_1_read_1_read_fu_84_p2, calo_2_hwPhi_V_read_1_reg_1155, isMu_5_read_1_read_fu_210_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_751_phi2_V <= calo_2_hwPhi_V_read_1_reg_1155;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_1_read_1_read_fu_84_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_751_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_751_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_751_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_763_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_763_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_763_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_763_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_rea, isMu_2_read_1_read_fu_78_p2, isMu_5_read_1_read_fu_210_p2, ap_port_reg_track_5_hwEta_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_763_eta1_V <= ap_port_reg_track_5_hwEta_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_763_eta1_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_763_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_763_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_763_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_0_hwEta_V_read, isMu_2_read_1_read_fu_78_p2, calo_3_hwEta_V_read_1_reg_1199, isMu_5_read_1_read_fu_210_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_763_eta2_V <= calo_3_hwEta_V_read_1_reg_1199;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_763_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_763_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_763_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_763_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_rea, isMu_2_read_1_read_fu_78_p2, isMu_5_read_1_read_fu_210_p2, ap_port_reg_track_5_hwPhi_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_763_phi1_V <= ap_port_reg_track_5_hwPhi_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_763_phi1_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_763_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_763_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_763_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_0_hwPhi_V_read, isMu_2_read_1_read_fu_78_p2, calo_3_hwPhi_V_read_1_reg_1144, isMu_5_read_1_read_fu_210_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_763_phi2_V <= calo_3_hwPhi_V_read_1_reg_1144;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_763_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_763_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_763_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_775_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_775_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_775_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_775_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_rea, isMu_2_read_1_read_fu_78_p2, isMu_5_read_1_read_fu_210_p2, ap_port_reg_track_5_hwEta_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_775_eta1_V <= ap_port_reg_track_5_hwEta_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_775_eta1_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_775_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_775_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_775_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_1_hwEta_V_read, isMu_2_read_1_read_fu_78_p2, calo_4_hwEta_V_read_1_reg_1188, isMu_5_read_1_read_fu_210_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_775_eta2_V <= calo_4_hwEta_V_read_1_reg_1188;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_775_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_775_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_775_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_775_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_rea, isMu_2_read_1_read_fu_78_p2, isMu_5_read_1_read_fu_210_p2, ap_port_reg_track_5_hwPhi_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_775_phi1_V <= ap_port_reg_track_5_hwPhi_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_775_phi1_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_775_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_775_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_775_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_1_hwPhi_V_read, isMu_2_read_1_read_fu_78_p2, calo_4_hwPhi_V_read_1_reg_1133, isMu_5_read_1_read_fu_210_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_5_read_1_read_fu_210_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_775_phi2_V <= calo_4_hwPhi_V_read_1_reg_1133;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_775_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_775_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_775_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_787_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_787_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_787_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_787_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_rea, isMu_2_read_1_read_fu_78_p2, isMu_6_read_1_read_fu_204_p2, ap_port_reg_track_6_hwEta_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_787_eta1_V <= ap_port_reg_track_6_hwEta_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_787_eta1_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_787_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_787_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_787_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_2_hwEta_V_read, isMu_2_read_1_read_fu_78_p2, calo_0_hwEta_V_read_1_reg_1232, isMu_6_read_1_read_fu_204_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_787_eta2_V <= calo_0_hwEta_V_read_1_reg_1232;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_787_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_787_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_787_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_787_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_rea, isMu_2_read_1_read_fu_78_p2, isMu_6_read_1_read_fu_204_p2, ap_port_reg_track_6_hwPhi_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_787_phi1_V <= ap_port_reg_track_6_hwPhi_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_787_phi1_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_787_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_787_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_787_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_2_hwPhi_V_read, isMu_2_read_1_read_fu_78_p2, calo_0_hwPhi_V_read_1_reg_1177, isMu_6_read_1_read_fu_204_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_787_phi2_V <= calo_0_hwPhi_V_read_1_reg_1177;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_787_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_787_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_787_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_799_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_799_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_799_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_799_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_rea, isMu_2_read_1_read_fu_78_p2, isMu_6_read_1_read_fu_204_p2, ap_port_reg_track_6_hwEta_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_799_eta1_V <= ap_port_reg_track_6_hwEta_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_799_eta1_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_799_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_799_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_799_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_3_hwEta_V_read, isMu_2_read_1_read_fu_78_p2, calo_1_hwEta_V_read_1_reg_1221, isMu_6_read_1_read_fu_204_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_799_eta2_V <= calo_1_hwEta_V_read_1_reg_1221;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_799_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_799_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_799_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_799_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_rea, isMu_2_read_1_read_fu_78_p2, isMu_6_read_1_read_fu_204_p2, ap_port_reg_track_6_hwPhi_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_799_phi1_V <= ap_port_reg_track_6_hwPhi_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_799_phi1_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_799_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_799_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_799_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_3_hwPhi_V_read, isMu_2_read_1_read_fu_78_p2, calo_1_hwPhi_V_read_1_reg_1166, isMu_6_read_1_read_fu_204_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_799_phi2_V <= calo_1_hwPhi_V_read_1_reg_1166;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_799_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_799_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_799_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_811_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_811_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_811_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_811_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_rea, isMu_2_read_1_read_fu_78_p2, isMu_6_read_1_read_fu_204_p2, ap_port_reg_track_6_hwEta_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_811_eta1_V <= ap_port_reg_track_6_hwEta_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_811_eta1_V <= track_2_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_811_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_811_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_811_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_4_hwEta_V_read, isMu_2_read_1_read_fu_78_p2, calo_2_hwEta_V_read_1_reg_1210, isMu_6_read_1_read_fu_204_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_811_eta2_V <= calo_2_hwEta_V_read_1_reg_1210;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_811_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_811_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_811_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_811_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_rea, isMu_2_read_1_read_fu_78_p2, isMu_6_read_1_read_fu_204_p2, ap_port_reg_track_6_hwPhi_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_811_phi1_V <= ap_port_reg_track_6_hwPhi_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_811_phi1_V <= track_2_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_811_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_811_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_811_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_4_hwPhi_V_read, isMu_2_read_1_read_fu_78_p2, calo_2_hwPhi_V_read_1_reg_1155, isMu_6_read_1_read_fu_204_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_811_phi2_V <= calo_2_hwPhi_V_read_1_reg_1155;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_2_read_1_read_fu_78_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_811_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_811_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_811_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_823_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_823_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_823_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_823_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_rea, isMu_3_read_1_read_fu_72_p2, isMu_6_read_1_read_fu_204_p2, ap_port_reg_track_6_hwEta_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_823_eta1_V <= ap_port_reg_track_6_hwEta_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_3_read_1_read_fu_72_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_823_eta1_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_823_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_823_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_823_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_0_hwEta_V_read, isMu_3_read_1_read_fu_72_p2, calo_3_hwEta_V_read_1_reg_1199, isMu_6_read_1_read_fu_204_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_823_eta2_V <= calo_3_hwEta_V_read_1_reg_1199;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_3_read_1_read_fu_72_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_823_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_823_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_823_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_823_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_rea, isMu_3_read_1_read_fu_72_p2, isMu_6_read_1_read_fu_204_p2, ap_port_reg_track_6_hwPhi_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_823_phi1_V <= ap_port_reg_track_6_hwPhi_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_3_read_1_read_fu_72_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_823_phi1_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_823_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_823_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_823_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_0_hwPhi_V_read, isMu_3_read_1_read_fu_72_p2, calo_3_hwPhi_V_read_1_reg_1144, isMu_6_read_1_read_fu_204_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_823_phi2_V <= calo_3_hwPhi_V_read_1_reg_1144;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_3_read_1_read_fu_72_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_823_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_823_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_823_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_835_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_835_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_835_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_835_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_rea, isMu_3_read_1_read_fu_72_p2, isMu_6_read_1_read_fu_204_p2, ap_port_reg_track_6_hwEta_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_835_eta1_V <= ap_port_reg_track_6_hwEta_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_3_read_1_read_fu_72_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_835_eta1_V <= track_3_hwEta_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_835_eta1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_835_eta1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_835_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_1_hwEta_V_read, isMu_3_read_1_read_fu_72_p2, calo_4_hwEta_V_read_1_reg_1188, isMu_6_read_1_read_fu_204_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_835_eta2_V <= calo_4_hwEta_V_read_1_reg_1188;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_3_read_1_read_fu_72_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_835_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_835_eta2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_835_eta2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_835_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_rea, isMu_3_read_1_read_fu_72_p2, isMu_6_read_1_read_fu_204_p2, ap_port_reg_track_6_hwPhi_V_rea)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_835_phi1_V <= ap_port_reg_track_6_hwPhi_V_rea;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_3_read_1_read_fu_72_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_835_phi1_V <= track_3_hwPhi_V_rea;
            else 
                grp_dr2_int_cap_7_s_fu_835_phi1_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_835_phi1_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_835_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, calo_1_hwPhi_V_read, isMu_3_read_1_read_fu_72_p2, calo_4_hwPhi_V_read_1_reg_1133, isMu_6_read_1_read_fu_204_p2)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp0_iter0)) then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (isMu_6_read_1_read_fu_204_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_835_phi2_V <= calo_4_hwPhi_V_read_1_reg_1133;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (isMu_3_read_1_read_fu_72_p2 = ap_const_lv1_0))) then 
                grp_dr2_int_cap_7_s_fu_835_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_7_s_fu_835_phi2_V <= "XXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_7_s_fu_835_phi2_V <= "XXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_7_s_fu_847_ap_ce_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0)))))) then 
            grp_dr2_int_cap_7_s_fu_847_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_7_s_fu_847_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    isMu_0_read_1_read_fu_90_p2 <= (0=>isMu_0_read, others=>'-');
    isMu_1_read_1_read_fu_84_p2 <= (0=>isMu_1_read, others=>'-');
    isMu_2_read_1_read_fu_78_p2 <= (0=>isMu_2_read, others=>'-');
    isMu_3_read_1_read_fu_72_p2 <= (0=>isMu_3_read, others=>'-');
    isMu_4_read_1_read_fu_216_p2 <= (0=>ap_port_reg_isMu_4_read, others=>'-');
    isMu_5_read_1_read_fu_210_p2 <= (0=>ap_port_reg_isMu_5_read, others=>'-');
    isMu_6_read_1_read_fu_204_p2 <= (0=>ap_port_reg_isMu_6_read, others=>'-');
end behav;
