
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116872                       # Number of seconds simulated
sim_ticks                                116872419030                       # Number of ticks simulated
final_tick                               686703712164                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135957                       # Simulator instruction rate (inst/s)
host_op_rate                                   176829                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6927932                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896888                       # Number of bytes of host memory used
host_seconds                                 16869.74                       # Real time elapsed on the host
sim_insts                                  2293562919                       # Number of instructions simulated
sim_ops                                    2983059268                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1370880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1018240                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2392576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       882944                       # Number of bytes written to this memory
system.physmem.bytes_written::total            882944                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10710                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7955                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18692                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6898                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6898                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15333                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11729714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8712406                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                20471691                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15333                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29571                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7554768                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7554768                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7554768                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15333                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11729714                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8712406                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               28026458                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               280269591                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21107055                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18744506                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1828526                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11091369                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10805091                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339479                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52448                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227739779                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119518565                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21107055                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12144570                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24160472                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5584957                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2136490                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13939427                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822309                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    257783729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.522254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.772071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233623257     90.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1095724      0.43%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2035880      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765069      0.68%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3574569      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4332018      1.68%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042346      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565467      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9749399      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    257783729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075310                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.426441                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226161606                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3732252                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24122616                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25121                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3742133                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060942                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134549485                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3742133                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226429071                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1687231                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1258582                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23868808                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       797902                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134444858                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         88207                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       478864                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177486943                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    607875931                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    607875931                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30775744                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18451                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9231                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2525050                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23423971                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4140796                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74727                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928560                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133942241                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18451                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127190335                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80298                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20233466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42624297                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    257783729                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.493399                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.176562                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203368803     78.89%     78.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22804998      8.85%     87.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11687967      4.53%     92.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6750426      2.62%     94.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7499452      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3756556      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1497855      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350969      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66703      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    257783729                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         234030     47.94%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        179311     36.73%     84.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74875     15.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99834172     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005698      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22221332     17.47%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4119913      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127190335                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.453814                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             488216                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003838                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512732913                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154194457                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124237189                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127678551                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       225145                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3898162                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       111888                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3742133                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1145045                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        62662                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    133960693                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5900                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23423971                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4140796                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9231                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37238                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          509                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821266                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103250                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1924516                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126073522                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21947045                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1116813                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26066894                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19485844                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4119849                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.449829                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124271876                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124237189                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71061698                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        163986362                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.443277                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433339                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21314080                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1832928                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254041596                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.443428                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.293380                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    211822557     83.38%     83.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15997915      6.30%     89.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12511582      4.93%     94.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2471020      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3115031      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1054491      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4530465      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008576      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1529959      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254041596                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1529959                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386474929                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271668797                       # The number of ROB writes
system.switch_cpus0.timesIdled                6027200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22485862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.802696                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.802696                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.356799                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.356799                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583805643                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162036655                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142343633                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               280269591                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23106424                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18889720                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2249770                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9474636                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9071759                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2368278                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       101346                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    222545959                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129825619                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23106424                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11440037                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27044288                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6242486                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4858817                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13632159                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2251453                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    258404211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.960593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       231359923     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1298004      0.50%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1978724      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2705958      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2780138      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2323194      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1320426      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1941764      0.75%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12696080      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    258404211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082444                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463217                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       220004215                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7421517                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26972158                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        51410                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3954908                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3815061                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          233                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     159062608                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1303                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3954908                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       220626810                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1488069                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4363791                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26411472                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1559158                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     158962046                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1081                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        353266                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       622731                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          858                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    220899285                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    739833322                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    739833322                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    190952483                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29946802                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        43762                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        25122                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4534331                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15090949                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8277057                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146567                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1795996                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         158743579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        43742                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150569037                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30213                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18042228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     42885800                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    258404211                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582688                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.271736                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    194731903     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25964405     10.05%     85.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13422782      5.19%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10112519      3.91%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7864067      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3158009      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2006393      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1016224      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       127909      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    258404211                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          26842     10.11%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         97372     36.68%     46.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       141258     53.21%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126144177     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2335763      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18640      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13855943      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8214514      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150569037                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.537229                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             265472                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001763                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    559837970                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    176829944                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148310929                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150834509                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       350710                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2490328                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          395                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       201238                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           65                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3954908                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1169381                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       142151                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    158787322                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        72819                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15090949                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8277057                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        25102                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        104798                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          395                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1310178                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1277947                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2588125                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148523947                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13063961                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2045090                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21276305                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20994003                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8212344                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.529932                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148311028                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148310929                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85369303                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        228676439                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.529172                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373319                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    111833256                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    137446993                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21348693                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2286707                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    254449303                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540174                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.390083                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    198256075     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27706609     10.89%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10530794      4.14%     92.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5082506      2.00%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4203908      1.65%     96.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2514811      0.99%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2126898      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       941413      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3086289      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    254449303                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    111833256                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     137446993                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20676440                       # Number of memory references committed
system.switch_cpus1.commit.loads             12600621                       # Number of loads committed
system.switch_cpus1.commit.membars              18640                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19713875                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        123888959                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2804496                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3086289                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           410158700                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          321546590                       # The number of ROB writes
system.switch_cpus1.timesIdled                3464812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21865380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          111833256                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            137446993                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    111833256                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.506138                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.506138                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.399020                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.399020                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       669412621                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205786533                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148041973                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37280                       # number of misc regfile writes
system.l2.replacements                          18692                       # number of replacements
system.l2.tagsinuse                      32767.986498                       # Cycle average of tags in use
system.l2.total_refs                           751014                       # Total number of references to valid blocks.
system.l2.sampled_refs                          51460                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.594131                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1928.695345                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.596439                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5359.583096                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.924777                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3933.396428                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          11858.116491                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           9661.673923                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.058859                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000415                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.163561                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000394                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.120038                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.361881                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.294851                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        40498                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        50604                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   91102                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40002                       # number of Writeback hits
system.l2.Writeback_hits::total                 40002                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        40498                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        50604                       # number of demand (read+write) hits
system.l2.demand_hits::total                    91102                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        40498                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        50604                       # number of overall hits
system.l2.overall_hits::total                   91102                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10710                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7953                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18690                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10710                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7955                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18692                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10710                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7955                       # number of overall misses
system.l2.overall_misses::total                 18692                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2329903                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1802626358                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2244401                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1339183932                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3146384594                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       322783                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        322783                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2329903                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1802626358                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2244401                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1339506715                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3146707377                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2329903                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1802626358                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2244401                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1339506715                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3146707377                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51208                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        58557                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              109792                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40002                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40002                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51208                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        58559                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               109794                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51208                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        58559                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              109794                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.209147                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.135816                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.170231                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.209147                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.135846                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170246                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.209147                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.135846                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170246                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 166421.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168312.451727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 172646.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 168387.266692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 168345.885179                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 161391.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 161391.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 166421.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168312.451727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 172646.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 168385.507857                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168345.141076                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 166421.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168312.451727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 172646.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 168385.507857                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168345.141076                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6898                       # number of writebacks
system.l2.writebacks::total                      6898                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10710                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7953                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18690                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10710                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18692                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10710                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18692                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1514615                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1178531383                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1487519                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    875631569                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2057165086                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       205446                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       205446                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1514615                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1178531383                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1487519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    875837015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2057370532                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1514615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1178531383                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1487519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    875837015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2057370532                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.209147                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.135816                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.170231                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.209147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.135846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170246                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.209147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.135846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170246                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 108186.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110040.278525                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 114424.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110100.788256                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 110067.687854                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       102723                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       102723                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 108186.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 110040.278525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 114424.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 110098.933375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110066.901990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 108186.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 110040.278525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 114424.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 110098.933375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110066.901990                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.988114                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013971528                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874254.210721                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.988114                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022417                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866968                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13939412                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13939412                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13939412                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13939412                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13939412                       # number of overall hits
system.cpu0.icache.overall_hits::total       13939412                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2680273                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2680273                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2680273                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2680273                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2680273                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2680273                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13939427                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13939427                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13939427                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13939427                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13939427                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13939427                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 178684.866667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 178684.866667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 178684.866667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 178684.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 178684.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 178684.866667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2446303                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2446303                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2446303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2446303                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2446303                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2446303                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 174735.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 174735.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 174735.928571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 174735.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 174735.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 174735.928571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51208                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246956009                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51464                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4798.616684                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   206.804578                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    49.195422                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.807830                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.192170                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20046721                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20046721                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9234                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24057155                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24057155                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24057155                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24057155                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       179701                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       179701                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       179701                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        179701                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       179701                       # number of overall misses
system.cpu0.dcache.overall_misses::total       179701                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17906036301                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17906036301                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17906036301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17906036301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17906036301                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17906036301                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20226422                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20226422                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24236856                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24236856                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24236856                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24236856                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008884                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008884                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007414                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007414                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007414                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007414                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99643.498372                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99643.498372                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99643.498372                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99643.498372                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99643.498372                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99643.498372                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12701                       # number of writebacks
system.cpu0.dcache.writebacks::total            12701                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       128493                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       128493                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       128493                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       128493                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       128493                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       128493                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51208                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51208                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51208                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51208                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51208                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51208                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4536917062                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4536917062                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4536917062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4536917062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4536917062                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4536917062                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002113                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002113                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88597.817958                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88597.817958                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88597.817958                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88597.817958                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88597.817958                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88597.817958                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.998350                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1095369421                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2221844.667343                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.998350                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020831                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790061                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13632145                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13632145                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13632145                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13632145                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13632145                       # number of overall hits
system.cpu1.icache.overall_hits::total       13632145                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2596603                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2596603                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2596603                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2596603                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2596603                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2596603                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13632159                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13632159                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13632159                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13632159                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13632159                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13632159                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 185471.642857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 185471.642857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 185471.642857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 185471.642857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 185471.642857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 185471.642857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2352972                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2352972                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2352972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2352972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2352972                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2352972                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 180997.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 180997.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 180997.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 180997.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 180997.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 180997.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 58559                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               186308215                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 58815                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3167.698971                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.557518                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.442482                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912334                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087666                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9588406                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9588406                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8034448                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8034448                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19661                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19661                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18640                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18640                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17622854                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17622854                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17622854                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17622854                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       166747                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       166747                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3030                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3030                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       169777                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        169777                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       169777                       # number of overall misses
system.cpu1.dcache.overall_misses::total       169777                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16338322725                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16338322725                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    437581351                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    437581351                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16775904076                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16775904076                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16775904076                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16775904076                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9755153                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9755153                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8037478                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8037478                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17792631                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17792631                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17792631                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17792631                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017093                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017093                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000377                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000377                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009542                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009542                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009542                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009542                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97982.708684                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97982.708684                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 144416.287459                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 144416.287459                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98811.405997                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98811.405997                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98811.405997                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98811.405997                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       702691                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 117115.166667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        27301                       # number of writebacks
system.cpu1.dcache.writebacks::total            27301                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       108190                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       108190                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3028                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3028                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111218                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111218                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111218                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111218                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        58557                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        58557                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        58559                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        58559                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        58559                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        58559                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4727958869                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4727958869                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       339383                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       339383                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4728298252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4728298252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4728298252                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4728298252                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006003                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006003                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003291                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003291                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003291                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003291                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80741.138873                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80741.138873                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 169691.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 169691.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 80744.176847                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80744.176847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 80744.176847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80744.176847                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
