

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_411] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                      2.27136MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                  0.1 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
670459e39ae894fc5ab312ba64a05819  /home/gpuser/Documents/gpgpu-sim_UVM_free_buffer0.1/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_free_buffer0.1/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_free_buffer0.1/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_jyNQDn
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_KA2GZr"
Running: cat _ptx_KA2GZr | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_U0qzlw
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_U0qzlw --output-file  /dev/null 2> _ptx_KA2GZrinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_KA2GZr _ptx2_U0qzlw _ptx_KA2GZrinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 92832
gpu_sim_insn = 1245376
gpu_ipc =      13.4154
gpu_tot_sim_cycle = 317518
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       3.9222
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 2495
partiton_reqs_in_parallel = 2042304
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.4321
partiton_reqs_in_parallel_util = 2042304
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 92832
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       2.2667 GB/Sec
L2_BW_total  =       0.6627 GB/Sec
gpu_total_sim_rate=20416

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.1227
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19854
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
23, 23, 22, 23, 22, 23, 22, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 5407
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 521
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16029	W0_Idle:139754	W0_Scoreboard:623694	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 74 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 8183 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 317517 
mrq_lat_table:130 	32 	41 	66 	131 	143 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62 	5 	0 	0 	512 	257 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	100 	25 	22 	0 	5 	0 	0 	0 	0 	512 	258 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	524 	1015 	579 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	2 	2 	6 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1        14 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         0 
maximum service time to same row:
dram[0]:     11475     11479         0         0     46035         0         0         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11479     11486     64572         0     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[2]:     11475     11479         0         0         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[3]:     11479     11486         0     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[4]:     11476     11480     64570         0     51674         0         0         0         0         0         0         0         0         0      4352     68228 
dram[5]:     11486     11491     64576     64575         0         0     84579         0         0         0         0         0         0         0      9733      6609 
dram[6]:     11471     11474         0         0         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[7]:     11477     11484     64573         0     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482         0         0         0     47604     48460         0         0     84582         0         0         0         0      4580      4581 
dram[9]:     11484     11486         0         0     36565         0         0         0         0         0         0         0         0         0      4580      4581 
dram[10]:     11479     11480         0         0     49316         0         0         0         0         0         0         0         0         0     68230      4584 
average row accesses per activate:
dram[0]: 10.000000  9.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[1]:  9.000000  9.000000  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 14.000000 14.000000 
dram[2]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[3]:  9.000000  9.000000      -nan  2.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[4]:  9.000000  9.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.500000  5.666667 
dram[5]:  9.000000 11.000000  2.000000  2.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  5.333333 
dram[6]: 11.000000  9.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[7]:  9.000000  9.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[9]:  8.000000  8.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[10]:  8.000000  8.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000 15.000000 
average row locality = 560/73 = 7.671233
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         9         0         0         1         0         0         0         0         0         0         0         0         0        14        14 
dram[1]:         9         9         1         0         1         0         0         0         0         0         0         1         0         0        14        14 
dram[2]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0        14        14 
dram[3]:         9         9         0         1         0         0         2         1         0         0         0         0         0         0        14        14 
dram[4]:         9         9         1         0         1         0         0         0         0         0         0         0         0         0        15        16 
dram[5]:         9        10         1         1         0         0         1         0         0         0         0         0         0         0        16        16 
dram[6]:        10         9         0         0         0         0         0         1         0         0         0         0         0         0        15        15 
dram[7]:         9         9         1         0         1         0         0         0         1         0         0         0         0         0        15        15 
dram[8]:         8         8         0         0         0         2         1         0         0         1         0         0         0         0        15        15 
dram[9]:         8         8         0         0         1         0         0         0         0         0         0         0         0         0        15        15 
dram[10]:         8         8         0         0         1         0         0         0         0         0         0         0         0         0        16        15 
total reads: 544
min_bank_accesses = 0!
chip skew: 54/46 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      33845     36902    none      none       10367    none      none      none      none      none      none      none      none      none       30590     30651
dram[1]:      36809     36915      6352    none        3246    none      none      none      none      none      none       20860    none      none       30584     30666
dram[2]:      36807     36861    none      none      none      none      none      none      none      none      none      none      none      none       30573     30641
dram[3]:      36823     36883    none        8818    none      none       11481      4103    none      none      none      none      none      none       32531     32622
dram[4]:      36849     36932      7102    none         250    none      none      none      none      none      none      none      none      none       30385     28402
dram[5]:      36790     31046      7963      6731    none      none       16363    none      none      none      none      none      none      none       29455     29551
dram[6]:      31218     36873    none      none      none      none      none         352    none      none      none      none      none      none       31399     31490
dram[7]:      36901     36945      7532    none         352    none      none      none       17115    none      none      none      none      none       31371     31466
dram[8]:      38225     38221    none      none      none         298       352    none      none       17543    none      none      none      none       31373     31471
dram[9]:      36142     36185    none      none       11647    none      none      none      none      none      none      none      none      none       31370     31460
dram[10]:      36152     36155    none      none         352    none      none      none      none      none      none      none      none      none       29107     31457
maximum mf latency per bank:
dram[0]:      10635     10649         0         0      9457         0         0         0         0         0         0         0         0         0     10631     10646
dram[1]:      10633     10652     12705         0      6492         0         0         0         0         0         0     41720         0         0     10632     10658
dram[2]:      10627     10641         0         0         0         0         0         0         0         0         0         0         0         0     10627     10642
dram[3]:      10638     10653         0     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10661
dram[4]:      10665     10675     14205         0       250         0         0         0         0         0         0         0         0         0     10640     25891
dram[5]:      10691     10685     15926     13462         0         0     32726         0         0         0         0         0         0         0     10653     10688
dram[6]:      11618     10729         0         0         0         0         0       352         0         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064         0       352         0         0         0     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646         0         0         0       352       352         0         0     35087         0         0         0         0     10637     10676
dram[9]:      10639     10664         0         0     11647         0         0         0         0         0         0         0         0         0     10637     10664
dram[10]:      10646     10657         0         0       352         0         0         0         0         0         0         0         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172175 n_act=6 n_pre=1 n_req=48 n_rd=192 n_write=0 bw_util=0.002228
n_activity=480 dram_eff=0.8
bk0: 40a 172211i bk1: 36a 172164i bk2: 0a 172373i bk3: 0a 172375i bk4: 4a 172355i bk5: 0a 172373i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172373i bk9: 0a 172374i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172375i bk13: 0a 172375i bk14: 56a 172246i bk15: 56a 172154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0099725
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80519280, atomic=0 1 entries : 0x7fb94ced5db0 :  mf: uid= 50823, sid01:w00, part=1, addr=0x805192a0, load , size=32, unknown  status = IN_PARTITION_DRAM (317517), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172169 n_act=7 n_pre=0 n_req=52 n_rd=195 n_write=3 bw_util=0.002297
n_activity=503 dram_eff=0.7873
bk0: 36a 172237i bk1: 36a 172178i bk2: 4a 172347i bk3: 0a 172372i bk4: 4a 172348i bk5: 0a 172373i bk6: 0a 172373i bk7: 0a 172374i bk8: 0a 172375i bk9: 0a 172375i bk10: 0a 172375i bk11: 3a 172351i bk12: 0a 172373i bk13: 0a 172374i bk14: 56a 172244i bk15: 56a 172151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00985067
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172186 n_act=4 n_pre=0 n_req=46 n_rd=184 n_write=0 bw_util=0.002135
n_activity=400 dram_eff=0.92
bk0: 36a 172222i bk1: 36a 172164i bk2: 0a 172372i bk3: 0a 172374i bk4: 0a 172374i bk5: 0a 172374i bk6: 0a 172374i bk7: 0a 172374i bk8: 0a 172374i bk9: 0a 172374i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172375i bk14: 56a 172246i bk15: 56a 172155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0111618
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172163 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.002344
n_activity=572 dram_eff=0.7063
bk0: 36a 172214i bk1: 36a 172163i bk2: 0a 172374i bk3: 4a 172348i bk4: 0a 172374i bk5: 0a 172374i bk6: 8a 172323i bk7: 4a 172346i bk8: 0a 172372i bk9: 0a 172372i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172375i bk14: 56a 172246i bk15: 56a 172150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.013169
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172156 n_act=9 n_pre=3 n_req=53 n_rd=204 n_write=2 bw_util=0.00239
n_activity=624 dram_eff=0.6603
bk0: 36a 172207i bk1: 36a 172152i bk2: 4a 172348i bk3: 0a 172373i bk4: 4a 172353i bk5: 0a 172372i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172373i bk9: 0a 172373i bk10: 0a 172373i bk11: 0a 172375i bk12: 0a 172375i bk13: 0a 172377i bk14: 60a 172223i bk15: 64a 172080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127049
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172141 n_act=10 n_pre=3 n_req=58 n_rd=216 n_write=4 bw_util=0.002553
n_activity=639 dram_eff=0.6886
bk0: 36a 172229i bk1: 40a 172153i bk2: 4a 172341i bk3: 4a 172332i bk4: 0a 172369i bk5: 0a 172372i bk6: 4a 172348i bk7: 0a 172372i bk8: 0a 172374i bk9: 0a 172375i bk10: 0a 172376i bk11: 0a 172377i bk12: 0a 172377i bk13: 0a 172379i bk14: 64a 172214i bk15: 64a 172106i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0112372
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172168 n_act=5 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002332
n_activity=485 dram_eff=0.8289
bk0: 40a 172181i bk1: 36a 172140i bk2: 0a 172372i bk3: 0a 172374i bk4: 0a 172375i bk5: 0a 172375i bk6: 0a 172375i bk7: 4a 172355i bk8: 0a 172373i bk9: 0a 172373i bk10: 0a 172373i bk11: 0a 172373i bk12: 0a 172374i bk13: 0a 172375i bk14: 60a 172237i bk15: 60a 172133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0115041
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172161 n_act=7 n_pre=0 n_req=53 n_rd=204 n_write=2 bw_util=0.00239
n_activity=536 dram_eff=0.7687
bk0: 36a 172212i bk1: 36a 172161i bk2: 4a 172348i bk3: 0a 172373i bk4: 4a 172354i bk5: 0a 172373i bk6: 0a 172374i bk7: 0a 172374i bk8: 4a 172348i bk9: 0a 172372i bk10: 0a 172372i bk11: 0a 172373i bk12: 0a 172373i bk13: 0a 172375i bk14: 60a 172237i bk15: 60a 172134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0132445
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172166 n_act=7 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.002332
n_activity=538 dram_eff=0.7472
bk0: 32a 172223i bk1: 32a 172171i bk2: 0a 172372i bk3: 0a 172374i bk4: 0a 172375i bk5: 8a 172348i bk6: 4a 172354i bk7: 0a 172373i bk8: 0a 172373i bk9: 4a 172349i bk10: 0a 172373i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172375i bk14: 60a 172237i bk15: 60a 172132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0112024
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172181 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.002181
n_activity=440 dram_eff=0.8545
bk0: 32a 172240i bk1: 32a 172178i bk2: 0a 172373i bk3: 0a 172374i bk4: 4a 172354i bk5: 0a 172373i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172374i bk9: 0a 172374i bk10: 0a 172374i bk11: 0a 172374i bk12: 0a 172374i bk13: 0a 172376i bk14: 60a 172238i bk15: 60a 172132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0103612
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=172374 n_nop=172174 n_act=6 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.002239
n_activity=492 dram_eff=0.7846
bk0: 32a 172220i bk1: 32a 172168i bk2: 0a 172372i bk3: 0a 172373i bk4: 4a 172354i bk5: 0a 172372i bk6: 0a 172373i bk7: 0a 172373i bk8: 0a 172374i bk9: 0a 172375i bk10: 0a 172375i bk11: 0a 172375i bk12: 0a 172375i bk13: 0a 172376i bk14: 64a 172200i bk15: 60a 172134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00913131

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128, Miss = 25, Miss_rate = 0.195, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[7]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[8]: Access = 122, Miss = 26, Miss_rate = 0.213, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 121, Miss = 25, Miss_rate = 0.207, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 27, Miss_rate = 0.270, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 126, Miss = 27, Miss_rate = 0.214, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[12]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[13]: Access = 97, Miss = 25, Miss_rate = 0.258, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[14]: Access = 99, Miss = 27, Miss_rate = 0.273, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[16]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1644
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.0545
	minimum = 6
	maximum = 108
Network latency average = 19.8995
	minimum = 6
	maximum = 61
Slowest packet = 27
Flit latency average = 17.37
	minimum = 6
	maximum = 61
Slowest flit = 2916
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000478286
	minimum = 0.000366255 (at node 0)
	maximum = 0.000689421 (at node 1)
Accepted packet rate average = 0.000478286
	minimum = 0.000366255 (at node 0)
	maximum = 0.000689421 (at node 1)
Injected flit rate average = 0.000747914
	minimum = 0.000366255 (at node 0)
	maximum = 0.00179896 (at node 39)
Accepted flit rate average= 0.000747914
	minimum = 0.000495521 (at node 29)
	maximum = 0.0013573 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.0545 (1 samples)
	minimum = 6 (1 samples)
	maximum = 108 (1 samples)
Network latency average = 19.8995 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Flit latency average = 17.37 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000478286 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.000689421 (1 samples)
Accepted packet rate average = 0.000478286 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.000689421 (1 samples)
Injected flit rate average = 0.000747914 (1 samples)
	minimum = 0.000366255 (1 samples)
	maximum = 0.00179896 (1 samples)
Accepted flit rate average = 0.000747914 (1 samples)
	minimum = 0.000495521 (1 samples)
	maximum = 0.0013573 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 1 sec (61 sec)
gpgpu_simulation_rate = 20416 (inst/sec)
gpgpu_simulation_rate = 5205 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2013
gpu_sim_insn = 1114192
gpu_ipc =     553.4983
gpu_tot_sim_cycle = 541681
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       4.3560
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7103
partiton_reqs_in_parallel = 44056
partiton_reqs_in_parallel_total    = 2042304
partiton_level_parallism =      21.8857
partiton_level_parallism_total  =       3.8516
partiton_reqs_in_parallel_util = 44056
partiton_reqs_in_parallel_util_total    = 2042304
gpu_sim_cycle_parition_util = 2013
gpu_tot_sim_cycle_parition_util    = 92832
partiton_level_parallism_util =      21.8857
partiton_level_parallism_util_total  =      21.9976
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =     100.5756 GB/Sec
L2_BW_total  =       0.7622 GB/Sec
gpu_total_sim_rate=34196

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 5457
	L1I_total_cache_miss_rate = 0.1265
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37695
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5457
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
65, 65, 64, 65, 64, 65, 64, 65, 65, 65, 65, 65, 65, 65, 65, 65, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 59, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 5412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20499	W0_Idle:162033	W0_Scoreboard:652579	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 41720 
averagemflatency = 4328 
max_icnt2mem_latency = 41485 
max_icnt2sh_latency = 541680 
mrq_lat_table:367 	56 	64 	107 	169 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	246 	1890 	11 	0 	512 	257 	1292 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	432 	136 	101 	0 	1595 	24 	0 	0 	0 	512 	258 	1291 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	873 	1602 	1566 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	2 	0 	0 	2 	2 	6 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1        14 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         6 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        15         0 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035         0         0         0         0         0         0         0         0         0      4580      4584 
dram[1]:     11479     11486     64572      1002     54275         0         0         0         0         0         0     92819         0         0      4580      4584 
dram[2]:     11475     11479      1002      1007         0         0         0         0         0         0         0         0         0         0      4580      4584 
dram[3]:     11479     11486      1010     64579         0         0     14050     54277         0         0         0         0         0         0      4580      4584 
dram[4]:     11476     11480     64570      1009     51674         0         0         0         0         0         0         0         0         0      4352     68228 
dram[5]:     11486     11491     64576     64575         0         0     84579         0         0         0         0         0         0         0      9733      6609 
dram[6]:     11471     11474      1023      1025         0         0         0     46748         0         0         0         0         0         0      4580      4582 
dram[7]:     11477     11484     64573       988     50172         0         0         0     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482       993       996         0     47604     48460         0         0     84582         0         0      1524         0      4580      4581 
dram[9]:     11484     11486      1003       945     36565         0         0         0         0         0         0         0         0         0      4580      4581 
dram[10]:     11479     11480       984       987     49316         0         0         0         0         0         0         0         0         0     68230      4584 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 14.000000 14.000000 
dram[2]: 16.000000 16.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[3]: 16.000000 16.000000 16.000000 17.000000      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 14.000000 14.000000 
dram[4]: 16.000000 16.000000 17.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.500000  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  5.333333 
dram[6]: 17.000000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  8.000000  8.000000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  1.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000      -nan  2.000000  1.000000      -nan      -nan  2.000000      -nan      -nan  7.000000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.500000 15.000000 
average row locality = 1073/92 = 11.663043
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         1         0         0         0         0         0         0         0         0         0        14        14 
dram[1]:        16        16        16        16         1         0         0         0         0         0         0         1         0         0        14        14 
dram[2]:        16        16        16        16         0         0         0         0         0         0         0         0         0         0        14        14 
dram[3]:        16        16        16        16         0         0         2         1         0         0         0         0         0         0        14        14 
dram[4]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        15        16 
dram[5]:        16        16        16        16         0         0         1         0         0         0         0         0         0         0        16        16 
dram[6]:        16        16        16        16         0         0         0         1         0         0         0         0         0         0        16        16 
dram[7]:        16        16        16        16         1         0         0         0         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         0         2         1         0         0         1         0         0         1         0        15        15 
dram[9]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        15        15 
dram[10]:        16        16        16        16         1         0         0         0         0         0         0         0         0         0        16        15 
total reads: 1051
min_bank_accesses = 0!
chip skew: 99/92 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         1         1         1         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         1         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      20445     21338      1315      1548     10367    none      none      none      none      none      none      none      none      none       30590     30651
dram[1]:      21275     21301      2007      1528      3246    none      none      none      none      none      none       20860    none      none       30600     30666
dram[2]:      21308     21284      1459      1564    none      none      none      none      none      none      none      none      none      none       30573     30675
dram[3]:      21352     21307      1452      2459    none      none       11481      4103    none      none      none      none      none      none       32548     32622
dram[4]:      21354     21343      2100      1419       482    none      none      none      none      none      none      none      none      none       30400     28402
dram[5]:      21328     20628      2176      2113    none      none       16363    none      none      none      none      none      none      none       29455     29551
dram[6]:      20792     21334      1470      1656    none      none      none         584    none      none      none      none      none      none       29436     29522
dram[7]:      21339     21355      2154      1508       584    none      none      none       17115    none      none      none      none      none       31371     31466
dram[8]:      19807     19777      1402      1550    none         530       584    none      none       17543    none      none         241    none       31373     31471
dram[9]:      18760     18742      1550      1531     11879    none      none      none      none      none      none      none      none      none       31386     31460
dram[10]:      18746     18697      1390      1538       584    none      none      none      none      none      none      none      none      none       29107     31457
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457         0         0         0         0         0         0         0         0         0     10631     10646
dram[1]:      10633     10652     12705       468      6492         0         0         0         0         0         0     41720         0         0     10632     10658
dram[2]:      10627     10641       442       486         0         0         0         0         0         0         0         0         0         0     10627     10642
dram[3]:      10638     10653       442     17637         0         0     10414      8206         0         0         0         0         0         0     10631     10661
dram[4]:      10665     10675     14205       459       250         0         0         0         0         0         0         0         0         0     10640     25891
dram[5]:      10691     10685     15926     13462         0         0     32726         0         0         0         0         0         0         0     10653     10688
dram[6]:      11618     10729       508       540         0         0         0       352         0         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064       492       352         0         0         0     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646       489       492         0       352       352         0         0     35087         0         0       249         0     10637     10676
dram[9]:      10639     10664       500       487     11647         0         0         0         0         0         0         0         0         0     10637     10664
dram[10]:      10646     10657       451       481       352         0         0         0         0         0         0         0         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175725 n_act=8 n_pre=1 n_req=94 n_rd=376 n_write=0 bw_util=0.00427
n_activity=907 dram_eff=0.8291
bk0: 68a 175888i bk1: 64a 175807i bk2: 64a 175879i bk3: 64a 175764i bk4: 4a 176090i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 0a 176109i bk9: 0a 176110i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176111i bk14: 56a 175982i bk15: 56a 175890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0196809
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175723 n_act=8 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.004304
n_activity=927 dram_eff=0.8177
bk0: 64a 175908i bk1: 64a 175837i bk2: 64a 175885i bk3: 64a 175773i bk4: 4a 176083i bk5: 0a 176108i bk6: 0a 176108i bk7: 0a 176110i bk8: 0a 176111i bk9: 0a 176111i bk10: 0a 176111i bk11: 4a 176085i bk12: 0a 176109i bk13: 0a 176110i bk14: 56a 175980i bk15: 56a 175887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0209415
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175736 n_act=6 n_pre=0 n_req=92 n_rd=368 n_write=0 bw_util=0.004179
n_activity=829 dram_eff=0.8878
bk0: 64a 175906i bk1: 64a 175825i bk2: 64a 175888i bk3: 64a 175787i bk4: 0a 176108i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 0a 176109i bk9: 0a 176109i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176112i bk14: 56a 175983i bk15: 56a 175892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0224689
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175718 n_act=9 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.004338
n_activity=992 dram_eff=0.7702
bk0: 64a 175888i bk1: 64a 175817i bk2: 64a 175900i bk3: 64a 175787i bk4: 0a 176109i bk5: 0a 176109i bk6: 8a 176058i bk7: 4a 176081i bk8: 0a 176107i bk9: 0a 176107i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176112i bk14: 56a 175983i bk15: 56a 175887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0229005
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175711 n_act=10 n_pre=3 n_req=98 n_rd=384 n_write=2 bw_util=0.004384
n_activity=1034 dram_eff=0.7466
bk0: 64a 175891i bk1: 64a 175796i bk2: 64a 175902i bk3: 64a 175796i bk4: 4a 176088i bk5: 0a 176107i bk6: 0a 176108i bk7: 0a 176109i bk8: 0a 176109i bk9: 0a 176109i bk10: 0a 176109i bk11: 0a 176111i bk12: 0a 176111i bk13: 0a 176113i bk14: 60a 175959i bk15: 64a 175816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0187951
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175705 n_act=10 n_pre=3 n_req=101 n_rd=388 n_write=4 bw_util=0.004452
n_activity=1016 dram_eff=0.7717
bk0: 64a 175882i bk1: 64a 175819i bk2: 64a 175843i bk3: 64a 175771i bk4: 0a 176105i bk5: 0a 176108i bk6: 4a 176084i bk7: 0a 176108i bk8: 0a 176110i bk9: 0a 176111i bk10: 0a 176112i bk11: 0a 176113i bk12: 0a 176113i bk13: 0a 176115i bk14: 64a 175950i bk15: 64a 175842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0181989
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175710 n_act=9 n_pre=2 n_req=98 n_rd=388 n_write=1 bw_util=0.004418
n_activity=944 dram_eff=0.8242
bk0: 64a 175856i bk1: 64a 175782i bk2: 64a 175864i bk3: 64a 175758i bk4: 0a 176109i bk5: 0a 176110i bk6: 0a 176111i bk7: 4a 176091i bk8: 0a 176109i bk9: 0a 176109i bk10: 0a 176109i bk11: 0a 176110i bk12: 0a 176111i bk13: 0a 176112i bk14: 64a 175943i bk15: 64a 175822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0279882
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175716 n_act=8 n_pre=0 n_req=98 n_rd=384 n_write=2 bw_util=0.004384
n_activity=977 dram_eff=0.7902
bk0: 64a 175899i bk1: 64a 175823i bk2: 64a 175873i bk3: 64a 175782i bk4: 4a 176089i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 4a 176083i bk9: 0a 176107i bk10: 0a 176107i bk11: 0a 176108i bk12: 0a 176110i bk13: 0a 176112i bk14: 60a 175974i bk15: 60a 175871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0248538
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175697 n_act=10 n_pre=0 n_req=106 n_rd=396 n_write=7 bw_util=0.004577
n_activity=1049 dram_eff=0.7684
bk0: 64a 175889i bk1: 64a 175815i bk2: 64a 175871i bk3: 64a 175761i bk4: 0a 176109i bk5: 8a 176083i bk6: 4a 176089i bk7: 0a 176108i bk8: 0a 176108i bk9: 4a 176085i bk10: 0a 176109i bk11: 0a 176111i bk12: 4a 176069i bk13: 0a 176111i bk14: 60a 175973i bk15: 60a 175869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.026756
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175723 n_act=7 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.004315
n_activity=901 dram_eff=0.8435
bk0: 64a 175916i bk1: 64a 175815i bk2: 64a 175862i bk3: 64a 175756i bk4: 4a 176088i bk5: 0a 176107i bk6: 0a 176108i bk7: 0a 176108i bk8: 0a 176110i bk9: 0a 176110i bk10: 0a 176110i bk11: 0a 176110i bk12: 0a 176110i bk13: 0a 176112i bk14: 60a 175975i bk15: 60a 175869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.025274
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=176110 n_nop=175716 n_act=8 n_pre=1 n_req=97 n_rd=384 n_write=1 bw_util=0.004372
n_activity=917 dram_eff=0.8397
bk0: 64a 175896i bk1: 64a 175817i bk2: 64a 175854i bk3: 64a 175746i bk4: 4a 176090i bk5: 0a 176108i bk6: 0a 176109i bk7: 0a 176109i bk8: 0a 176110i bk9: 0a 176111i bk10: 0a 176111i bk11: 0a 176111i bk12: 0a 176111i bk13: 0a 176112i bk14: 64a 175936i bk15: 60a 175870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0214071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 217, Miss = 48, Miss_rate = 0.221, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 213, Miss = 48, Miss_rate = 0.225, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 220, Miss = 48, Miss_rate = 0.218, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 193, Miss = 49, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 198, Miss = 49, Miss_rate = 0.247, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 193, Miss = 50, Miss_rate = 0.259, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 191, Miss = 49, Miss_rate = 0.257, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.4328
	minimum = 6
	maximum = 94
Network latency average = 16.2231
	minimum = 6
	maximum = 70
Slowest packet = 4441
Flit latency average = 16.663
	minimum = 6
	maximum = 69
Slowest flit = 13255
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0212326
	minimum = 0.0164016 (at node 4)
	maximum = 0.0300696 (at node 40)
Accepted packet rate average = 0.0212326
	minimum = 0.0164016 (at node 4)
	maximum = 0.0300696 (at node 40)
Injected flit rate average = 0.0326839
	minimum = 0.0164016 (at node 4)
	maximum = 0.0807654 (at node 40)
Accepted flit rate average= 0.0326839
	minimum = 0.0228628 (at node 28)
	maximum = 0.0521869 (at node 3)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.2437 (2 samples)
	minimum = 6 (2 samples)
	maximum = 101 (2 samples)
Network latency average = 18.0613 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65.5 (2 samples)
Flit latency average = 17.0165 (2 samples)
	minimum = 6 (2 samples)
	maximum = 65 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0108554 (2 samples)
	minimum = 0.00838392 (2 samples)
	maximum = 0.0153795 (2 samples)
Accepted packet rate average = 0.0108554 (2 samples)
	minimum = 0.00838392 (2 samples)
	maximum = 0.0153795 (2 samples)
Injected flit rate average = 0.0167159 (2 samples)
	minimum = 0.00838392 (2 samples)
	maximum = 0.0412822 (2 samples)
Accepted flit rate average = 0.0167159 (2 samples)
	minimum = 0.0116792 (2 samples)
	maximum = 0.0267721 (2 samples)
Injected packet size average = 1.53986 (2 samples)
Accepted packet size average = 1.53986 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 9 sec (69 sec)
gpgpu_simulation_rate = 34196 (inst/sec)
gpgpu_simulation_rate = 7850 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 196033
gpu_sim_insn = 1246472
gpu_ipc =       6.3585
gpu_tot_sim_cycle = 964936
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.7371
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7103
partiton_reqs_in_parallel = 4312726
partiton_reqs_in_parallel_total    = 2086360
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.6316
partiton_reqs_in_parallel_util = 4312726
partiton_reqs_in_parallel_util_total    = 2086360
gpu_sim_cycle_parition_util = 196033
gpu_tot_sim_cycle_parition_util    = 94845
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9992
partiton_replys_in_parallel = 2431
partiton_replys_in_parallel_total    = 4356
L2_BW  =       1.1754 GB/Sec
L2_BW_total  =       0.6667 GB/Sec
gpu_total_sim_rate=23568

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 5464
	L1I_total_cache_miss_rate = 0.0823
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
88, 88, 87, 88, 87, 88, 87, 88, 88, 88, 88, 88, 88, 88, 88, 88, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 82, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 5412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26506	W0_Idle:888591	W0_Scoreboard:1756443	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 2969 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 964935 
mrq_lat_table:486 	66 	72 	126 	169 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2566 	1978 	11 	0 	512 	258 	1294 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1883 	141 	101 	0 	2554 	24 	0 	0 	0 	512 	259 	1293 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3115 	1680 	1566 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	83 	12 	0 	0 	2 	4 	8 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         1         0         0         0         0         4         0         0         0         0        14         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[2]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        14 
dram[3]:         0         0         0         0         0         0         1         2         0         0         0         0         0         0         0        14 
dram[4]:         0         0         0        16         4         0         2         0         0         0         0         0         0         0        14        14 
dram[5]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0        15         9 
dram[6]:         0         0        16         0         0         0         2         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         2         0         0         0         0         0         0         7         0         0         0 
dram[9]:         0         0         0        16         0         2         0         0         0         0         0         0         0         0        15         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035         0    190967     74839    187804    119537         0         0         0     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581         0         0         0     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007         0         0         0     71516         0         0    127795         0         0         0      4580     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277         0         0         0     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473         0         0         0         0     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579         0         0    125418    114663    192337         0         0    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932         0         0         0         0         0      4580     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482       993       996     73223    144229     48460     82787         0     84582         0         0    124750         0      4580      4581 
dram[9]:     11484     11486      1003     33674     36565    132077         0    188017         0         0    196020    190409         0         0     95587      4581 
dram[10]:     11479     11480       984       987     49316    128677         0     99648     70329         0    101017    173018         0         0     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan  1.000000  3.000000  1.000000  2.500000      -nan      -nan      -nan  4.000000  8.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 14.000000 14.000000 
dram[2]:  8.500000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan 14.000000  6.333333 
dram[3]: 16.000000 16.000000 16.000000 17.000000  1.000000  2.000000  1.500000  1.500000      -nan      -nan      -nan  2.000000  2.000000  1.000000 14.000000  8.000000 
dram[4]: 16.000000 16.000000 17.000000  8.500000  2.000000  1.000000  1.666667  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  5.666667  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000  4.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan  6.666667  4.500000 
dram[6]: 17.000000 16.000000  8.500000 16.000000  2.000000  2.000000  1.500000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan  8.000000  5.250000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  3.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  4.500000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000  8.500000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  8.500000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  8.500000  8.500000 
average row locality = 1229/171 = 7.187134
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         2         0         1         3         1         3         0         0         0         2        15        14 
dram[1]:        16        16        16        16         3         1         1         1         0         0         0         4         3         1        14        14 
dram[2]:        17        16        16        16         0         0         0         1         0         0         1         0         0         0        14        17 
dram[3]:        16        16        16        16         1         2         3         2         0         0         0         1         1         1        14        15 
dram[4]:        16        16        16        17         4         1         4         2         0         0         0         0         1         0        16        16 
dram[5]:        16        16        16        16         4         4         1         0         0         2         2         1         0         0        18        17 
dram[6]:        16        16        17        16         1         2         2         1         1         0         0         0         0         0        16        19 
dram[7]:        16        16        16        16         3         2         1         1         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         2         3         2         1         0         2         0         0         2         0        15        15 
dram[9]:        16        16        16        17         3         3         0         1         0         0         1         1         0         0        16        15 
dram[10]:        16        16        16        16         2         1         0         1         1         0         2         2         0         0        16        16 
total reads: 1161
min_bank_accesses = 0!
chip skew: 113/98 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[1]:         0         0         1         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[4]:         0         0         1         0         2         0         1         2         0         0         0         0         1         0         1         1 
dram[5]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[6]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[7]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         1         0         1         0         2         0         0         7         0         0         0 
dram[9]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[10]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/2 = 5.50
average mf latency per bank:
dram[0]:      20805     21754      1344      1563      5971    none         250       313    125876       186    none      none      none         169     27420     31352
dram[1]:      21652     21680      2070      1528      2019       352       250       170    none      none      none       19259     31762     63054     31323     31358
dram[2]:      24561     21662      1490      1587    none      none      none         352    none      none         900    none      none      none       31310     23628
dram[3]:      21722     21687      1467      2459       352       414      7769      3148    none      none      none         170       170    150780     33297     29179
dram[4]:      21734     21701      2114      6268       292       352       306       169    none      none      none      none         170    none       27435     29019
dram[5]:      21698     20971      2225      2113       405     25660     17064    none      none         169      5453       170    none      none       24134     26861
dram[6]:      21178     21713      3453      1686       170       349       233       584       170    none      none      none      none      none       30095     23565
dram[7]:      21744     21740      2154      1522       425       233       352       352     17361    none      none      none      none      none       32081     32156
dram[8]:      20145     20109      1410      1587       349       351       530       170    none        9076    none      none         226    none       32088     32166
dram[9]:      19104     19094      1581      3532      4190       261    none         250    none      none         170    128098    none      none       28348     32148
dram[10]:      19090     19028      1390      1552       464       170    none         352       170    none         242      7589    none      none       29785     28370
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457         0       250       346    125096       341         0         0         0       341     10631     10646
dram[1]:      10633     10652     12705       468      6492       352       250       341         0         0         0     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486         0         0         0       352         0         0       250         0         0         0     10627     10642
dram[3]:      10638     10653       442     17637       352       352     10414      8206         0         0         0       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       352       341         0         0         0         0       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       352    100911     32726         0         0       341     14320       341         0         0     10653     10688
dram[6]:      11618     10729     33871       540       341       352       359       352       341         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064       492       352       352       352       352     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646       489       492       352       352       352       341         0     35087         0         0       347         0     10637     10676
dram[9]:      10639     10664       500     33852     11647       358         0       250         0         0       341    127578         0         0     10637     10664
dram[10]:      10646     10657       451       481       352       341         0       352       341         0       341     20729         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539664 n_act=16 n_pre=4 n_req=111 n_rd=424 n_write=5 bw_util=0.001589
n_activity=1357 dram_eff=0.6323
bk0: 68a 539888i bk1: 64a 539810i bk2: 64a 539883i bk3: 64a 539769i bk4: 8a 540065i bk5: 0a 540113i bk6: 4a 540095i bk7: 12a 540079i bk8: 4a 540093i bk9: 12a 540038i bk10: 0a 540110i bk11: 0a 540111i bk12: 0a 540114i bk13: 8a 540071i bk14: 60a 539945i bk15: 56a 539889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00647457
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539661 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001596
n_activity=1382 dram_eff=0.6237
bk0: 64a 539911i bk1: 64a 539841i bk2: 64a 539891i bk3: 64a 539779i bk4: 12a 540050i bk5: 4a 540092i bk6: 4a 540091i bk7: 4a 540086i bk8: 0a 540112i bk9: 0a 540113i bk10: 0a 540114i bk11: 16a 540003i bk12: 12a 540045i bk13: 4a 540090i bk14: 56a 539979i bk15: 56a 539890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00693744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539705 n_act=11 n_pre=3 n_req=100 n_rd=392 n_write=2 bw_util=0.001459
n_activity=1094 dram_eff=0.7203
bk0: 68a 539875i bk1: 64a 539825i bk2: 64a 539890i bk3: 64a 539790i bk4: 0a 540112i bk5: 0a 540112i bk6: 0a 540113i bk7: 4a 540094i bk8: 0a 540112i bk9: 0a 540113i bk10: 4a 540094i bk11: 0a 540112i bk12: 0a 540113i bk13: 0a 540115i bk14: 56a 539986i bk15: 68a 539809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00735957
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539673 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.001559
n_activity=1332 dram_eff=0.6321
bk0: 64a 539891i bk1: 64a 539820i bk2: 64a 539904i bk3: 64a 539791i bk4: 4a 540093i bk5: 8a 540084i bk6: 12a 540052i bk7: 8a 540051i bk8: 0a 540107i bk9: 0a 540109i bk10: 0a 540114i bk11: 4a 540089i bk12: 4a 540090i bk13: 4a 540095i bk14: 56a 539985i bk15: 60a 539853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0075225
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539639 n_act=20 n_pre=9 n_req=118 n_rd=436 n_write=9 bw_util=0.001648
n_activity=1582 dram_eff=0.5626
bk0: 64a 539895i bk1: 64a 539802i bk2: 64a 539908i bk3: 68a 539772i bk4: 16a 540008i bk5: 4a 540091i bk6: 16a 540014i bk7: 8a 540065i bk8: 0a 540107i bk9: 0a 540109i bk10: 0a 540110i bk11: 0a 540113i bk12: 4a 540088i bk13: 0a 540115i bk14: 64a 539923i bk15: 64a 539819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00625054
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539624 n_act=19 n_pre=7 n_req=124 n_rd=452 n_write=11 bw_util=0.001714
n_activity=1572 dram_eff=0.5891
bk0: 64a 539884i bk1: 64a 539821i bk2: 64a 539847i bk3: 64a 539776i bk4: 16a 540070i bk5: 16a 540046i bk6: 4a 540086i bk7: 0a 540111i bk8: 0a 540113i bk9: 8a 540073i bk10: 8a 540058i bk11: 4a 540087i bk12: 0a 540113i bk13: 0a 540117i bk14: 72a 539899i bk15: 68a 539806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00605799
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539656 n_act=17 n_pre=6 n_req=113 n_rd=428 n_write=6 bw_util=0.001607
n_activity=1359 dram_eff=0.6387
bk0: 64a 539858i bk1: 64a 539786i bk2: 68a 539837i bk3: 64a 539761i bk4: 4a 540087i bk5: 8a 540087i bk6: 8a 540056i bk7: 4a 540090i bk8: 4a 540084i bk9: 0a 540110i bk10: 0a 540111i bk11: 0a 540113i bk12: 0a 540115i bk13: 0a 540116i bk14: 64a 539947i bk15: 76a 539741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00919252
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539689 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001522
n_activity=1185 dram_eff=0.6937
bk0: 64a 539903i bk1: 64a 539827i bk2: 64a 539877i bk3: 64a 539787i bk4: 12a 540081i bk5: 8a 540056i bk6: 4a 540091i bk7: 4a 540090i bk8: 4a 540083i bk9: 0a 540108i bk10: 0a 540108i bk11: 0a 540110i bk12: 0a 540113i bk13: 0a 540115i bk14: 60a 539977i bk15: 60a 539874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00813904
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539662 n_act=14 n_pre=2 n_req=117 n_rd=424 n_write=11 bw_util=0.001611
n_activity=1298 dram_eff=0.6703
bk0: 64a 539894i bk1: 64a 539820i bk2: 64a 539876i bk3: 64a 539766i bk4: 8a 540087i bk5: 12a 540048i bk6: 8a 540083i bk7: 4a 540084i bk8: 0a 540109i bk9: 8a 540069i bk10: 0a 540112i bk11: 0a 540114i bk12: 8a 540035i bk13: 0a 540113i bk14: 60a 539975i bk15: 60a 539871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00880186
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents
MSHR: tag=0x80520800, atomic=0 1 entries : 0x7fb94047ff10 :  mf: uid=132338, sid17:w05, part=9, addr=0x80520840, load , size=32, unknown  status = IN_PARTITION_DRAM (964935), 

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539674 n_act=14 n_pre=3 n_req=108 n_rd=419 n_write=3 bw_util=0.001563
n_activity=1254 dram_eff=0.673
bk0: 64a 539919i bk1: 64a 539819i bk2: 64a 539866i bk3: 68a 539728i bk4: 12a 540077i bk5: 12a 540045i bk6: 0a 540107i bk7: 4a 540090i bk8: 0a 540112i bk9: 0a 540115i bk10: 3a 540091i bk11: 4a 540094i bk12: 0a 540112i bk13: 0a 540114i bk14: 64a 539940i bk15: 60a 539872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00829641
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=540113 n_nop=539667 n_act=16 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.001577
n_activity=1291 dram_eff=0.66
bk0: 64a 539897i bk1: 64a 539818i bk2: 64a 539857i bk3: 64a 539750i bk4: 8a 540088i bk5: 4a 540088i bk6: 0a 540114i bk7: 4a 540094i bk8: 4a 540089i bk9: 0a 540115i bk10: 8a 540058i bk11: 8a 540054i bk12: 0a 540109i bk13: 0a 540113i bk14: 64a 539938i bk15: 64a 539834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00708

========= L2 cache stats =========
L2_cache_bank[0]: Access = 331, Miss = 52, Miss_rate = 0.157, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 293, Miss = 48, Miss_rate = 0.164, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 324, Miss = 57, Miss_rate = 0.176, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 323, Miss = 52, Miss_rate = 0.161, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 332, Miss = 57, Miss_rate = 0.172, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 330, Miss = 56, Miss_rate = 0.170, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 330, Miss = 53, Miss_rate = 0.161, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 330, Miss = 54, Miss_rate = 0.164, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 296, Miss = 52, Miss_rate = 0.176, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 50, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 296, Miss = 53, Miss_rate = 0.179, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 53, Miss_rate = 0.178, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 291, Miss = 52, Miss_rate = 0.179, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 295, Miss = 53, Miss_rate = 0.180, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 6787
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1711
L2_total_cache_pending_hits = 3164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13893
icnt_total_pkts_simt_to_mem=6940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.30831
	minimum = 6
	maximum = 22
Network latency average = 7.3042
	minimum = 6
	maximum = 22
Slowest packet = 8951
Flit latency average = 6.90334
	minimum = 6
	maximum = 22
Slowest flit = 13758
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000248021
	minimum = 0.000163239 (at node 0)
	maximum = 0.000428501 (at node 21)
Accepted packet rate average = 0.000248021
	minimum = 0.000163239 (at node 0)
	maximum = 0.000428501 (at node 21)
Injected flit rate average = 0.000373102
	minimum = 0.000163239 (at node 0)
	maximum = 0.000744776 (at node 38)
Accepted flit rate average= 0.000373102
	minimum = 0.00025506 (at node 34)
	maximum = 0.00080344 (at node 21)
Injected packet length average = 1.50432
Accepted packet length average = 1.50432
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9319 (3 samples)
	minimum = 6 (3 samples)
	maximum = 74.6667 (3 samples)
Network latency average = 14.4756 (3 samples)
	minimum = 6 (3 samples)
	maximum = 51 (3 samples)
Flit latency average = 13.6455 (3 samples)
	minimum = 6 (3 samples)
	maximum = 50.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00731964 (3 samples)
	minimum = 0.00564369 (3 samples)
	maximum = 0.0103958 (3 samples)
Accepted packet rate average = 0.00731964 (3 samples)
	minimum = 0.00564369 (3 samples)
	maximum = 0.0103958 (3 samples)
Injected flit rate average = 0.0112683 (3 samples)
	minimum = 0.00564369 (3 samples)
	maximum = 0.0277697 (3 samples)
Accepted flit rate average = 0.0112683 (3 samples)
	minimum = 0.00787113 (3 samples)
	maximum = 0.0181159 (3 samples)
Injected packet size average = 1.53946 (3 samples)
Accepted packet size average = 1.53946 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 33 sec (153 sec)
gpgpu_simulation_rate = 23568 (inst/sec)
gpgpu_simulation_rate = 6306 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1309
gpu_sim_insn = 1114592
gpu_ipc =     851.4836
gpu_tot_sim_cycle = 1188395
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       3.9723
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7336
partiton_reqs_in_parallel = 28798
partiton_reqs_in_parallel_total    = 6399086
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4089
partiton_reqs_in_parallel_util = 28798
partiton_reqs_in_parallel_util_total    = 6399086
gpu_sim_cycle_parition_util = 1309
gpu_tot_sim_cycle_parition_util    = 290878
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9992
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6787
L2_BW  =     161.6179 GB/Sec
L2_BW_total  =       0.7193 GB/Sec
gpu_total_sim_rate=29503

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 5464
	L1I_total_cache_miss_rate = 0.0627
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 81630
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5464
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
130, 130, 129, 130, 129, 130, 129, 130, 130, 130, 130, 130, 130, 130, 130, 130, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 103, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 5412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31146	W0_Idle:896492	W0_Scoreboard:1770296	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 2291 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 1188394 
mrq_lat_table:486 	66 	72 	126 	169 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4786 	1990 	11 	0 	512 	258 	1294 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3002 	202 	101 	0 	3606 	24 	0 	0 	0 	512 	259 	1293 	5 	8 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4524 	2195 	1690 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	184 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	13 	0 	0 	2 	4 	8 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         1         0         0         0         0         4         0         0         0         0        14         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         4         2         0         0         0 
dram[2]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0        14 
dram[3]:         0         0         0         0         0         0         1         2         0         0         0         0         0         0         0        14 
dram[4]:         0         0         0        16         4         0         2         0         0         0         0         0         0         0        14        14 
dram[5]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0        15         9 
dram[6]:         0         0        16         0         0         0         2         0         0         0         0         0         0         0        15        15 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         2         0         0         0         0         0         0         7         0         0         0 
dram[9]:         0         0         0        16         0         2         0         0         0         0         0         0         0         0        15         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         2         1         0         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035         0    190967     74839    187804    119537         0         0         0     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581         0         0         0     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007         0         0         0     71516         0         0    127795         0         0         0      4580     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277         0         0         0     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473         0         0         0         0     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579         0         0    125418    114663    192337         0         0    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932         0         0         0         0         0      4580     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581         0         0         0         0         0      4580      4581 
dram[8]:     11480     11482       993       996     73223    144229     48460     82787         0     84582         0         0    124750         0      4580      4581 
dram[9]:     11484     11486      1003     33674     36565    132077         0    188017         0         0    196020    190409         0         0     95587      4581 
dram[10]:     11479     11480       984       987     49316    128677         0     99648     70329         0    101017    173018         0         0     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000 16.000000 16.000000  1.000000      -nan  1.000000  3.000000  1.000000  2.500000      -nan      -nan      -nan  4.000000  8.000000 14.000000 
dram[1]: 16.000000 16.000000 17.000000 16.000000  2.000000  1.000000  1.000000  2.000000      -nan      -nan      -nan  2.333333  2.000000  1.000000 14.000000 14.000000 
dram[2]:  8.500000 16.000000 16.000000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan 14.000000  6.333333 
dram[3]: 16.000000 16.000000 16.000000 17.000000  1.000000  2.000000  1.500000  1.500000      -nan      -nan      -nan  2.000000  2.000000  1.000000 14.000000  8.000000 
dram[4]: 16.000000 16.000000 17.000000  8.500000  2.000000  1.000000  1.666667  4.000000      -nan      -nan      -nan      -nan  2.000000      -nan  5.666667  5.666667 
dram[5]: 16.000000 17.000000 17.000000 17.000000  4.000000  2.000000  2.000000      -nan      -nan  4.000000  1.500000  2.000000      -nan      -nan  6.666667  4.500000 
dram[6]: 17.000000 16.000000  8.500000 16.000000  2.000000  2.000000  1.500000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan  8.000000  5.250000 
dram[7]: 16.000000 16.000000 17.000000 16.000000  3.000000  1.500000  1.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan 15.000000 15.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000  2.000000      -nan  4.000000      -nan      -nan  4.500000      -nan 15.000000 15.000000 
dram[9]: 16.000000 16.000000 16.000000  8.500000  3.000000  2.000000      -nan  1.000000      -nan      -nan  2.000000  1.000000      -nan      -nan  8.500000 15.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000      -nan  1.000000  2.000000      -nan  1.500000  1.500000      -nan      -nan  8.500000  8.500000 
average row locality = 1229/171 = 7.187134
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        16        16         2         0         1         3         1         3         0         0         0         2        15        14 
dram[1]:        16        16        16        16         3         1         1         1         0         0         0         4         3         1        14        14 
dram[2]:        17        16        16        16         0         0         0         1         0         0         1         0         0         0        14        17 
dram[3]:        16        16        16        16         1         2         3         2         0         0         0         1         1         1        14        15 
dram[4]:        16        16        16        17         4         1         4         2         0         0         0         0         1         0        16        16 
dram[5]:        16        16        16        16         4         4         1         0         0         2         2         1         0         0        18        17 
dram[6]:        16        16        17        16         1         2         2         1         1         0         0         0         0         0        16        19 
dram[7]:        16        16        16        16         3         2         1         1         1         0         0         0         0         0        15        15 
dram[8]:        16        16        16        16         2         3         2         1         0         2         0         0         2         0        15        15 
dram[9]:        16        16        16        17         3         3         0         1         0         0         1         1         0         0        16        15 
dram[10]:        16        16        16        16         2         1         0         1         1         0         2         2         0         0        16        16 
total reads: 1161
min_bank_accesses = 0!
chip skew: 113/98 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         2         0         0         0         2         1         0 
dram[1]:         0         0         1         0         1         0         0         1         0         0         0         3         1         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[3]:         0         0         0         1         0         0         0         1         0         0         0         1         1         0         0         1 
dram[4]:         0         0         1         0         2         0         1         2         0         0         0         0         1         0         1         1 
dram[5]:         0         1         1         1         0         0         1         0         0         2         1         1         0         0         2         1 
dram[6]:         1         0         0         0         1         0         1         0         1         0         0         0         0         0         0         2 
dram[7]:         0         0         1         0         0         1         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         1         0         1         0         2         0         0         7         0         0         0 
dram[9]:         0         0         0         0         0         1         0         0         0         0         1         0         0         0         1         0 
dram[10]:         0         0         0         0         0         1         0         0         1         0         1         1         0         0         1         1 
total reads: 68
min_bank_accesses = 0!
chip skew: 11/2 = 5.50
average mf latency per bank:
dram[0]:      21112     22090      2107      2306      5971    none         482       545    125876       186    none      none      none         169     27420     31385
dram[1]:      21978     22013      2795      2251      2110       584       380       170    none      none      none       19259     31762     63054     31342     31367
dram[2]:      24903     21995      2224      2289    none      none      none         584    none      none         900    none      none      none       31336     23628
dram[3]:      22051     22034      2213      3123       482       646      7846      3226    none      none      none         170       170    150780     33306     29187
dram[4]:      22072     22032      2814      6948       314       584       445       169    none      none      none      none         170    none       27443     29019
dram[5]:      22039     21306      2962      2802       695     25808     17064    none      none         169      5453       170    none      none       24134     26861
dram[6]:      21512     22027      4204      2479       170       581       310       584       170    none      none      none      none      none       30103     23572
dram[7]:      22051     22051      2919      2328       580       276       584       584     17361    none      none      none      none      none       32081     32156
dram[8]:      20512     20479      2191      2347       582       351       711       170    none        9076    none      none         894    none       32104     32190
dram[9]:      19518     19473      2309      4180      4345       378    none         482    none      none         170    128098    none      none       28361     32163
dram[10]:      19501     19402      2115      2249       580       170    none         584       170    none         242      7589    none      none       29807     28411
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457         0       250       346    125096       341         0         0         0       341     10631     10646
dram[1]:      10633     10652     12705       468      6492       352       250       341         0         0         0     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486         0         0         0       352         0         0       250         0         0         0     10627     10642
dram[3]:      10638     10653       442     17637       352       352     10414      8206         0         0         0       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       352       341         0         0         0         0       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       352    100911     32726         0         0       341     14320       341         0         0     10653     10688
dram[6]:      11618     10729     33871       540       341       352       359       352       341         0         0         0         0         0     10650     10678
dram[7]:      10692     10718     15064       492       352       352       352       352     34230         0         0         0         0         0     10627     10663
dram[8]:      10655     10646       489       492       352       352       352       341         0     35087         0         0       347         0     10637     10676
dram[9]:      10639     10664       500     33852     11647       358         0       250         0         0       341    127578         0         0     10637     10664
dram[10]:      10646     10657       451       481       352       341         0       352       341         0       341     20729         0         0     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542093 n_act=16 n_pre=4 n_req=111 n_rd=424 n_write=5 bw_util=0.001581
n_activity=1357 dram_eff=0.6323
bk0: 68a 542317i bk1: 64a 542239i bk2: 64a 542312i bk3: 64a 542198i bk4: 8a 542494i bk5: 0a 542542i bk6: 4a 542524i bk7: 12a 542508i bk8: 4a 542522i bk9: 12a 542467i bk10: 0a 542539i bk11: 0a 542540i bk12: 0a 542543i bk13: 8a 542500i bk14: 60a 542374i bk15: 56a 542318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00644558
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542090 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.001589
n_activity=1382 dram_eff=0.6237
bk0: 64a 542340i bk1: 64a 542270i bk2: 64a 542320i bk3: 64a 542208i bk4: 12a 542479i bk5: 4a 542521i bk6: 4a 542520i bk7: 4a 542515i bk8: 0a 542541i bk9: 0a 542542i bk10: 0a 542543i bk11: 16a 542432i bk12: 12a 542474i bk13: 4a 542519i bk14: 56a 542408i bk15: 56a 542319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00690638
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542134 n_act=11 n_pre=3 n_req=100 n_rd=392 n_write=2 bw_util=0.001452
n_activity=1094 dram_eff=0.7203
bk0: 68a 542304i bk1: 64a 542254i bk2: 64a 542319i bk3: 64a 542219i bk4: 0a 542541i bk5: 0a 542541i bk6: 0a 542542i bk7: 4a 542523i bk8: 0a 542541i bk9: 0a 542542i bk10: 4a 542523i bk11: 0a 542541i bk12: 0a 542542i bk13: 0a 542544i bk14: 56a 542415i bk15: 68a 542238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00732662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542102 n_act=16 n_pre=3 n_req=109 n_rd=416 n_write=5 bw_util=0.001552
n_activity=1332 dram_eff=0.6321
bk0: 64a 542320i bk1: 64a 542249i bk2: 64a 542333i bk3: 64a 542220i bk4: 4a 542522i bk5: 8a 542513i bk6: 12a 542481i bk7: 8a 542480i bk8: 0a 542536i bk9: 0a 542538i bk10: 0a 542543i bk11: 4a 542518i bk12: 4a 542519i bk13: 4a 542524i bk14: 56a 542414i bk15: 60a 542282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00748882
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542068 n_act=20 n_pre=9 n_req=118 n_rd=436 n_write=9 bw_util=0.00164
n_activity=1582 dram_eff=0.5626
bk0: 64a 542324i bk1: 64a 542231i bk2: 64a 542337i bk3: 68a 542201i bk4: 16a 542437i bk5: 4a 542520i bk6: 16a 542443i bk7: 8a 542494i bk8: 0a 542536i bk9: 0a 542538i bk10: 0a 542539i bk11: 0a 542542i bk12: 4a 542517i bk13: 0a 542544i bk14: 64a 542352i bk15: 64a 542248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00622256
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542053 n_act=19 n_pre=7 n_req=124 n_rd=452 n_write=11 bw_util=0.001707
n_activity=1572 dram_eff=0.5891
bk0: 64a 542313i bk1: 64a 542250i bk2: 64a 542276i bk3: 64a 542205i bk4: 16a 542499i bk5: 16a 542475i bk6: 4a 542515i bk7: 0a 542540i bk8: 0a 542542i bk9: 8a 542502i bk10: 8a 542487i bk11: 4a 542516i bk12: 0a 542542i bk13: 0a 542546i bk14: 72a 542328i bk15: 68a 542235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00603087
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542085 n_act=17 n_pre=6 n_req=113 n_rd=428 n_write=6 bw_util=0.0016
n_activity=1359 dram_eff=0.6387
bk0: 64a 542287i bk1: 64a 542215i bk2: 68a 542266i bk3: 64a 542190i bk4: 4a 542516i bk5: 8a 542516i bk6: 8a 542485i bk7: 4a 542519i bk8: 4a 542513i bk9: 0a 542539i bk10: 0a 542540i bk11: 0a 542542i bk12: 0a 542544i bk13: 0a 542545i bk14: 64a 542376i bk15: 76a 542170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00915137
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542118 n_act=12 n_pre=1 n_req=105 n_rd=408 n_write=3 bw_util=0.001515
n_activity=1185 dram_eff=0.6937
bk0: 64a 542332i bk1: 64a 542256i bk2: 64a 542306i bk3: 64a 542216i bk4: 12a 542510i bk5: 8a 542485i bk6: 4a 542520i bk7: 4a 542519i bk8: 4a 542512i bk9: 0a 542537i bk10: 0a 542537i bk11: 0a 542539i bk12: 0a 542542i bk13: 0a 542544i bk14: 60a 542406i bk15: 60a 542303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0081026
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542091 n_act=14 n_pre=2 n_req=117 n_rd=424 n_write=11 bw_util=0.001604
n_activity=1298 dram_eff=0.6703
bk0: 64a 542323i bk1: 64a 542249i bk2: 64a 542305i bk3: 64a 542195i bk4: 8a 542516i bk5: 12a 542477i bk6: 8a 542512i bk7: 4a 542513i bk8: 0a 542538i bk9: 8a 542498i bk10: 0a 542541i bk11: 0a 542543i bk12: 8a 542464i bk13: 0a 542542i bk14: 60a 542404i bk15: 60a 542300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00876246
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542102 n_act=14 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.001559
n_activity=1271 dram_eff=0.6656
bk0: 64a 542348i bk1: 64a 542248i bk2: 64a 542295i bk3: 68a 542157i bk4: 12a 542506i bk5: 12a 542474i bk6: 0a 542536i bk7: 4a 542519i bk8: 0a 542541i bk9: 0a 542544i bk10: 4a 542518i bk11: 4a 542523i bk12: 0a 542541i bk13: 0a 542543i bk14: 64a 542369i bk15: 60a 542301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00825927
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542542 n_nop=542096 n_act=16 n_pre=4 n_req=111 n_rd=420 n_write=6 bw_util=0.00157
n_activity=1291 dram_eff=0.66
bk0: 64a 542326i bk1: 64a 542247i bk2: 64a 542286i bk3: 64a 542179i bk4: 8a 542517i bk5: 4a 542517i bk6: 0a 542543i bk7: 4a 542523i bk8: 4a 542518i bk9: 0a 542544i bk10: 8a 542487i bk11: 8a 542483i bk12: 0a 542538i bk13: 0a 542542i bk14: 64a 542367i bk15: 64a 542263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0070483

========= L2 cache stats =========
L2_cache_bank[0]: Access = 427, Miss = 52, Miss_rate = 0.122, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 394, Miss = 48, Miss_rate = 0.122, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 424, Miss = 57, Miss_rate = 0.134, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[9]: Access = 419, Miss = 52, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 434, Miss = 57, Miss_rate = 0.131, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[11]: Access = 428, Miss = 56, Miss_rate = 0.131, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 392, Miss = 52, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 384, Miss = 50, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 445, Miss = 53, Miss_rate = 0.119, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 399, Miss = 53, Miss_rate = 0.133, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 396, Miss = 52, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[20]: Access = 397, Miss = 53, Miss_rate = 0.134, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 9019
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=18173
icnt_total_pkts_simt_to_mem=9356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.85506
	minimum = 6
	maximum = 51
Network latency average = 9.18952
	minimum = 6
	maximum = 40
Slowest packet = 15123
Flit latency average = 9.17398
	minimum = 6
	maximum = 39
Slowest flit = 23269
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0341284
	minimum = 0.0244648 (at node 16)
	maximum = 0.0569572 (at node 44)
Accepted packet rate average = 0.0341284
	minimum = 0.0244648 (at node 16)
	maximum = 0.0569572 (at node 44)
Injected flit rate average = 0.0511927
	minimum = 0.0244648 (at node 16)
	maximum = 0.0936544 (at node 44)
Accepted flit rate average= 0.0511927
	minimum = 0.0382263 (at node 28)
	maximum = 0.0772171 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4127 (4 samples)
	minimum = 6 (4 samples)
	maximum = 68.75 (4 samples)
Network latency average = 13.1541 (4 samples)
	minimum = 6 (4 samples)
	maximum = 48.25 (4 samples)
Flit latency average = 12.5276 (4 samples)
	minimum = 6 (4 samples)
	maximum = 47.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0140218 (4 samples)
	minimum = 0.010349 (4 samples)
	maximum = 0.0220362 (4 samples)
Accepted packet rate average = 0.0140218 (4 samples)
	minimum = 0.010349 (4 samples)
	maximum = 0.0220362 (4 samples)
Injected flit rate average = 0.0212494 (4 samples)
	minimum = 0.010349 (4 samples)
	maximum = 0.0442409 (4 samples)
Accepted flit rate average = 0.0212494 (4 samples)
	minimum = 0.0154599 (4 samples)
	maximum = 0.0328912 (4 samples)
Injected packet size average = 1.51545 (4 samples)
Accepted packet size average = 1.51545 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 40 sec (160 sec)
gpgpu_simulation_rate = 29503 (inst/sec)
gpgpu_simulation_rate = 7427 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 51000
gpu_sim_insn = 1253132
gpu_ipc =      24.5712
gpu_tot_sim_cycle = 1466617
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       4.0732
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7336
partiton_reqs_in_parallel = 1122000
partiton_reqs_in_parallel_total    = 6427884
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.1478
partiton_reqs_in_parallel_util = 1122000
partiton_reqs_in_parallel_util_total    = 6427884
gpu_sim_cycle_parition_util = 51000
gpu_tot_sim_cycle_parition_util    = 292187
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 4379
partiton_replys_in_parallel_total    = 9019
L2_BW  =       8.1384 GB/Sec
L2_BW_total  =       0.8659 GB/Sec
gpu_total_sim_rate=29573

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 5489
	L1I_total_cache_miss_rate = 0.0482
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108377
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
153, 153, 152, 153, 152, 153, 152, 153, 153, 153, 153, 153, 153, 153, 153, 153, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 464, 111, 111, 111, 111, 111, 126, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 5446
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 526
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37160	W0_Idle:1318770	W0_Scoreboard:2347997	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 1612 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 1466616 
mrq_lat_table:1186 	72 	87 	226 	173 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8685 	2433 	11 	0 	513 	261 	1297 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5754 	213 	101 	0 	5203 	24 	0 	0 	0 	513 	262 	1296 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8108 	2329 	1691 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	826 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	171 	17 	0 	3 	8 	7 	9 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0        16         0         1         2         0         5         2         4         2         4         1         4        14        14 
dram[1]:        16         0         0         0         5         4         4         2         1         0         0         4         2         1        14        14 
dram[2]:        16        16         0        16         4         3         2         2         1         2         2         1         2         1        14        14 
dram[3]:        16         0         0         0         5         5         6         4         0         0         2         0         0         1        14        14 
dram[4]:        16         0         0        16         4         0         2         4         1         0         1         1         0         0        14        14 
dram[5]:         0        17         0        17         7         6         4         2         1         0         4         2         1         4        15         9 
dram[6]:        17         0        16         0         2         4         2         0         2         1         0         2         1         0        15        15 
dram[7]:        16         0         0        16         8         4         4         4         0         1         0         0         0         0        15        15 
dram[8]:         0         0        16         0         4         6         4         4         4        10         1         0         7         1         0        15 
dram[9]:         0         0         0        16         5         5         2         4         1         0         0         1         1         2        15        15 
dram[10]:         0         0        16        16         4         2         4         2         0         0         2         1         1         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035      6045    190967     74839    187804    119537     31581     26363      2783     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581      1546         0      4228     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007     37546     31455      2874     71516      7696      4991    127795      1713      1796      2060      6192     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277      5243      9558      6100     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847         0      2511      1816     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579     15344      1717    125418    114663    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932      6145     27422      5062      3245      2547      6518     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581      4170      2694      2593      4904      2530      4580      4581 
dram[8]:     11480     11482     21248       996     73223    144229     48460     82787     13646     84582      5610     30933    124750      3535      4580      6731 
dram[9]:     11484     11486      1003     33674     36565    132077      3409    188017      9977      6858    196020    190409      3444     36655     95587      4581 
dram[10]:     11479     11480     23862     26522     49316    128677     24972     99648     70329      2225    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000  8.500000 16.000000  2.000000  3.000000  3.000000  3.000000  1.666667  1.750000  1.500000  2.000000  4.000000  2.500000 10.000000 10.000000 
dram[1]:  6.000000 16.000000 17.000000 16.000000  2.500000  2.142857  2.000000  2.666667  3.500000      -nan  4.000000  3.000000  2.750000  2.000000  8.000000 11.000000 
dram[2]:  8.500000  8.500000 16.000000  8.500000  2.000000  2.500000  1.750000  1.333333  3.500000  2.333333  1.250000  3.500000  4.000000  2.000000  8.000000  7.000000 
dram[3]:  6.000000 16.000000 16.000000 17.000000  2.750000  3.750000  3.000000  2.666667  4.000000  2.000000  4.000000  6.000000 12.000000  1.500000 10.000000  4.750000 
dram[4]:  8.500000 16.000000 17.000000  8.500000  3.166667  7.000000  1.444444  3.000000  1.600000      -nan  2.500000  6.500000  6.000000      -nan  3.800000  3.666667 
dram[5]: 16.000000  9.000000 17.000000  9.500000  2.800000  3.000000  2.000000  1.666667  4.500000  8.000000  2.000000  2.000000  2.500000  2.500000  7.333333  6.000000 
dram[6]:  6.333333 16.000000  6.000000 16.000000  2.000000  1.800000  2.000000  4.000000  1.666667  1.500000  2.000000  1.666667  4.500000  9.000000  6.000000  5.750000 
dram[7]:  8.500000 16.000000 17.000000  8.500000  3.250000  2.571429  3.000000  1.833333  4.000000  3.500000  4.000000  6.000000  4.000000 10.000000  6.000000  9.500000 
dram[8]: 16.000000 16.000000  8.500000 16.000000  2.500000  3.500000  6.000000  2.000000  2.500000  5.500000  4.500000  2.000000  7.500000  4.500000 15.000000  6.000000 
dram[9]: 16.000000 16.000000 16.000000  9.000000  3.200000  2.666667  2.000000  2.000000  1.500000  2.000000  6.000000  3.500000  1.500000  1.333333 13.000000 10.500000 
dram[10]: 16.000000 16.000000  8.500000  8.500000  2.166667  3.000000  4.000000  1.500000  4.000000 10.000000  1.666667  5.500000  2.500000  2.000000 10.500000 11.500000 
average row locality = 2054/448 = 4.584821
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        17        16         4         5         3         8         4         5         2         4         4         3        17        17 
dram[1]:        18        16        16        16        12        11         4         7         4         0         2         5         7         4        15        18 
dram[2]:        17        17        16        17         6         4         6         7         4         4         4         4         5         4        15        18 
dram[3]:        18        16        16        16         9        12        10         6         2         1         5         3         6         2        17        17 
dram[4]:        17        16        16        17        13         7        10        10         6         0         3         7         3         0        18        20 
dram[5]:        16        17        16        18        12        11         9         4         5         4         5         3         3         3        19        20 
dram[6]:        18        16        18        16        13        14         6         4         3         2         1         3         5         4        17        20 
dram[7]:        17        16        16        17        12        14         7         8         2         4         2         3         2         5        17        17 
dram[8]:        16        16        17        16        15        11         8         6         6         6         5         1         5         5        15        17 
dram[9]:        16        16        16        18        15        11         5         4         2         1         3         4         2         3        20        18 
dram[10]:        16        16        17        17        11         5         6         7         2         5         4         6         3         1        18        19 
total reads: 1720
min_bank_accesses = 0!
chip skew: 165/142 = 1.16
number of total write accesses:
dram[0]:         0         0         0         0         0         1         0         1         1         2         1         2         4         2         3         3 
dram[1]:         0         0         1         0         3         4         2         1         3         0         2         4         4         2         1         4 
dram[2]:         0         0         0         0         0         1         1         1         3         3         1         3         3         2         1         3 
dram[3]:         0         0         0         1         2         3         5         2         2         1         3         3         6         1         3         2 
dram[4]:         0         0         1         0         6         0         3         5         2         0         2         6         3         0         1         2 
dram[5]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[6]:         1         0         0         0         3         4         2         0         2         1         1         2         4         5         1         3 
dram[7]:         0         0         1         0         1         4         2         3         2         3         2         3         2         5         1         2 
dram[8]:         0         0         0         0         5         3         4         2         4         5         4         1        10         4         0         1 
dram[9]:         0         0         0         0         1         5         1         2         1         1         3         3         1         1         6         3 
dram[10]:         0         0         0         0         2         1         2         2         2         5         1         5         2         1         3         4 
total reads: 334
min_bank_accesses = 0!
chip skew: 43/20 = 2.15
average mf latency per bank:
dram[0]:      21490     22508      2170      2406      3223       315       443       367     26118      1048     12315      6600       392      1186     22571     22518
dram[1]:      20101     22462      2911      2373       837       268       298       569       400    none         227     15267     11841     10791     28095     20472
dram[2]:      25349     21168      2350      2260      6965       283       346       938       344       216      4410       420       821       515     28129     21975
dram[3]:      20143     22473      2299      3204       429       322      1778      1402       144       286       997       260       250     50375     23905     25275
dram[4]:      21197     22441      2895      7040       492       447       727       298       895    none         696       381       424    none       25720     23104
dram[5]:      22451     20548      3066      2717       446      8801      4554      6465       306       402      2980       970       548      2339     22572     20726
dram[6]:      19685     22437      4140      2534       531      2013       450       683       438       372       170      1354       491       202     27422     22091
dram[7]:      21200     22425      3053      2295      5413       343       261       355      8764       326       144       169       169       158     27444     26019
dram[8]:      20875     20842      3409      2418       311       570       417      2133      1853      3579       349       170       630       453     32877     27695
dram[9]:      19922     19837      2387      4230      1232       370       514       292       885       286       294     18445       972     10911     19091     23551
dram[10]:      19922     19740      3464      2232       589       493       262       399       397       149       933      2216       296       170     24729     21589
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457       358       346       347    125096       366     36216     36219       352       359     10631     10646
dram[1]:      10633     10652     12705       468      6492       359       358       358       352         0       341     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486     38800       352       358       359       352       347     18201       352       352       361     10627     10642
dram[3]:      10638     10653       442     17637       359       352     10414      8206       341       341       352       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       358       359       360         0       352       354       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       358    100911     32726     31096       353       341     14320       359       354     10630     10653     10688
dram[6]:      11618     10729     33871       540       359     28495       359       352       359       347       341      5558       352       337     10650     10678
dram[7]:      10692     10718     15064       492     33626       358       359       359     34230       352       337       341       341       341     10627     10663
dram[8]:      10655     10646     20758       492       359       359       352     13214     15615     35087       352       341       347       352     10637     10676
dram[9]:      10639     10664       500     33852     11647       358       359       358       352       341       341    127578       352     41385     10637     10664
dram[10]:      10646     10657     23308       481       359       358       347       358       341       346       359     20729       337       341     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636600 n_act=34 n_pre=18 n_req=162 n_rd=568 n_write=20 bw_util=0.001845
n_activity=2520 dram_eff=0.4667
bk0: 68a 637014i bk1: 64a 636939i bk2: 68a 636980i bk3: 64a 636896i bk4: 16a 637179i bk5: 20a 637166i bk6: 12a 637211i bk7: 32a 637119i bk8: 16a 637144i bk9: 20a 637087i bk10: 8a 637176i bk11: 16a 637123i bk12: 16a 637144i bk13: 12a 637162i bk14: 68a 637033i bk15: 68a 636943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00569173
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636520 n_act=42 n_pre=27 n_req=186 n_rd=620 n_write=31 bw_util=0.002043
n_activity=3143 dram_eff=0.4143
bk0: 72a 636973i bk1: 64a 636968i bk2: 64a 637022i bk3: 64a 636912i bk4: 48a 637010i bk5: 44a 636973i bk6: 16a 637113i bk7: 28a 637116i bk8: 16a 637143i bk9: 0a 637235i bk10: 8a 637197i bk11: 20a 637114i bk12: 28a 637071i bk13: 16a 637131i bk14: 60a 637066i bk15: 72a 636926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00622528
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636556 n_act=43 n_pre=27 n_req=170 n_rd=592 n_write=22 bw_util=0.001927
n_activity=2955 dram_eff=0.4156
bk0: 68a 637003i bk1: 68a 636925i bk2: 64a 637022i bk3: 68a 636893i bk4: 24a 637142i bk5: 16a 637171i bk6: 24a 637107i bk7: 28a 637048i bk8: 16a 637145i bk9: 16a 637126i bk10: 16a 637104i bk11: 16a 637125i bk12: 20a 637138i bk13: 16a 637125i bk14: 60a 637066i bk15: 72a 636917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00657209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636526 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.002065
n_activity=3080 dram_eff=0.4273
bk0: 72a 636956i bk1: 64a 636950i bk2: 64a 637035i bk3: 64a 636924i bk4: 36a 637082i bk5: 48a 637049i bk6: 40a 637015i bk7: 24a 637116i bk8: 8a 637188i bk9: 4a 637208i bk10: 20a 637138i bk11: 12a 637174i bk12: 24a 637126i bk13: 8a 637182i bk14: 68a 637037i bk15: 68a 636910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00668194
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8050c400, atomic=0 1 entries : 0x7fb94f2dd2d0 :  mf: uid=211255, sid02:w13, part=4, addr=0x8050c400, load , size=32, unknown  status = IN_PARTITION_DRAM (1466616), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636476 n_act=48 n_pre=34 n_req=194 n_rd=651 n_write=31 bw_util=0.00214
n_activity=3492 dram_eff=0.3906
bk0: 68a 636988i bk1: 64a 636930i bk2: 64a 637038i bk3: 68a 636902i bk4: 52a 636965i bk5: 28a 637178i bk6: 40a 636936i bk7: 40a 637014i bk8: 23a 637061i bk9: 0a 637227i bk10: 12a 637159i bk11: 28a 637093i bk12: 12a 637179i bk13: 0a 637242i bk14: 72a 636989i bk15: 80a 636836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0055709
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636471 n_act=45 n_pre=29 n_req=200 n_rd=660 n_write=35 bw_util=0.002181
n_activity=3472 dram_eff=0.4003
bk0: 64a 637010i bk1: 68a 636917i bk2: 64a 636978i bk3: 72a 636872i bk4: 48a 637037i bk5: 44a 637072i bk6: 36a 636984i bk7: 16a 637137i bk8: 20a 637122i bk9: 16a 637161i bk10: 20a 637097i bk11: 12a 637170i bk12: 12a 637162i bk13: 12a 637167i bk14: 76a 637006i bk15: 80a 636880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00543437
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636487 n_act=50 n_pre=34 n_req=189 n_rd=640 n_write=29 bw_util=0.0021
n_activity=3346 dram_eff=0.3999
bk0: 72a 636925i bk1: 64a 636917i bk2: 72a 636941i bk3: 64a 636901i bk4: 52a 636951i bk5: 56a 636878i bk6: 24a 637089i bk7: 16a 637187i bk8: 12a 637136i bk9: 8a 637175i bk10: 4a 637208i bk11: 12a 637132i bk12: 20a 637129i bk13: 16a 637159i bk14: 68a 637026i bk15: 80a 636849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00814921
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636513 n_act=38 n_pre=22 n_req=190 n_rd=636 n_write=31 bw_util=0.002093
n_activity=3155 dram_eff=0.4228
bk0: 68a 636996i bk1: 64a 636952i bk2: 64a 637008i bk3: 68a 636888i bk4: 48a 637068i bk5: 56a 636957i bk6: 28a 637110i bk7: 32a 637008i bk8: 8a 637184i bk9: 16a 637142i bk10: 8a 637189i bk11: 12a 637176i bk12: 8a 637196i bk13: 20a 637147i bk14: 68a 637036i bk15: 68a 636937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00719038
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636473 n_act=40 n_pre=24 n_req=208 n_rd=660 n_write=43 bw_util=0.002206
n_activity=3350 dram_eff=0.4197
bk0: 64a 637022i bk1: 64a 636952i bk2: 68a 636978i bk3: 64a 636901i bk4: 60a 636920i bk5: 44a 637050i bk6: 32a 637093i bk7: 24a 637086i bk8: 24a 637067i bk9: 24a 637095i bk10: 20a 637124i bk11: 4a 637212i bk12: 20a 637112i bk13: 20a 637135i bk14: 60a 637103i bk15: 68a 636930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00777729
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636538 n_act=37 n_pre=21 n_req=182 n_rd=616 n_write=28 bw_util=0.002021
n_activity=2969 dram_eff=0.4338
bk0: 64a 637049i bk1: 64a 636950i bk2: 64a 636997i bk3: 72a 636853i bk4: 60a 637021i bk5: 44a 636995i bk6: 20a 637121i bk7: 16a 637122i bk8: 8a 637178i bk9: 4a 637211i bk10: 12a 637177i bk11: 16a 637146i bk12: 8a 637179i bk13: 12a 637149i bk14: 80a 636983i bk15: 72a 636918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00734888
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=637240 n_nop=636542 n_act=36 n_pre=20 n_req=183 n_rd=612 n_write=30 bw_util=0.002015
n_activity=2897 dram_eff=0.4432
bk0: 64a 637028i bk1: 64a 636951i bk2: 68a 636960i bk3: 68a 636855i bk4: 44a 637025i bk5: 20a 637163i bk6: 24a 637145i bk7: 28a 637041i bk8: 8a 637187i bk9: 20a 637122i bk10: 16a 637141i bk11: 24a 637105i bk12: 12a 637155i bk13: 4a 637213i bk14: 72a 637031i bk15: 76a 636911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00621587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 616, Miss = 68, Miss_rate = 0.110, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 607, Miss = 73, Miss_rate = 0.120, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 713, Miss = 86, Miss_rate = 0.121, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 611, Miss = 77, Miss_rate = 0.126, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 646, Miss = 85, Miss_rate = 0.132, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[11]: Access = 632, Miss = 80, Miss_rate = 0.127, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 653, Miss = 81, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 607, Miss = 79, Miss_rate = 0.130, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 564, Miss = 75, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 550, Miss = 84, Miss_rate = 0.153, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 632, Miss = 87, Miss_rate = 0.138, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 608, Miss = 78, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 609, Miss = 79, Miss_rate = 0.130, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 594, Miss = 77, Miss_rate = 0.130, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 13398
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3172
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 645
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=26372
icnt_total_pkts_simt_to_mem=14377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.2158
	minimum = 6
	maximum = 30
Network latency average = 7.19799
	minimum = 6
	maximum = 26
Slowest packet = 18946
Flit latency average = 6.74145
	minimum = 6
	maximum = 25
Slowest flit = 28765
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00171727
	minimum = 0.000627457 (at node 4)
	maximum = 0.00283336 (at node 36)
Accepted packet rate average = 0.00171727
	minimum = 0.000627457 (at node 4)
	maximum = 0.00283336 (at node 36)
Injected flit rate average = 0.00259218
	minimum = 0.000627457 (at node 4)
	maximum = 0.00547064 (at node 36)
Accepted flit rate average= 0.00259218
	minimum = 0.00125491 (at node 4)
	maximum = 0.00447063 (at node 20)
Injected packet length average = 1.50948
Accepted packet length average = 1.50948
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3733 (5 samples)
	minimum = 6 (5 samples)
	maximum = 61 (5 samples)
Network latency average = 11.9629 (5 samples)
	minimum = 6 (5 samples)
	maximum = 43.8 (5 samples)
Flit latency average = 11.3704 (5 samples)
	minimum = 6 (5 samples)
	maximum = 43.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0115609 (5 samples)
	minimum = 0.00840467 (5 samples)
	maximum = 0.0181956 (5 samples)
Accepted packet rate average = 0.0115609 (5 samples)
	minimum = 0.00840467 (5 samples)
	maximum = 0.0181956 (5 samples)
Injected flit rate average = 0.017518 (5 samples)
	minimum = 0.00840467 (5 samples)
	maximum = 0.0364868 (5 samples)
Accepted flit rate average = 0.017518 (5 samples)
	minimum = 0.0126189 (5 samples)
	maximum = 0.0272071 (5 samples)
Injected packet size average = 1.51527 (5 samples)
Accepted packet size average = 1.51527 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 22 sec (202 sec)
gpgpu_simulation_rate = 29573 (inst/sec)
gpgpu_simulation_rate = 7260 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1415
gpu_sim_insn = 1117092
gpu_ipc =     789.4643
gpu_tot_sim_cycle = 1690182
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       4.1953
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7342
partiton_reqs_in_parallel = 31130
partiton_reqs_in_parallel_total    = 7549884
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4853
partiton_reqs_in_parallel_util = 31130
partiton_reqs_in_parallel_util_total    = 7549884
gpu_sim_cycle_parition_util = 1415
gpu_tot_sim_cycle_parition_util    = 343187
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13398
L2_BW  =     208.9937 GB/Sec
L2_BW_total  =       0.9263 GB/Sec
gpu_total_sim_rate=33765

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 5489
	L1I_total_cache_miss_rate = 0.0405
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 130197
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
189, 174, 188, 174, 173, 174, 173, 174, 189, 174, 174, 174, 174, 174, 174, 174, 153, 153, 153, 153, 153, 168, 153, 153, 153, 153, 168, 153, 153, 153, 153, 153, 132, 132, 132, 132, 132, 485, 132, 147, 132, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 147, 147, 132, 132, 132, 132, 132, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8713
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2962
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 865
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43420	W0_Idle:1330129	W0_Scoreboard:2361984	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 150260 
averagemflatency = 1370 
max_icnt2mem_latency = 150014 
max_icnt2sh_latency = 1690181 
mrq_lat_table:1186 	72 	87 	226 	173 	200 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11689 	2547 	13 	0 	513 	261 	1297 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7685 	326 	291 	328 	5640 	112 	33 	0 	0 	513 	262 	1296 	12 	13 	6 	1 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9957 	2523 	1696 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	1898 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	173 	17 	0 	3 	8 	7 	9 	7 	3 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0        16         0         1         2         0         5         2         4         2         4         1         4        14        14 
dram[1]:        16         0         0         0         5         4         4         2         1         0         0         4         2         1        14        14 
dram[2]:        16        16         0        16         4         3         2         2         1         2         2         1         2         1        14        14 
dram[3]:        16         0         0         0         5         5         6         4         0         0         2         0         0         1        14        14 
dram[4]:        16         0         0        16         4         0         2         4         1         0         1         1         0         0        14        14 
dram[5]:         0        17         0        17         7         6         4         2         1         0         4         2         1         4        15         9 
dram[6]:        17         0        16         0         2         4         2         0         2         1         0         2         1         0        15        15 
dram[7]:        16         0         0        16         8         4         4         4         0         1         0         0         0         0        15        15 
dram[8]:         0         0        16         0         4         6         4         4         4        10         1         0         7         1         0        15 
dram[9]:         0         0         0        16         5         5         2         4         1         0         0         1         1         2        15        15 
dram[10]:         0         0        16        16         4         2         4         2         0         0         2         1         1         0        15        15 
maximum service time to same row:
dram[0]:     11475     11479       967       969     46035      6045    190967     74839    187804    119537     31581     26363      2783     72036    186906      4584 
dram[1]:     11479     11486     64572      1002     70616    192674    189030    192581      1546         0      4228     92819     62521     68482      4580      4584 
dram[2]:     69466     11479      1002      1007     37546     31455      2874     71516      7696      4991    127795      1713      1796      2060      6192     68948 
dram[3]:     11479     11486      1010     64579    124035     68851     14050     54277      5243      9558      6100     76210    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847         0      2511      1816     74605         0    184970     68228 
dram[5]:     11486     11491     64576     64575     69809    122498     84579     15344      1717    125418    114663    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     33596      1025    187782    101353    127989     46748    186932      6145     27422      5062      3245      2547      6518     72585 
dram[7]:     11477     11484     64573       988     50172    116190    188173    125754     84581      4170      2694      2593      4904      2530      4580      4581 
dram[8]:     11480     11482     21248       996     73223    144229     48460     82787     13646     84582      5610     30933    124750      3535      4580      6731 
dram[9]:     11484     11486      1003     33674     36565    132077      3409    188017      9977      6858    196020    190409      3444     36655     95587      4581 
dram[10]:     11479     11480     23862     26522     49316    128677     24972     99648     70329      2225    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]: 17.000000 16.000000  8.500000 16.000000  2.000000  3.000000  3.000000  3.000000  1.666667  1.750000  1.500000  2.000000  4.000000  2.500000 10.000000 10.000000 
dram[1]:  6.000000 16.000000 17.000000 16.000000  2.500000  2.142857  2.000000  2.666667  3.500000      -nan  4.000000  3.000000  2.750000  2.000000  8.000000 11.000000 
dram[2]:  8.500000  8.500000 16.000000  8.500000  2.000000  2.500000  1.750000  1.333333  3.500000  2.333333  1.250000  3.500000  4.000000  2.000000  8.000000  7.000000 
dram[3]:  6.000000 16.000000 16.000000 17.000000  2.750000  3.750000  3.000000  2.666667  4.000000  2.000000  4.000000  6.000000 12.000000  1.500000 10.000000  4.750000 
dram[4]:  8.500000 16.000000 17.000000  8.500000  3.166667  7.000000  1.444444  3.000000  1.600000      -nan  2.500000  6.500000  6.000000      -nan  3.800000  3.666667 
dram[5]: 16.000000  9.000000 17.000000  9.500000  2.800000  3.000000  2.000000  1.666667  4.500000  8.000000  2.000000  2.000000  2.500000  2.500000  7.333333  6.000000 
dram[6]:  6.333333 16.000000  6.000000 16.000000  2.000000  1.800000  2.000000  4.000000  1.666667  1.500000  2.000000  1.666667  4.500000  9.000000  6.000000  5.750000 
dram[7]:  8.500000 16.000000 17.000000  8.500000  3.250000  2.571429  3.000000  1.833333  4.000000  3.500000  4.000000  6.000000  4.000000 10.000000  6.000000  9.500000 
dram[8]: 16.000000 16.000000  8.500000 16.000000  2.500000  3.500000  6.000000  2.000000  2.500000  5.500000  4.500000  2.000000  7.500000  4.500000 15.000000  6.000000 
dram[9]: 16.000000 16.000000 16.000000  9.000000  3.200000  2.666667  2.000000  2.000000  1.500000  2.000000  6.000000  3.500000  1.500000  1.333333 13.000000 10.500000 
dram[10]: 16.000000 16.000000  8.500000  8.500000  2.166667  3.000000  4.000000  1.500000  4.000000 10.000000  1.666667  5.500000  2.500000  2.000000 10.500000 11.500000 
average row locality = 2054/448 = 4.584821
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        16        17        16         4         5         3         8         4         5         2         4         4         3        17        17 
dram[1]:        18        16        16        16        12        11         4         7         4         0         2         5         7         4        15        18 
dram[2]:        17        17        16        17         6         4         6         7         4         4         4         4         5         4        15        18 
dram[3]:        18        16        16        16         9        12        10         6         2         1         5         3         6         2        17        17 
dram[4]:        17        16        16        17        13         7        10        10         6         0         3         7         3         0        18        20 
dram[5]:        16        17        16        18        12        11         9         4         5         4         5         3         3         3        19        20 
dram[6]:        18        16        18        16        13        14         6         4         3         2         1         3         5         4        17        20 
dram[7]:        17        16        16        17        12        14         7         8         2         4         2         3         2         5        17        17 
dram[8]:        16        16        17        16        15        11         8         6         6         6         5         1         5         5        15        17 
dram[9]:        16        16        16        18        15        11         5         4         2         1         3         4         2         3        20        18 
dram[10]:        16        16        17        17        11         5         6         7         2         5         4         6         3         1        18        19 
total reads: 1720
min_bank_accesses = 0!
chip skew: 165/142 = 1.16
number of total write accesses:
dram[0]:         0         0         0         0         0         1         0         1         1         2         1         2         4         2         3         3 
dram[1]:         0         0         1         0         3         4         2         1         3         0         2         4         4         2         1         4 
dram[2]:         0         0         0         0         0         1         1         1         3         3         1         3         3         2         1         3 
dram[3]:         0         0         0         1         2         3         5         2         2         1         3         3         6         1         3         2 
dram[4]:         0         0         1         0         6         0         3         5         2         0         2         6         3         0         1         2 
dram[5]:         0         1         1         1         2         1         5         1         4         4         3         1         2         2         3         4 
dram[6]:         1         0         0         0         3         4         2         0         2         1         1         2         4         5         1         3 
dram[7]:         0         0         1         0         1         4         2         3         2         3         2         3         2         5         1         2 
dram[8]:         0         0         0         0         5         3         4         2         4         5         4         1        10         4         0         1 
dram[9]:         0         0         0         0         1         5         1         2         1         1         3         3         1         1         6         3 
dram[10]:         0         0         0         0         2         1         2         2         2         5         1         5         2         1         3         4 
total reads: 334
min_bank_accesses = 0!
chip skew: 43/20 = 2.15
average mf latency per bank:
dram[0]:      21771     22836      2816      3072      3454       482       696       469     26118      1048     12315      6600       392      1186     22646     22630
dram[1]:      20393     22826      3548      3069      1015       383       379       663       400    none         227     15267     11841     10791     28190     20568
dram[2]:      25684     21500      3024      2865      7197       411       423      1036       344       216      4410       420       821       515     28240     22072
dram[3]:      20432     22767      2976      3827       603       425      1821      1478       144       286       997       260       250     50375     24027     25384
dram[4]:      21513     22763      3514      7693       530       710       821       364       895    none         696       381       424    none       25847     23133
dram[5]:      22760     20860      3734      3306       548      8901      4608      6564       306       402      2980       970       548      2339     22598     20784
dram[6]:      19943     22783      4759      3191       626      2103       522       827       438       372       170      1354       491       202     27575     22149
dram[7]:      21477     22704      3704      2915      5570       485       324       396      8764       326       144       169       169       158     27547     26058
dram[8]:      21210     21198      4042      3122       419       733       486      2256      1853      3579       349       170      3735       453     32944     27801
dram[9]:      20347     20201      3068      4819      1395       500       598       354       885       286       294     18445       972     10911     19120     23672
dram[10]:      20304     20035      4077      2867       732       623       382       464       397       149       933      2216       296       170     24790     21632
maximum mf latency per bank:
dram[0]:      10635     10649       417       478      9457       409       346       347    125096       366     36216     36219       352       359     10631     10646
dram[1]:      10633     10652     12705       468      6492       496       358       358       352         0       341     91788     61537     61754     10632     10658
dram[2]:      69578     10641       442       486     38800       352       358       359       352       347     18201       352       352       361     10627     10642
dram[3]:      10638     10653       442     17637       381       352     10414      8206       341       341       352       341       341    150260     10631     10661
dram[4]:      10665     10675     14205     82718       358       352       358       359       360         0       352       354       341         0     10640     25891
dram[5]:      10691     10685     15926     13462       358    100911     32726     31096       353       341     14320       359       354     10630     10653     10688
dram[6]:      11618     10729     33871       540       359     28495       359       352       359       347       341      5558       352       337     10650     10678
dram[7]:      10692     10718     15064       492     33626       518       359       359     34230       352       337       341       341       341     10627     10663
dram[8]:      10655     10646     20758       492       519       387       352     13214     15615     35087       352       341       347       352     10637     10676
dram[9]:      10639     10664       500     33852     11647       408       359       358       352       341       341    127578       352     41385     10637     10664
dram[10]:      10646     10657     23308       481       439       358       347       358       341       346       359     20729       337       341     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639226 n_act=34 n_pre=18 n_req=162 n_rd=568 n_write=20 bw_util=0.001838
n_activity=2520 dram_eff=0.4667
bk0: 68a 639640i bk1: 64a 639565i bk2: 68a 639606i bk3: 64a 639522i bk4: 16a 639805i bk5: 20a 639792i bk6: 12a 639837i bk7: 32a 639745i bk8: 16a 639770i bk9: 20a 639713i bk10: 8a 639802i bk11: 16a 639749i bk12: 16a 639770i bk13: 12a 639788i bk14: 68a 639659i bk15: 68a 639569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00566837
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639146 n_act=42 n_pre=27 n_req=186 n_rd=620 n_write=31 bw_util=0.002035
n_activity=3143 dram_eff=0.4143
bk0: 72a 639599i bk1: 64a 639594i bk2: 64a 639648i bk3: 64a 639538i bk4: 48a 639636i bk5: 44a 639599i bk6: 16a 639739i bk7: 28a 639742i bk8: 16a 639769i bk9: 0a 639861i bk10: 8a 639823i bk11: 20a 639740i bk12: 28a 639697i bk13: 16a 639757i bk14: 60a 639692i bk15: 72a 639552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00619974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639182 n_act=43 n_pre=27 n_req=170 n_rd=592 n_write=22 bw_util=0.001919
n_activity=2955 dram_eff=0.4156
bk0: 68a 639629i bk1: 68a 639551i bk2: 64a 639648i bk3: 68a 639519i bk4: 24a 639768i bk5: 16a 639797i bk6: 24a 639733i bk7: 28a 639674i bk8: 16a 639771i bk9: 16a 639752i bk10: 16a 639730i bk11: 16a 639751i bk12: 20a 639764i bk13: 16a 639751i bk14: 60a 639692i bk15: 72a 639543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00654512
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639152 n_act=36 n_pre=20 n_req=190 n_rd=624 n_write=34 bw_util=0.002057
n_activity=3080 dram_eff=0.4273
bk0: 72a 639582i bk1: 64a 639576i bk2: 64a 639661i bk3: 64a 639550i bk4: 36a 639708i bk5: 48a 639675i bk6: 40a 639641i bk7: 24a 639742i bk8: 8a 639814i bk9: 4a 639834i bk10: 20a 639764i bk11: 12a 639800i bk12: 24a 639752i bk13: 8a 639808i bk14: 68a 639663i bk15: 68a 639536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00665452
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639101 n_act=48 n_pre=34 n_req=194 n_rd=652 n_write=31 bw_util=0.002135
n_activity=3505 dram_eff=0.3897
bk0: 68a 639614i bk1: 64a 639556i bk2: 64a 639664i bk3: 68a 639528i bk4: 52a 639591i bk5: 28a 639804i bk6: 40a 639562i bk7: 40a 639640i bk8: 24a 639685i bk9: 0a 639853i bk10: 12a 639785i bk11: 28a 639719i bk12: 12a 639805i bk13: 0a 639868i bk14: 72a 639615i bk15: 80a 639462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00554804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639097 n_act=45 n_pre=29 n_req=200 n_rd=660 n_write=35 bw_util=0.002172
n_activity=3472 dram_eff=0.4003
bk0: 64a 639636i bk1: 68a 639543i bk2: 64a 639604i bk3: 72a 639498i bk4: 48a 639663i bk5: 44a 639698i bk6: 36a 639610i bk7: 16a 639763i bk8: 20a 639748i bk9: 16a 639787i bk10: 20a 639723i bk11: 12a 639796i bk12: 12a 639788i bk13: 12a 639793i bk14: 76a 639632i bk15: 80a 639506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00541207
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639113 n_act=50 n_pre=34 n_req=189 n_rd=640 n_write=29 bw_util=0.002091
n_activity=3346 dram_eff=0.3999
bk0: 72a 639551i bk1: 64a 639543i bk2: 72a 639567i bk3: 64a 639527i bk4: 52a 639577i bk5: 56a 639504i bk6: 24a 639715i bk7: 16a 639813i bk8: 12a 639762i bk9: 8a 639801i bk10: 4a 639834i bk11: 12a 639758i bk12: 20a 639755i bk13: 16a 639785i bk14: 68a 639652i bk15: 80a 639475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00811576
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639139 n_act=38 n_pre=22 n_req=190 n_rd=636 n_write=31 bw_util=0.002085
n_activity=3155 dram_eff=0.4228
bk0: 68a 639622i bk1: 64a 639578i bk2: 64a 639634i bk3: 68a 639514i bk4: 48a 639694i bk5: 56a 639583i bk6: 28a 639736i bk7: 32a 639634i bk8: 8a 639810i bk9: 16a 639768i bk10: 8a 639815i bk11: 12a 639802i bk12: 8a 639822i bk13: 20a 639773i bk14: 68a 639662i bk15: 68a 639563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00716087
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639099 n_act=40 n_pre=24 n_req=208 n_rd=660 n_write=43 bw_util=0.002197
n_activity=3350 dram_eff=0.4197
bk0: 64a 639648i bk1: 64a 639578i bk2: 68a 639604i bk3: 64a 639527i bk4: 60a 639546i bk5: 44a 639676i bk6: 32a 639719i bk7: 24a 639712i bk8: 24a 639693i bk9: 24a 639721i bk10: 20a 639750i bk11: 4a 639838i bk12: 20a 639738i bk13: 20a 639761i bk14: 60a 639729i bk15: 68a 639556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00774537
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639164 n_act=37 n_pre=21 n_req=182 n_rd=616 n_write=28 bw_util=0.002013
n_activity=2969 dram_eff=0.4338
bk0: 64a 639675i bk1: 64a 639576i bk2: 64a 639623i bk3: 72a 639479i bk4: 60a 639647i bk5: 44a 639621i bk6: 20a 639747i bk7: 16a 639748i bk8: 8a 639804i bk9: 4a 639837i bk10: 12a 639803i bk11: 16a 639772i bk12: 8a 639805i bk13: 12a 639775i bk14: 80a 639609i bk15: 72a 639544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00731872
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=639866 n_nop=639168 n_act=36 n_pre=20 n_req=183 n_rd=612 n_write=30 bw_util=0.002007
n_activity=2897 dram_eff=0.4432
bk0: 64a 639654i bk1: 64a 639577i bk2: 68a 639586i bk3: 68a 639481i bk4: 44a 639651i bk5: 20a 639789i bk6: 24a 639771i bk7: 28a 639667i bk8: 8a 639813i bk9: 20a 639748i bk10: 16a 639767i bk11: 24a 639731i bk12: 12a 639781i bk13: 4a 639839i bk14: 72a 639657i bk15: 76a 639537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00619036

========= L2 cache stats =========
L2_cache_bank[0]: Access = 739, Miss = 68, Miss_rate = 0.092, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[1]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[3]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 739, Miss = 73, Miss_rate = 0.099, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[7]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 844, Miss = 86, Miss_rate = 0.102, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[9]: Access = 742, Miss = 77, Miss_rate = 0.104, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[10]: Access = 772, Miss = 85, Miss_rate = 0.110, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[11]: Access = 759, Miss = 80, Miss_rate = 0.105, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[12]: Access = 786, Miss = 81, Miss_rate = 0.103, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[13]: Access = 733, Miss = 79, Miss_rate = 0.108, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[14]: Access = 696, Miss = 75, Miss_rate = 0.108, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 673, Miss = 84, Miss_rate = 0.125, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 1028, Miss = 87, Miss_rate = 0.085, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 742, Miss = 78, Miss_rate = 0.105, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 745, Miss = 79, Miss_rate = 0.106, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[19]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 730, Miss = 77, Miss_rate = 0.105, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 16518
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3172
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9870
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 39
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 166
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31540
icnt_total_pkts_simt_to_mem=18569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.4312
	minimum = 6
	maximum = 295
Network latency average = 16.8647
	minimum = 6
	maximum = 240
Slowest packet = 29431
Flit latency average = 17.5174
	minimum = 6
	maximum = 239
Slowest flit = 44482
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0441301
	minimum = 0.0311174 (at node 12)
	maximum = 0.140028 (at node 44)
Accepted packet rate average = 0.0441301
	minimum = 0.0311174 (at node 12)
	maximum = 0.140028 (at node 44)
Injected flit rate average = 0.0661952
	minimum = 0.039604 (at node 12)
	maximum = 0.173975 (at node 44)
Accepted flit rate average= 0.0661952
	minimum = 0.0523338 (at node 49)
	maximum = 0.24611 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.883 (6 samples)
	minimum = 6 (6 samples)
	maximum = 100 (6 samples)
Network latency average = 12.7798 (6 samples)
	minimum = 6 (6 samples)
	maximum = 76.5 (6 samples)
Flit latency average = 12.3949 (6 samples)
	minimum = 6 (6 samples)
	maximum = 75.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0169891 (6 samples)
	minimum = 0.0121901 (6 samples)
	maximum = 0.0385011 (6 samples)
Accepted packet rate average = 0.0169891 (6 samples)
	minimum = 0.0121901 (6 samples)
	maximum = 0.0385011 (6 samples)
Injected flit rate average = 0.0256308 (6 samples)
	minimum = 0.0136046 (6 samples)
	maximum = 0.0594015 (6 samples)
Accepted flit rate average = 0.0256308 (6 samples)
	minimum = 0.0192381 (6 samples)
	maximum = 0.0636909 (6 samples)
Injected packet size average = 1.50866 (6 samples)
Accepted packet size average = 1.50866 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 30 sec (210 sec)
gpgpu_simulation_rate = 33765 (inst/sec)
gpgpu_simulation_rate = 8048 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 251707
gpu_sim_insn = 1294722
gpu_ipc =       5.1438
gpu_tot_sim_cycle = 2169111
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       3.8659
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7342
partiton_reqs_in_parallel = 5537554
partiton_reqs_in_parallel_total    = 7581014
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.0479
partiton_reqs_in_parallel_util = 5537554
partiton_reqs_in_parallel_util_total    = 7581014
gpu_sim_cycle_parition_util = 251707
gpu_tot_sim_cycle_parition_util    = 344602
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9996
partiton_replys_in_parallel = 16220
partiton_replys_in_parallel_total    = 16518
L2_BW  =       6.1079 GB/Sec
L2_BW_total  =       1.4306 GB/Sec
gpu_total_sim_rate=13769

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0300
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177819
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
357, 197, 407, 197, 196, 197, 196, 197, 564, 197, 197, 197, 197, 197, 197, 197, 199, 199, 199, 199, 199, 214, 199, 199, 199, 199, 214, 199, 199, 199, 199, 199, 155, 155, 155, 155, 155, 508, 155, 340, 155, 155, 155, 170, 155, 155, 155, 155, 155, 155, 155, 155, 155, 340, 340, 155, 155, 155, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 9392
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3641
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 865
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49736	W0_Idle:4296177	W0_Scoreboard:9593501	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 173520 
averagemflatency = 1532 
max_icnt2mem_latency = 173394 
max_icnt2sh_latency = 2169110 
mrq_lat_table:3694 	91 	134 	531 	222 	202 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26489 	3729 	13 	0 	515 	263 	1304 	24 	38 	89 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	21895 	350 	291 	328 	7387 	112 	33 	0 	0 	515 	264 	1303 	24 	38 	89 	106 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22096 	2628 	1696 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5238 	634 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	477 	22 	0 	7 	10 	17 	25 	33 	18 	17 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10         4        16        16        20         6         2        16        10        10        14        14 
dram[1]:        16        16        17        16        14         6        10         8         6        22        11         6         6         4        14        14 
dram[2]:        16        16        16        16         6        10         2        13        14         2        16         8        22         4        14        14 
dram[3]:        16        16        16        17         8         8        10         8        10         2         6        18        12         2        14        14 
dram[4]:        16        16        17        16        10        14         4         4         4         2         4        12         6        14        14        14 
dram[5]:        16        17        17        17        12         6         6        10         8        10        10         4         4         4        15         9 
dram[6]:        17        16        16        16         6         5         4        10        16        19        10        14         8        14        15        16 
dram[7]:        16        16        17        16         8         6         4        12        14        19        10         6         4        10        15        15 
dram[8]:        16        16        16        16         4         6        14        10        10        14         8         2        10         8        15        15 
dram[9]:        16        16        16        16         7         6        15         6        10         3         6         6         3        12        15        15 
dram[10]:         0        16        16        16         8         6         4         6         4        14         2        10         8         2        15        15 
maximum service time to same row:
dram[0]:     11475    106668       967       969     46035    155664    190967    119328    187804    119537     31581    165718    166180    238359    186906      4584 
dram[1]:     11479    114555     64572      1002     71497    211610    189030    192581      2075     99715    188956    119832     62521     68482      4580      4584 
dram[2]:     69466     11479      1346     93531     37546    113792      2874     71516    130496      4991    152941     52392     46212      2060     18191     68948 
dram[3]:     11479     11486     85696     95504    124035     80742     72876    131104    166398      9558      6100    167734    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847      1079      2511    112018     74605     44856    184970     68228 
dram[5]:     62467     11491     64576     85844    196969    174810     84579    157155      1717    125418    164139    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     71557      1025    187782    101353    127989    107696    218130     97967    141464    112015     79164    189250      6518     72585 
dram[7]:    115091     11484     64573       988    119487    116190    188173    152135    126910    149573    156124      4072      4904    171230      4580      4581 
dram[8]:     11480    104094    158534     71732     73223    202974    117188    183529    159613    227881    147176     30933    124750      3535    197223      6731 
dram[9]:     11484     11486     65416     33674    206890    132885      3409    188017     99246      6858    196020    190409      3444     62347     95587      4581 
dram[10]:     11479    104459     23862     26522     49316    128677     24972    114773     70329    139710    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]:  6.333333  3.428571  8.500000  8.500000  4.250000  2.500000  3.272727  4.500000  4.250000  3.555556  6.750000  3.666667  4.111111  2.625000  5.250000  5.250000 
dram[1]:  4.400000  6.000000  6.666667  4.200000  2.750000  2.714286  3.500000  3.200000  4.500000  4.571429  5.000000  2.857143  4.142857  4.571429  4.571429  7.200000 
dram[2]:  4.200000  6.666667  6.333333  4.600000  2.333333  3.000000  2.083333  2.636364  4.666667  8.000000  3.090909  2.875000  5.833333  4.500000  4.125000  7.600000 
dram[3]:  4.750000  4.400000  4.000000  4.200000  3.250000  2.923077  2.846154  2.700000  4.000000  3.800000  4.833333  5.600000  6.750000  2.666667  8.000000  4.714286 
dram[4]:  5.000000  8.500000  9.000000  4.200000  3.142857  4.000000  2.214286  3.000000  3.111111  9.333333  4.600000  3.750000  3.400000  3.428571  5.000000  4.875000 
dram[5]:  6.000000  5.250000  6.333333  4.600000  3.583333  2.666667  2.062500  2.916667  5.400000  3.571429  2.700000  2.777778  5.000000  4.166667  6.666667  6.166667 
dram[6]:  5.000000  4.000000  4.750000  9.000000  2.312500  2.642857  2.000000  3.200000  3.833333  4.000000  2.888889  2.700000  3.250000  4.000000  6.600000  5.857143 
dram[7]:  4.750000  5.000000  9.000000  5.250000  2.187500  2.800000  2.250000  2.312500  4.400000  6.000000  2.888889  4.600000  4.571429  3.500000  7.000000  5.142857 
dram[8]:  6.666667  5.250000  3.285714  5.000000  2.050000  2.500000  3.083333  3.090909  3.000000  4.428571  2.777778  5.250000  4.875000  5.000000  4.428571  7.200000 
dram[9]:  5.250000  4.750000  6.000000  7.333333  3.000000  2.687500  4.000000  2.333333  2.777778  5.800000  2.666667  5.800000  4.833333  3.125000  4.600000  6.833333 
dram[10]: 16.000000  8.500000  6.333333  4.200000  2.294118  3.600000  3.285714  2.000000  6.000000  6.400000  4.000000  4.428571  2.875000  4.000000  9.500000  6.800000 
average row locality = 4984/1304 = 3.822086
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        24        17        17        28        27        24        23        22        20        14        20        21        14        31        30 
dram[1]:        22        18        19        21        31        29        22        22        10        18        14        12        18        19        25        26 
dram[2]:        21        20        19        23        28        32        18        19        16        12        22        15        21        16        26        27 
dram[3]:        19        22        20        20        29        28        24        18        12        12        17        16        16        10        24        25 
dram[4]:        20        17        17        21        32        31        21        25        17        15        13        17        10        15        27        29 
dram[5]:        18        20        18        22        31        25        23        25        15        16        17        16        14        15        29        27 
dram[6]:        19        20        19        18        29        27        19        20        13        20        15        16        16        16        25        30 
dram[7]:        19        20        17        21        27        30        21        24        12        17        16        14        19        12        26        28 
dram[8]:        20        21        23        20        31        27        25        23        15        19        16        11        18        14        26        27 
dram[9]:        21        19        18        22        25        30        20        19        17        17        14        17        17        15        34        29 
dram[10]:        16        17        19        21        28        27        15        24        14        17        14        18        14        12        27        26 
total reads: 3606
bank skew: 34/10 = 3.40
chip skew: 351/309 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         6         8        12        13        12        12        13        13        16         7        11        12 
dram[1]:         0         0         1         0        13         9        13        10         8        14        11         8        11        13         7        10 
dram[2]:         0         0         0         0         7        13         7        10        12        12        12         8        14        11         7        11 
dram[3]:         0         0         0         1        10        10        13         9         8         7        12        12        11         6         8         8 
dram[4]:         0         0         1         0        12        13        10        14        11        13        10        13         7         9         8        10 
dram[5]:         0         1         1         1        12         7        10        10        12         9        10         9        11        10        11        10 
dram[6]:         1         0         0         0         8        10         5        12        10        12        11        11        10        12         8        11 
dram[7]:         0         0         1         0         8        12         6        13        10        13        10         9        13         9         9         8 
dram[8]:         0         0         0         0        10         8        12        11         9        12         9        10        21        11         5         9 
dram[9]:         0         0         0         0         8        13        12         9         8        12        10        12        12        10        12        12 
dram[10]:         0         0         0         0        11         9         8        10        10        15        10        13         9         8        11         8 
total reads: 1378
min_bank_accesses = 0!
chip skew: 135/115 = 1.17
average mf latency per bank:
dram[0]:      20147     37610      3273      3377      5608      2186      6188      3969     29756     29370      2259     14952      5222      7253     13010     11296
dram[1]:      17267     27239      3568      2938      3704       831       445      4391       564      6893      1432     15427      5007      2458     14591     13070
dram[2]:      35588     33564      3383     20264      3481      3118       643      6288       538       351     31344     15880      1936       610     15257     12545
dram[3]:      19931     17319      7268      8169       690      4100      2804       849      3011       459      1234     20541     10983     18347     15537     15094
dram[4]:      33308     22106      3729      6911      1518       507       937       630       614     12463      6503     11716       806     12444     14399     13424
dram[5]:      24279     18585      4082     11715      3249      3868      6293      1509     13094      4803     26640     11813       472      6290     12821     13914
dram[6]:      19412     18887      9075      3470      3958      1494     14518      4316       327     27684     16814     21528      4680      5239     15461     13188
dram[7]:      25902     34864      3889     14855      2489       755     13428      3198      7627      5459     16988      6516      9515      1549     14544     14354
dram[8]:      47166     35992      7558      6831      2132       853      3986       990     21824     12764      7009      7049      1727       433     16598     14345
dram[9]:      28164     33324     19875      4531      1178       588     11046       751     15556     20532     22533     22590       637      2061     15809     12554
dram[10]:      20809     26207      4092     14193       588      5263       557      8459     24122     15388      6543     18997       474      7326     14096     15204
maximum mf latency per bank:
dram[0]:      10635    147940       417       478     78111     54850    122157    124722    158445    161059     36216    166279    171349     67174     73090     10646
dram[1]:      10633    114547     12705       468    129998       496       383    119600       358    127403     13325    140506     61537     61754     10632     10658
dram[2]:     147937    145426       442    150432     65079    117079       359     80716       352       347    173520    153499     47132       361     15930     10642
dram[3]:      10638     10653     86052     96417       381    111962     60116      8206     49705       363     17263    168795     72490    150260     10631     10661
dram[4]:     145428     10675     14205     82718     34128       359       360       360       360    168769    138888    166279       368     91243     10640     25891
dram[5]:      62711     10685     15926    106775     54830    100911    122155     31096    171144     99022    166280    140772       368     67271     10653     10688
dram[6]:      11618     10729     78278       540     54831     28495    135171    124802       359    168768    145554    140278     41933     64679     10650     15895
dram[7]:     114542    158347     15064    114172     33626       518    158491     70503    127404    150756    163702    133776     77594     21133     10627     10663
dram[8]:     158348    147937     86041     75673     54911       387    119548     13214    166265    168768    153334    141989       359       364     10637     10676
dram[9]:     124595    147936    116774     33852     11647       408    168451       359    134897    155848    142002    142611       360     41385     73089     10664
dram[10]:      10646    114547     23308    116666       439     67888       358    148146    150635    168744    142802    141062       359     67292     24177     10665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107248 n_nop=1105487 n_act=119 n_pre=103 n_req=486 n_rd=1404 n_write=135 bw_util=0.00278
n_activity=8511 dram_eff=0.3616
bk0: 76a 1106943i bk1: 96a 1106732i bk2: 68a 1106984i bk3: 68a 1106885i bk4: 112a 1106815i bk5: 108a 1106593i bk6: 96a 1106624i bk7: 92a 1106730i bk8: 88a 1106715i bk9: 80a 1106715i bk10: 56a 1106908i bk11: 80a 1106725i bk12: 84a 1106693i bk13: 56a 1106881i bk14: 124a 1106687i bk15: 120a 1106584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.004112
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107248 n_nop=1105602 n_act=115 n_pre=99 n_req=454 n_rd=1304 n_write=128 bw_util=0.002587
n_activity=8191 dram_eff=0.3497
bk0: 88a 1106900i bk1: 72a 1106918i bk2: 76a 1106964i bk3: 84a 1106787i bk4: 124a 1106553i bk5: 116a 1106644i bk6: 88a 1106636i bk7: 88a 1106700i bk8: 40a 1106959i bk9: 72a 1106738i bk10: 56a 1106937i bk11: 48a 1106928i bk12: 72a 1106818i bk13: 76a 1106738i bk14: 100a 1106808i bk15: 104a 1106729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00438745
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107248 n_nop=1105556 n_act=122 n_pre=106 n_req=459 n_rd=1340 n_write=124 bw_util=0.002644
n_activity=8636 dram_eff=0.339
bk0: 84a 1106890i bk1: 80a 1106885i bk2: 76a 1106957i bk3: 92a 1106807i bk4: 112a 1106622i bk5: 128a 1106531i bk6: 72a 1106751i bk7: 76a 1106735i bk8: 64a 1106864i bk9: 48a 1106952i bk10: 88a 1106697i bk11: 60a 1106839i bk12: 84a 1106776i bk13: 64a 1106805i bk14: 104a 1106770i bk15: 108a 1106724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00442629
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107248 n_nop=1105683 n_act=109 n_pre=93 n_req=427 n_rd=1248 n_write=115 bw_util=0.002462
n_activity=7751 dram_eff=0.3517
bk0: 76a 1106936i bk1: 88a 1106815i bk2: 80a 1106922i bk3: 80a 1106802i bk4: 116a 1106672i bk5: 112a 1106638i bk6: 96a 1106617i bk7: 72a 1106763i bk8: 48a 1106938i bk9: 48a 1106923i bk10: 68a 1106841i bk11: 64a 1106859i bk12: 64a 1106917i bk13: 40a 1106981i bk14: 96a 1106856i bk15: 100a 1106718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00455995
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107248 n_nop=1105591 n_act=117 n_pre=101 n_req=458 n_rd=1308 n_write=131 bw_util=0.002599
n_activity=8708 dram_eff=0.3305
bk0: 80a 1106926i bk1: 68a 1106911i bk2: 68a 1107025i bk3: 84a 1106824i bk4: 128a 1106573i bk5: 124a 1106655i bk6: 84a 1106662i bk7: 100a 1106630i bk8: 68a 1106796i bk9: 60a 1106926i bk10: 52a 1106938i bk11: 68a 1106812i bk12: 40a 1106957i bk13: 60a 1106897i bk14: 108a 1106803i bk15: 116a 1106652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00364146
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107248 n_nop=1105574 n_act=121 n_pre=105 n_req=455 n_rd=1324 n_write=124 bw_util=0.002615
n_activity=8641 dram_eff=0.3351
bk0: 72a 1106957i bk1: 80a 1106862i bk2: 72a 1106929i bk3: 88a 1106790i bk4: 124a 1106638i bk5: 100a 1106725i bk6: 92a 1106626i bk7: 100a 1106650i bk8: 60a 1106875i bk9: 64a 1106864i bk10: 68a 1106800i bk11: 64a 1106823i bk12: 56a 1106886i bk13: 60a 1106901i bk14: 116a 1106762i bk15: 108a 1106715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00360804
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107248 n_nop=1105601 n_act=127 n_pre=111 n_req=443 n_rd=1288 n_write=121 bw_util=0.002545
n_activity=8750 dram_eff=0.3221
bk0: 76a 1106899i bk1: 80a 1106795i bk2: 76a 1106917i bk3: 72a 1106879i bk4: 116a 1106624i bk5: 108a 1106648i bk6: 76a 1106782i bk7: 80a 1106741i bk8: 52a 1106908i bk9: 80a 1106811i bk10: 60a 1106819i bk11: 64a 1106742i bk12: 64a 1106845i bk13: 64a 1106818i bk14: 100a 1106804i bk15: 120a 1106596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00527705
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107248 n_nop=1105607 n_act=122 n_pre=106 n_req=444 n_rd=1292 n_write=121 bw_util=0.002552
n_activity=8480 dram_eff=0.3333
bk0: 76a 1106941i bk1: 80a 1106863i bk2: 68a 1106994i bk3: 84a 1106831i bk4: 108a 1106605i bk5: 120a 1106569i bk6: 84a 1106763i bk7: 96a 1106497i bk8: 48a 1106923i bk9: 68a 1106856i bk10: 64a 1106795i bk11: 56a 1106932i bk12: 76a 1106770i bk13: 48a 1106919i bk14: 104a 1106842i bk15: 112a 1106656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00471078
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107248 n_nop=1105537 n_act=128 n_pre=112 n_req=463 n_rd=1344 n_write=127 bw_util=0.002657
n_activity=8672 dram_eff=0.3393
bk0: 80a 1106938i bk1: 84a 1106816i bk2: 92a 1106822i bk3: 80a 1106820i bk4: 124a 1106485i bk5: 108a 1106644i bk6: 100a 1106623i bk7: 92a 1106674i bk8: 60a 1106845i bk9: 76a 1106797i bk10: 64a 1106775i bk11: 44a 1106957i bk12: 72a 1106758i bk13: 56a 1106904i bk14: 104a 1106813i bk15: 108a 1106709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00507655
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107248 n_nop=1105560 n_act=119 n_pre=103 n_req=464 n_rd=1336 n_write=130 bw_util=0.002648
n_activity=8541 dram_eff=0.3433
bk0: 84a 1106924i bk1: 76a 1106862i bk2: 72a 1106945i bk3: 88a 1106821i bk4: 100a 1106723i bk5: 120a 1106540i bk6: 80a 1106764i bk7: 76a 1106701i bk8: 68a 1106830i bk9: 68a 1106888i bk10: 56a 1106821i bk11: 68a 1106844i bk12: 68a 1106803i bk13: 60a 1106834i bk14: 136a 1106623i bk15: 116a 1106617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00496998
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0x8050eb80, atomic=0 1 entries : 0x7fb94e77f510 :  mf: uid=325661, sid09:w37, part=10, addr=0x8050eb80, load , size=32, unknown  status = IN_PARTITION_DRAM (2169110), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1107248 n_nop=1105695 n_act=106 n_pre=90 n_req=431 n_rd=1235 n_write=122 bw_util=0.002451
n_activity=7700 dram_eff=0.3525
bk0: 64a 1107033i bk1: 68a 1106938i bk2: 76a 1106944i bk3: 84a 1106787i bk4: 112a 1106555i bk5: 108a 1106721i bk6: 60a 1106884i bk7: 96a 1106500i bk8: 56a 1106893i bk9: 67a 1106828i bk10: 56a 1106822i bk11: 72a 1106792i bk12: 56a 1106860i bk13: 48a 1106922i bk14: 108a 1106825i bk15: 104a 1106755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00452022

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1474, Miss = 176, Miss_rate = 0.119, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 1488, Miss = 171, Miss_rate = 0.115, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[7]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 1477, Miss = 157, Miss_rate = 0.106, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 1484, Miss = 170, Miss_rate = 0.115, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 165, Miss_rate = 0.109, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[11]: Access = 1568, Miss = 166, Miss_rate = 0.106, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[12]: Access = 1397, Miss = 155, Miss_rate = 0.111, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 1464, Miss = 167, Miss_rate = 0.114, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 1333, Miss = 157, Miss_rate = 0.118, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 1507, Miss = 166, Miss_rate = 0.110, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 1992, Miss = 174, Miss_rate = 0.087, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 1464, Miss = 162, Miss_rate = 0.111, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[18]: Access = 1548, Miss = 166, Miss_rate = 0.107, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 1278, Miss = 147, Miss_rate = 0.115, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 146, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3214
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4647
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.96961
	minimum = 6
	maximum = 21
Network latency average = 6.96699
	minimum = 6
	maximum = 21
Slowest packet = 62244
Flit latency average = 6.4558
	minimum = 6
	maximum = 20
Slowest flit = 69600
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00128881
	minimum = 0.000732998 (at node 0)
	maximum = 0.00191493 (at node 44)
Accepted packet rate average = 0.00128881
	minimum = 0.000732998 (at node 0)
	maximum = 0.00191493 (at node 44)
Injected flit rate average = 0.0019547
	minimum = 0.000891914 (at node 0)
	maximum = 0.00350409 (at node 44)
Accepted flit rate average= 0.0019547
	minimum = 0.00130708 (at node 0)
	maximum = 0.00318824 (at node 11)
Injected packet length average = 1.51668
Accepted packet length average = 1.51668
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4668 (7 samples)
	minimum = 6 (7 samples)
	maximum = 88.7143 (7 samples)
Network latency average = 11.9494 (7 samples)
	minimum = 6 (7 samples)
	maximum = 68.5714 (7 samples)
Flit latency average = 11.5464 (7 samples)
	minimum = 6 (7 samples)
	maximum = 67.8571 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0147462 (7 samples)
	minimum = 0.0105534 (7 samples)
	maximum = 0.0332745 (7 samples)
Accepted packet rate average = 0.0147462 (7 samples)
	minimum = 0.0105534 (7 samples)
	maximum = 0.0332745 (7 samples)
Injected flit rate average = 0.0222485 (7 samples)
	minimum = 0.0117885 (7 samples)
	maximum = 0.0514161 (7 samples)
Accepted flit rate average = 0.0222485 (7 samples)
	minimum = 0.0166765 (7 samples)
	maximum = 0.0550477 (7 samples)
Injected packet size average = 1.50876 (7 samples)
Accepted packet size average = 1.50876 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 9 sec (609 sec)
gpgpu_simulation_rate = 13769 (inst/sec)
gpgpu_simulation_rate = 3561 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 42443
gpu_sim_insn = 1132352
gpu_ipc =      26.6794
gpu_tot_sim_cycle = 2433704
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       3.9109
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 7346
partiton_reqs_in_parallel = 933746
partiton_reqs_in_parallel_total    = 13118568
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.7740
partiton_reqs_in_parallel_util = 933746
partiton_reqs_in_parallel_util_total    = 13118568
gpu_sim_cycle_parition_util = 42443
gpu_tot_sim_cycle_parition_util    = 596309
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9996
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =      15.2394 GB/Sec
L2_BW_total  =       1.5408 GB/Sec
gpu_total_sim_rate=13955

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0262
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204269
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
378, 218, 443, 218, 217, 218, 232, 218, 585, 233, 233, 233, 233, 233, 218, 233, 235, 220, 235, 220, 235, 235, 235, 220, 220, 235, 235, 235, 220, 235, 235, 220, 176, 191, 176, 191, 176, 529, 191, 376, 191, 191, 191, 206, 191, 191, 176, 191, 191, 176, 191, 191, 176, 376, 361, 191, 191, 191, 191, 176, 191, 176, 176, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 44633
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 38880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 867
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:99486	W0_Idle:6191416	W0_Scoreboard:9610878	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 122 
maxdqlatency = 0 
maxmflatency = 173520 
averagemflatency = 1883 
max_icnt2mem_latency = 173394 
max_icnt2sh_latency = 2433703 
mrq_lat_table:3694 	91 	134 	531 	222 	202 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31441 	4407 	13 	15 	569 	410 	1525 	506 	313 	89 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	23963 	569 	556 	769 	9188 	943 	38 	0 	18 	566 	411 	1524 	506 	313 	89 	106 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23873 	2896 	1699 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5238 	5410 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	485 	22 	0 	7 	11 	19 	28 	39 	21 	17 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10         4        16        16        20         6         2        16        10        10        14        14 
dram[1]:        16        16        17        16        14         6        10         8         6        22        11         6         6         4        14        14 
dram[2]:        16        16        16        16         6        10         2        13        14         2        16         8        22         4        14        14 
dram[3]:        16        16        16        17         8         8        10         8        10         2         6        18        12         2        14        14 
dram[4]:        16        16        17        16        10        14         4         4         4         2         4        12         6        14        14        14 
dram[5]:        16        17        17        17        12         6         6        10         8        10        10         4         4         4        15         9 
dram[6]:        17        16        16        16         6         5         4        10        16        19        10        14         8        14        15        16 
dram[7]:        16        16        17        16         8         6         4        12        14        19        10         6         4        10        15        15 
dram[8]:        16        16        16        16         4         6        14        10        10        14         8         2        10         8        15        15 
dram[9]:        16        16        16        16         7         6        15         6        10         3         6         6         3        12        15        15 
dram[10]:         0        16        16        16         8         6         4         6         4        14         2        10         8         2        15        15 
maximum service time to same row:
dram[0]:     11475    106668       967       969     46035    155664    190967    119328    187804    119537     31581    165718    166180    238359    186906      4584 
dram[1]:     11479    114555     64572      1002     71497    211610    189030    192581      2075     99715    188956    119832     62521     68482      4580      4584 
dram[2]:     69466     11479      1346     93531     37546    113792      2874     71516    130496      4991    152941     52392     46212      2060     18191     68948 
dram[3]:     11479     11486     85696     95504    124035     80742     72876    131104    166398      9558      6100    167734    195284    185199      4580    126643 
dram[4]:     11476     11480     64570     96876    120032    191211     94677     69473      3847      1079      2511    112018     74605     44856    184970     68228 
dram[5]:     62467     11491     64576     85844    196969    174810     84579    157155      1717    125418    164139    192337     20041      6731    174224     70491 
dram[6]:     11471     11474     71557      1025    187782    101353    127989    107696    218130     97967    141464    112015     79164    189250      6518     72585 
dram[7]:    115091     11484     64573       988    119487    116190    188173    152135    126910    149573    156124      4072      4904    171230      4580      4581 
dram[8]:     11480    104094    158534     71732     73223    202974    117188    183529    159613    227881    147176     30933    124750      3535    197223      6731 
dram[9]:     11484     11486     65416     33674    206890    132885      3409    188017     99246      6858    196020    190409      3444     62347     95587      4581 
dram[10]:     11479    104459     23862     26522     49316    128677     24972    114773     70329    139710    101017    173018      5015      3545     68230     98774 
average row accesses per activate:
dram[0]:  6.333333  3.428571  8.500000  8.500000  4.250000  2.500000  3.272727  4.500000  4.250000  3.555556  6.750000  3.666667  4.111111  2.625000  5.250000  5.250000 
dram[1]:  4.400000  6.000000  6.666667  4.200000  2.750000  2.714286  3.500000  3.200000  4.500000  4.571429  5.000000  2.857143  4.142857  4.571429  4.571429  7.200000 
dram[2]:  4.200000  6.666667  6.333333  4.600000  2.333333  3.000000  2.083333  2.636364  4.666667  8.000000  3.090909  2.875000  5.833333  4.500000  4.125000  7.600000 
dram[3]:  4.750000  4.400000  4.000000  4.200000  3.250000  2.923077  2.846154  2.700000  4.000000  3.800000  4.833333  5.600000  6.750000  2.666667  8.000000  4.714286 
dram[4]:  5.000000  8.500000  9.000000  4.200000  3.142857  4.000000  2.214286  3.000000  3.111111  9.333333  4.600000  3.750000  3.400000  3.428571  5.000000  4.875000 
dram[5]:  6.000000  5.250000  6.333333  4.600000  3.583333  2.666667  2.062500  2.916667  5.400000  3.571429  2.700000  2.777778  5.000000  4.166667  6.666667  6.166667 
dram[6]:  5.000000  4.000000  4.750000  9.000000  2.312500  2.642857  2.000000  3.200000  3.833333  4.000000  2.888889  2.700000  3.250000  4.000000  6.600000  5.857143 
dram[7]:  4.750000  5.000000  9.000000  5.250000  2.187500  2.800000  2.250000  2.312500  4.400000  6.000000  2.888889  4.600000  4.571429  3.500000  7.000000  5.142857 
dram[8]:  6.666667  5.250000  3.285714  5.000000  2.050000  2.500000  3.083333  3.090909  3.000000  4.428571  2.777778  5.250000  4.875000  5.000000  4.428571  7.200000 
dram[9]:  5.250000  4.750000  6.000000  7.333333  3.000000  2.687500  4.000000  2.333333  2.777778  5.800000  2.666667  5.800000  4.833333  3.125000  4.600000  6.833333 
dram[10]: 16.000000  8.500000  6.333333  4.200000  2.294118  3.600000  3.285714  2.000000  6.000000  6.400000  4.000000  4.428571  2.875000  4.000000  9.500000  6.800000 
average row locality = 4984/1304 = 3.822086
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        24        17        17        28        27        24        23        22        20        14        20        21        14        31        30 
dram[1]:        22        18        19        21        31        29        22        22        10        18        14        12        18        19        25        26 
dram[2]:        21        20        19        23        28        32        18        19        16        12        22        15        21        16        26        27 
dram[3]:        19        22        20        20        29        28        24        18        12        12        17        16        16        10        24        25 
dram[4]:        20        17        17        21        32        31        21        25        17        15        13        17        10        15        27        29 
dram[5]:        18        20        18        22        31        25        23        25        15        16        17        16        14        15        29        27 
dram[6]:        19        20        19        18        29        27        19        20        13        20        15        16        16        16        25        30 
dram[7]:        19        20        17        21        27        30        21        24        12        17        16        14        19        12        26        28 
dram[8]:        20        21        23        20        31        27        25        23        15        19        16        11        18        14        26        27 
dram[9]:        21        19        18        22        25        30        20        19        17        17        14        17        17        15        34        29 
dram[10]:        16        17        19        21        28        27        15        24        14        17        14        18        14        12        27        26 
total reads: 3606
bank skew: 34/10 = 3.40
chip skew: 351/309 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         6         8        12        13        12        12        13        13        16         7        11        12 
dram[1]:         0         0         1         0        13         9        13        10         8        14        11         8        11        13         7        10 
dram[2]:         0         0         0         0         7        13         7        10        12        12        12         8        14        11         7        11 
dram[3]:         0         0         0         1        10        10        13         9         8         7        12        12        11         6         8         8 
dram[4]:         0         0         1         0        12        13        10        14        11        13        10        13         7         9         8        10 
dram[5]:         0         1         1         1        12         7        10        10        12         9        10         9        11        10        11        10 
dram[6]:         1         0         0         0         8        10         5        12        10        12        11        11        10        12         8        11 
dram[7]:         0         0         1         0         8        12         6        13        10        13        10         9        13         9         9         8 
dram[8]:         0         0         0         0        10         8        12        11         9        12         9        10        21        11         5         9 
dram[9]:         0         0         0         0         8        13        12         9         8        12        10        12        12        10        12        12 
dram[10]:         0         0         0         0        11         9         8        10        10        15        10        13         9         8        11         8 
total reads: 1378
min_bank_accesses = 0!
chip skew: 135/115 = 1.17
average mf latency per bank:
dram[0]:      59438     62351      4254      4361      5879      2438      6278      4053     29756     29370      2259     14952      5222      7253     24302     20866
dram[1]:      44413     68703      4406      3752      3910      1107       543      4494       564      6893      1432     15427      5007      2458     24726     24566
dram[2]:      69491     78460      4355     21087      3689      3314       799      6404       538       351     31344     15880      1936       610     29755     24887
dram[3]:      55810     55041      8147      8925       903      4298      2878       932      3011       459      1234     20541     10983     18347     30127     27793
dram[4]:      62174     62379      4608      7724      1700       667      1017       720       614     12463      6503     11716       806     12444     26706     27488
dram[5]:      62132     48600      5025     12512      3443      4159      6389      1605     13094      4803     26640     11813       472      6290     26066     23811
dram[6]:      61678     56324      9989      4413      4174      1720     14654      4369       327     27684     16814     21528      4680      5239     29976     27865
dram[7]:      68096     72000      4806     15689      2662       941     13524      3269      7627      5459     16988      6516      9515      1549     27004     27845
dram[8]:      76787     64851      8382      7655      2345      1100      4064      1095     21824     12764      7009      7049      8631       433     33245     28363
dram[9]:      55653     66163     20900      5373      1454       771     11122       874     15556     20532     22533     22590       637      2061     26742     23853
dram[10]:      69775     69026      4999     15013       756      5504       676      8528     24122     15388      6543     18997       474      7326     28290     32795
maximum mf latency per bank:
dram[0]:      36205    147940       417       478     78111     54850    122157    124722    158445    161059     36216    166279    171349     67174     73090     25653
dram[1]:      36344    114547     12705       468    129998       496       383    119600       358    127403     13325    140506     61537     61754     25691     25690
dram[2]:     147937    145426       442    150432     65079    117079       359     80716       352       347    173520    153499     47132       361     25773     25691
dram[3]:      36255     36256     86052     96417       381    111962     60116      8206     49705       363     17263    168795     72490    150260     25106     25893
dram[4]:     145428     36266     14205     82718     34128       359       360       360       360    168769    138888    166279       368     91243     25884     25891
dram[5]:      62711     36203     15926    106775     54830    100911    122155     31096    171144     99022    166280    140772       368     67271     26189     26184
dram[6]:      36223     36224     78278       540     54831     28495    135171    124802       359    168768    145554    140278     41933     64679     25983     25985
dram[7]:     114542    158347     15064    114172     33626       518    158491     70503    127404    150756    163702    133776     77594     21133     25859     25740
dram[8]:     158348    147937     86041     75673     54911       387    119548     13214    166265    168768    153334    141989       420       364     25975     25936
dram[9]:     124595    147936    116774     33852     11647       408    168451       359    134897    155848    142002    142611       360     41385     73089     25934
dram[10]:      36261    114547     23308    116666       439     67888       358    148146    150635    168744    142802    141062       359     67292     25933     25927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186057 n_nop=1184296 n_act=119 n_pre=103 n_req=486 n_rd=1404 n_write=135 bw_util=0.002595
n_activity=8511 dram_eff=0.3616
bk0: 76a 1185752i bk1: 96a 1185541i bk2: 68a 1185793i bk3: 68a 1185694i bk4: 112a 1185624i bk5: 108a 1185402i bk6: 96a 1185433i bk7: 92a 1185539i bk8: 88a 1185524i bk9: 80a 1185524i bk10: 56a 1185717i bk11: 80a 1185534i bk12: 84a 1185502i bk13: 56a 1185690i bk14: 124a 1185496i bk15: 120a 1185393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00383877
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186057 n_nop=1184411 n_act=115 n_pre=99 n_req=454 n_rd=1304 n_write=128 bw_util=0.002415
n_activity=8191 dram_eff=0.3497
bk0: 88a 1185709i bk1: 72a 1185727i bk2: 76a 1185773i bk3: 84a 1185596i bk4: 124a 1185362i bk5: 116a 1185453i bk6: 88a 1185445i bk7: 88a 1185509i bk8: 40a 1185768i bk9: 72a 1185547i bk10: 56a 1185746i bk11: 48a 1185737i bk12: 72a 1185627i bk13: 76a 1185547i bk14: 100a 1185617i bk15: 104a 1185538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00409592
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186057 n_nop=1184365 n_act=122 n_pre=106 n_req=459 n_rd=1340 n_write=124 bw_util=0.002469
n_activity=8636 dram_eff=0.339
bk0: 84a 1185699i bk1: 80a 1185694i bk2: 76a 1185766i bk3: 92a 1185616i bk4: 112a 1185431i bk5: 128a 1185340i bk6: 72a 1185560i bk7: 76a 1185544i bk8: 64a 1185673i bk9: 48a 1185761i bk10: 88a 1185506i bk11: 60a 1185648i bk12: 84a 1185585i bk13: 64a 1185614i bk14: 104a 1185579i bk15: 108a 1185533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00413218
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186057 n_nop=1184492 n_act=109 n_pre=93 n_req=427 n_rd=1248 n_write=115 bw_util=0.002298
n_activity=7751 dram_eff=0.3517
bk0: 76a 1185745i bk1: 88a 1185624i bk2: 80a 1185731i bk3: 80a 1185611i bk4: 116a 1185481i bk5: 112a 1185447i bk6: 96a 1185426i bk7: 72a 1185572i bk8: 48a 1185747i bk9: 48a 1185732i bk10: 68a 1185650i bk11: 64a 1185668i bk12: 64a 1185726i bk13: 40a 1185790i bk14: 96a 1185665i bk15: 100a 1185527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00425696
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186057 n_nop=1184400 n_act=117 n_pre=101 n_req=458 n_rd=1308 n_write=131 bw_util=0.002427
n_activity=8708 dram_eff=0.3305
bk0: 80a 1185735i bk1: 68a 1185720i bk2: 68a 1185834i bk3: 84a 1185633i bk4: 128a 1185382i bk5: 124a 1185464i bk6: 84a 1185471i bk7: 100a 1185439i bk8: 68a 1185605i bk9: 60a 1185735i bk10: 52a 1185747i bk11: 68a 1185621i bk12: 40a 1185766i bk13: 60a 1185706i bk14: 108a 1185612i bk15: 116a 1185461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0033995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186057 n_nop=1184383 n_act=121 n_pre=105 n_req=455 n_rd=1324 n_write=124 bw_util=0.002442
n_activity=8641 dram_eff=0.3351
bk0: 72a 1185766i bk1: 80a 1185671i bk2: 72a 1185738i bk3: 88a 1185599i bk4: 124a 1185447i bk5: 100a 1185534i bk6: 92a 1185435i bk7: 100a 1185459i bk8: 60a 1185684i bk9: 64a 1185673i bk10: 68a 1185609i bk11: 64a 1185632i bk12: 56a 1185695i bk13: 60a 1185710i bk14: 116a 1185571i bk15: 108a 1185524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0033683
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186057 n_nop=1184410 n_act=127 n_pre=111 n_req=443 n_rd=1288 n_write=121 bw_util=0.002376
n_activity=8750 dram_eff=0.3221
bk0: 76a 1185708i bk1: 80a 1185604i bk2: 76a 1185726i bk3: 72a 1185688i bk4: 116a 1185433i bk5: 108a 1185457i bk6: 76a 1185591i bk7: 80a 1185550i bk8: 52a 1185717i bk9: 80a 1185620i bk10: 60a 1185628i bk11: 64a 1185551i bk12: 64a 1185654i bk13: 64a 1185627i bk14: 100a 1185613i bk15: 120a 1185405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00492641
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186057 n_nop=1184416 n_act=122 n_pre=106 n_req=444 n_rd=1292 n_write=121 bw_util=0.002383
n_activity=8480 dram_eff=0.3333
bk0: 76a 1185750i bk1: 80a 1185672i bk2: 68a 1185803i bk3: 84a 1185640i bk4: 108a 1185414i bk5: 120a 1185378i bk6: 84a 1185572i bk7: 96a 1185306i bk8: 48a 1185732i bk9: 68a 1185665i bk10: 64a 1185604i bk11: 56a 1185741i bk12: 76a 1185579i bk13: 48a 1185728i bk14: 104a 1185651i bk15: 112a 1185465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00439776
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186057 n_nop=1184346 n_act=128 n_pre=112 n_req=463 n_rd=1344 n_write=127 bw_util=0.00248
n_activity=8672 dram_eff=0.3393
bk0: 80a 1185747i bk1: 84a 1185625i bk2: 92a 1185631i bk3: 80a 1185629i bk4: 124a 1185294i bk5: 108a 1185453i bk6: 100a 1185432i bk7: 92a 1185483i bk8: 60a 1185654i bk9: 76a 1185606i bk10: 64a 1185584i bk11: 44a 1185766i bk12: 72a 1185567i bk13: 56a 1185713i bk14: 104a 1185622i bk15: 108a 1185518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00473923
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186057 n_nop=1184369 n_act=119 n_pre=103 n_req=464 n_rd=1336 n_write=130 bw_util=0.002472
n_activity=8541 dram_eff=0.3433
bk0: 84a 1185733i bk1: 76a 1185671i bk2: 72a 1185754i bk3: 88a 1185630i bk4: 100a 1185532i bk5: 120a 1185349i bk6: 80a 1185573i bk7: 76a 1185510i bk8: 68a 1185639i bk9: 68a 1185697i bk10: 56a 1185630i bk11: 68a 1185653i bk12: 68a 1185612i bk13: 60a 1185643i bk14: 136a 1185432i bk15: 116a 1185426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00463974
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1186057 n_nop=1184503 n_act=106 n_pre=90 n_req=431 n_rd=1236 n_write=122 bw_util=0.00229
n_activity=7713 dram_eff=0.3521
bk0: 64a 1185842i bk1: 68a 1185747i bk2: 76a 1185753i bk3: 84a 1185596i bk4: 112a 1185364i bk5: 108a 1185530i bk6: 60a 1185693i bk7: 96a 1185309i bk8: 56a 1185702i bk9: 68a 1185635i bk10: 56a 1185631i bk11: 72a 1185601i bk12: 56a 1185669i bk13: 48a 1185731i bk14: 108a 1185634i bk15: 104a 1185564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00421986

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1735, Miss = 176, Miss_rate = 0.101, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[4]: Access = 1741, Miss = 171, Miss_rate = 0.098, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[5]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[7]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 1709, Miss = 157, Miss_rate = 0.092, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[9]: Access = 1737, Miss = 170, Miss_rate = 0.098, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[10]: Access = 1769, Miss = 165, Miss_rate = 0.093, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[11]: Access = 1831, Miss = 166, Miss_rate = 0.091, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[12]: Access = 1656, Miss = 155, Miss_rate = 0.094, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[13]: Access = 1725, Miss = 167, Miss_rate = 0.097, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[14]: Access = 1569, Miss = 157, Miss_rate = 0.100, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[15]: Access = 1768, Miss = 166, Miss_rate = 0.094, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 3446, Miss = 174, Miss_rate = 0.050, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 1722, Miss = 162, Miss_rate = 0.094, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[18]: Access = 1807, Miss = 166, Miss_rate = 0.092, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[19]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[20]: Access = 1531, Miss = 147, Miss_rate = 0.096, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 146, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3214
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9423
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.1881
	minimum = 6
	maximum = 586
Network latency average = 31.5955
	minimum = 6
	maximum = 338
Slowest packet = 68098
Flit latency average = 38.2811
	minimum = 6
	maximum = 337
Slowest flit = 103099
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00321568
	minimum = 0.00226191 (at node 12)
	maximum = 0.0171293 (at node 44)
Accepted packet rate average = 0.00321568
	minimum = 0.00226191 (at node 12)
	maximum = 0.0171293 (at node 44)
Injected flit rate average = 0.00482352
	minimum = 0.00376985 (at node 12)
	maximum = 0.0182602 (at node 44)
Accepted flit rate average= 0.00482352
	minimum = 0.00301588 (at node 12)
	maximum = 0.0331276 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5569 (8 samples)
	minimum = 6 (8 samples)
	maximum = 150.875 (8 samples)
Network latency average = 14.4052 (8 samples)
	minimum = 6 (8 samples)
	maximum = 102.25 (8 samples)
Flit latency average = 14.8883 (8 samples)
	minimum = 6 (8 samples)
	maximum = 101.5 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0133049 (8 samples)
	minimum = 0.00951696 (8 samples)
	maximum = 0.0312563 (8 samples)
Accepted packet rate average = 0.0133049 (8 samples)
	minimum = 0.00951696 (8 samples)
	maximum = 0.0312563 (8 samples)
Injected flit rate average = 0.0200704 (8 samples)
	minimum = 0.0107861 (8 samples)
	maximum = 0.0472716 (8 samples)
Accepted flit rate average = 0.0200704 (8 samples)
	minimum = 0.0149689 (8 samples)
	maximum = 0.0523077 (8 samples)
Injected packet size average = 1.5085 (8 samples)
Accepted packet size average = 1.5085 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 22 sec (682 sec)
gpgpu_simulation_rate = 13955 (inst/sec)
gpgpu_simulation_rate = 3568 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 680260
gpu_sim_insn = 1536501
gpu_ipc =       2.2587
gpu_tot_sim_cycle = 3341186
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       3.3085
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 8691
partiton_reqs_in_parallel = 14965720
partiton_reqs_in_parallel_total    = 14052314
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.6849
partiton_reqs_in_parallel_util = 14965720
partiton_reqs_in_parallel_util_total    = 14052314
gpu_sim_cycle_parition_util = 680260
gpu_tot_sim_cycle_parition_util    = 638752
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      10.9425 GB/Sec
L2_BW_total  =       3.3502 GB/Sec
gpu_total_sim_rate=5510

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0158
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 342445
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
401, 241, 466, 426, 333, 438, 255, 241, 727, 504, 256, 452, 516, 557, 438, 438, 258, 476, 258, 454, 258, 495, 492, 506, 243, 258, 481, 403, 243, 376, 429, 360, 511, 384, 199, 214, 500, 552, 214, 569, 463, 453, 332, 229, 214, 477, 421, 214, 214, 407, 436, 462, 199, 399, 711, 214, 463, 336, 358, 199, 385, 447, 433, 214, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 58936
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 53148
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 902
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108025	W0_Idle:6574481	W0_Scoreboard:39449785	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 157 
maxdqlatency = 0 
maxmflatency = 400959 
averagemflatency = 4373 
max_icnt2mem_latency = 400718 
max_icnt2sh_latency = 3341040 
mrq_lat_table:7407 	147 	252 	946 	439 	353 	181 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	105812 	6561 	15 	15 	584 	434 	1562 	536 	411 	684 	488 	826 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	94235 	3821 	1401 	769 	11319 	968 	38 	0 	18 	581 	435 	1561 	536 	411 	684 	488 	826 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	73495 	8266 	2741 	131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5238 	27904 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1480 	23 	1 	11 	18 	54 	85 	88 	87 	46 	26 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        15        16        16        20        14        22        16        10        16        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        22        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        18        13        14        21        16        16        22        18        16        16 
dram[3]:        16        16        16        17         9        10        10        15        10        18        18        18        12        10        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12         8        14        14        15 
dram[5]:        16        17        17        17        12        17         8        10        16        14        13        17        18        16        16        12 
dram[6]:        17        16        16        16        13        13        17        10        16        19        10        14        10        14        15        16 
dram[7]:        16        16        17        16        11         8        15        12        14        19        12        14        22        10        16        15 
dram[8]:        16        16        16        16        13        12        14        10        12        14        14        17        10        14        15        16 
dram[9]:        16        16        16        16        15         6        15        12        16        21        16        18        21        12        15        16 
dram[10]:        16        16        16        16        10         8        17        12        16        14        17        15        11        14        16        15 
maximum service time to same row:
dram[0]:    145880    125041    206595    182353    513486    389415    236392    181174    471502    174533    418068    304888    241091    238359    435038     80758 
dram[1]:    268140    160781    238578    155401    200588    455873    190163    192581    231813    218780    299584    278740    216212    243426    173353    531421 
dram[2]:    140113    122435    177140    201263    328233    242831    187558    259595    181845    166719    279283    196585    272991    165515    323017    323020 
dram[3]:    247001    117221    101056    130250    296402    320417    315204    346466    229246    134894    268327    255301    216215    208107    272111    323022 
dram[4]:    135460     97320    224031    166913    511871    515201    182349    301163    264961    147609    252691    258792    242183    303159    257116    433738 
dram[5]:    164118    117223    195373    197170    621378    174810    434589    309467    270922    255293    302187    445454    244869    305105    250668     70491 
dram[6]:    101594    164111    178199    143273    457085    565383    184955    163622    218130    121586    141464    290645    170105    189250    242262    328716 
dram[7]:    184070    101594    188728    195886    291761    290190    429822    261810    267737    149573    221425    122657    203187    257896    132857     27398 
dram[8]:    237884    143276    217997    203190    323015    566670    413016    183529    274731    406378    232125    319209    231270    234451    253731    166714 
dram[9]:    158907    132855    137478    239838    296972    558156    302177    188017    519817    226635    255287    278739    138063    244616     95587    208395 
dram[10]:    224031    104459    217956    164113    448064    569607    257897    261976    400275    299575    268322    224037    166717    239354    208405    268315 
average row accesses per activate:
dram[0]:  3.166667  3.230769  3.888889  3.222222  4.000000  3.047619  3.000000  3.588235  2.950000  2.913043  4.357143  3.294118  3.100000  3.100000  3.526316  3.277778 
dram[1]:  2.750000  4.000000  2.923077  3.000000  2.370370  2.913043  2.863636  3.157895  3.136364  3.095238  3.764706  3.312500  3.666667  3.052632  3.047619  4.000000 
dram[2]:  3.333333  3.363636  2.642857  2.857143  3.227273  2.923077  2.708333  3.090909  3.052632  3.500000  3.142857  2.608696  3.875000  2.772727  4.133333  3.333333 
dram[3]:  2.833333  2.375000  2.538461  2.615385  3.095238  2.869565  2.666667  2.950000  2.714286  3.750000  3.421053  4.000000  4.307693  2.666667  3.625000  3.470588 
dram[4]:  3.400000  2.500000  3.000000  2.769231  3.238095  3.937500  2.800000  2.538461  2.681818  2.850000  3.315789  3.368421  2.291667  2.700000  3.421053  3.000000 
dram[5]:  3.000000  2.909091  3.200000  3.000000  3.611111  3.588235  2.640000  2.708333  3.375000  3.500000  2.857143  3.200000  2.954545  3.529412  3.562500  4.000000 
dram[6]:  3.400000  2.235294  2.142857  3.166667  2.760000  3.000000  2.551724  2.600000  3.578947  3.227273  2.400000  2.400000  2.952381  2.947368  3.750000  3.625000 
dram[7]:  4.500000  2.222222  3.181818  3.625000  2.500000  2.833333  2.666667  2.357143  2.950000  4.000000  3.000000  3.095238  3.470588  3.157895  3.588235  3.937500 
dram[8]:  2.714286  4.111111  2.692308  2.818182  2.413793  2.857143  3.450000  2.833333  3.050000  3.411765  3.045455  3.800000  3.210526  3.733333  3.388889  3.052632 
dram[9]:  2.583333  2.500000  3.000000  3.166667  3.285714  2.800000  3.105263  2.681818  3.150000  4.153846  2.894737  3.055556  3.611111  3.350000  3.529412  3.866667 
dram[10]:  3.375000  3.333333  3.444444  3.250000  2.760000  3.400000  3.210526  2.333333  4.000000  3.750000  3.277778  2.826087  2.434783  2.952381  4.000000  3.500000 
average row locality = 9727/3147 = 3.090880
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        42        35        29        53        47        50        45        43        51        43        40        45        42        53        45 
dram[1]:        33        28        37        33        48        50        47        43        52        49        45        37        39        42        51        43 
dram[2]:        30        37        37        40        55        60        47        51        42        39        48        44        46        45        45        47 
dram[3]:        34        38        33        33        48        50        48        42        40        44        49        40        40        44        45        46 
dram[4]:        34        35        35        36        52        47        54        50        42        40        46        48        38        37        52        43 
dram[5]:        42        31        31        38        49        45        49        48        38        47        43        46        45        41        44        47 
dram[6]:        33        38        30        38        52        52        57        46        51        54        43        43        42        39        48        45 
dram[7]:        36        40        34        29        53        52        47        49        43        39        47        49        41        43        47        50 
dram[8]:        38        37        35        31        53        44        52        52        45        42        51        40        37        39        48        45 
dram[9]:        31        35        36        38        51        52        42        43        45        35        36        40        48        48        46        44 
dram[10]:        27        30        31        39        53        50        44        47        35        44        42        47        39        47        39        43 
total reads: 7564
bank skew: 60/27 = 2.22
chip skew: 713/657 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        15        17        16        16        16        16        18        16        17        20        14        14 
dram[1]:         0         0         1         0        16        17        16        17        17        16        19        16        16        16        13        13 
dram[2]:         0         0         0         0        16        16        18        17        16        17        18        16        16        16        17        13 
dram[3]:         0         0         0         1        17        16        16        17        17        16        16        16        16        20        13        13 
dram[4]:         0         0         1         0        16        16        16        16        17        17        17        16        17        17        13        14 
dram[5]:         0         1         1         1        16        16        17        17        16        16        17        18        20        19        13        13 
dram[6]:         1         0         0         0        17        17        17        19        17        17        17        17        20        17        12        13 
dram[7]:         0         0         1         0        17        16        17        17        16        17        16        16        18        17        14        13 
dram[8]:         0         0         0         0        17        16        17        16        16        16        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        18        17        16        18        19        19        15        17        19        14        14 
dram[10]:         0         0         0         0        16        18        17        16        17        16        17        18        17        15        13        13 
total reads: 2163
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:     194470    178188     75551     20776     24960     15433     33335     30882     30865     54070     38868     32344     83061     71478     26254     34687
dram[1]:     207826    256899     60977     40957     23681     15670     19133     21045     60516     58678     42187     55681     47266     67313     41871     21422
dram[2]:     221038    232728     49344     65624     28958     37821     25896     43903     24635     29787     30733     44700     40545     78403     51369     42709
dram[3]:     192906    177340     58161     37555     27710     14042     18119     19159     57886     45238     38306     26915     72655     84060     47699     39382
dram[4]:     206828    200390     48721     29455     18599     17117     22944     30209     15259     49960     67477     50033     49885     54569     41363     25204
dram[5]:     178321    202224     38345     33738     22191     22099     20175     30991     55413     39829     34459     61266     71764    103455     39755     24320
dram[6]:     219570    186385     46431     40758     25727     12585     31980     25582     36051     52999     40873     37566     96941     45021     61239     50229
dram[7]:     203475    216994     81239     25142     17001     21801     18653     34003     19624     38156     56864     34701     80441     61052     39022     18773
dram[8]:     141694    178245     27713     23838     17476     14170     47548     38622     33898     28714     47614     34574     24160     68289     23554     42092
dram[9]:     229890    205256     34434     38097      9321     16762     49019     33342     33554     25739     43140     44702    110445    110972     24487     38815
dram[10]:     247244    209470     40535     62415      9068     16415     22107     28840     49013     63739     23896     59189     62344     75894     40802     30735
maximum mf latency per bank:
dram[0]:     391684    391677    327777    249448    288850    275678    283327    395790    158445    393166    358357    366155    387925    393167    223542    381613
dram[1]:     391661    391648    330196    327772    351042    228810    400956    244334    393155    393156    366121    366122    360980    385279    381638    122501
dram[2]:     391437    391435    390535    387937    293830    325177    400957    309394    299157    390551    304209    333003    356453    387928    356432    356432
dram[3]:     391421    391401    343073    390545    275375    241783    280751    244360    390552    390554    333000    259927    371260    395764    356428    301611
dram[4]:     390661    390648    330217    265145    241832    325170    299006    288725    171379    393171    358359    358359    395769    360357    356427    301420
dram[5]:     390638    390627    387939    283521    325159    325161    161072    363582    390573    390579    215727    373859    382821    395758    345849    345837
dram[6]:     389575    389568    254771    387952    325171    241761    398359    400958    325181    393286    373913    291213    395748    382706    356426    356426
dram[7]:     389551    389540    390524    197526    273001    335433    163683    363581    275581    249627    358355    304234    378914    387911    356430     54459
dram[8]:     388382    388369    249464    254658    288749    314877    400959    363522    353228    376478    373868    358379    246884    393169    301635    381546
dram[9]:     392457    392454    228760    249566    272969    288745    363538    363538    376458    390570    373863    358186    395662    395775     73089    381335
dram[10]:     392439    392420    327776    387957    117170    275681    309433    363506    353225    390581    259988    373874    393168    395760    338038    306784
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449199 n_nop=2445672 n_act=272 n_pre=256 n_req=896 n_rd=2804 n_write=195 bw_util=0.002449
n_activity=15969 dram_eff=0.3756
bk0: 152a 2448378i bk1: 168a 2448258i bk2: 140a 2448493i bk3: 116a 2448319i bk4: 212a 2448106i bk5: 188a 2447928i bk6: 200a 2447952i bk7: 180a 2448114i bk8: 172a 2448132i bk9: 204a 2447830i bk10: 172a 2448146i bk11: 160a 2448232i bk12: 180a 2448016i bk13: 168a 2448062i bk14: 212a 2448010i bk15: 180a 2447911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00323616
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449199 n_nop=2445756 n_act=279 n_pre=263 n_req=870 n_rd=2708 n_write=193 bw_util=0.002369
n_activity=16012 dram_eff=0.3624
bk0: 132a 2448448i bk1: 112a 2448506i bk2: 148a 2448390i bk3: 132a 2448337i bk4: 192a 2447932i bk5: 200a 2447946i bk6: 188a 2447783i bk7: 172a 2448015i bk8: 208a 2447921i bk9: 196a 2447768i bk10: 180a 2448075i bk11: 148a 2448105i bk12: 156a 2448315i bk13: 168a 2448072i bk14: 204a 2447894i bk15: 172a 2448132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00346971
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449199 n_nop=2445583 n_act=292 n_pre=276 n_req=909 n_rd=2852 n_write=196 bw_util=0.002489
n_activity=17218 dram_eff=0.354
bk0: 120a 2448622i bk1: 148a 2448428i bk2: 148a 2448362i bk3: 160a 2448328i bk4: 220a 2447937i bk5: 240a 2447797i bk6: 188a 2447858i bk7: 204a 2447856i bk8: 168a 2448044i bk9: 156a 2448090i bk10: 192a 2447918i bk11: 176a 2447959i bk12: 184a 2448236i bk13: 180a 2447968i bk14: 180a 2448153i bk15: 188a 2448065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00304018
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449199 n_nop=2445761 n_act=282 n_pre=266 n_req=868 n_rd=2696 n_write=194 bw_util=0.00236
n_activity=16490 dram_eff=0.3505
bk0: 136a 2448405i bk1: 152a 2448194i bk2: 132a 2448476i bk3: 132a 2448320i bk4: 192a 2448145i bk5: 200a 2447903i bk6: 192a 2447856i bk7: 168a 2447988i bk8: 160a 2447969i bk9: 176a 2448013i bk10: 196a 2447865i bk11: 160a 2447983i bk12: 160a 2448252i bk13: 176a 2447893i bk14: 180a 2448112i bk15: 184a 2448040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00366895
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449199 n_nop=2445668 n_act=299 n_pre=283 n_req=882 n_rd=2756 n_write=193 bw_util=0.002408
n_activity=17068 dram_eff=0.3456
bk0: 136a 2448580i bk1: 140a 2448334i bk2: 140a 2448448i bk3: 144a 2448203i bk4: 208a 2447782i bk5: 188a 2448024i bk6: 216a 2447576i bk7: 200a 2447618i bk8: 168a 2447921i bk9: 160a 2447785i bk10: 184a 2447800i bk11: 192a 2447742i bk12: 152a 2448015i bk13: 148a 2448084i bk14: 208a 2448004i bk15: 172a 2448074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00367345
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449199 n_nop=2445724 n_act=277 n_pre=261 n_req=885 n_rd=2736 n_write=201 bw_util=0.002398
n_activity=16340 dram_eff=0.3595
bk0: 168a 2448224i bk1: 124a 2448333i bk2: 124a 2448503i bk3: 152a 2448167i bk4: 196a 2447930i bk5: 180a 2447974i bk6: 196a 2447812i bk7: 192a 2447736i bk8: 152a 2448186i bk9: 188a 2447900i bk10: 172a 2447902i bk11: 184a 2447852i bk12: 180a 2447906i bk13: 164a 2448113i bk14: 176a 2448135i bk15: 188a 2448060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00342847
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449199 n_nop=2445534 n_act=318 n_pre=302 n_req=912 n_rd=2844 n_write=201 bw_util=0.002487
n_activity=18032 dram_eff=0.3377
bk0: 132a 2448448i bk1: 152a 2448130i bk2: 120a 2448469i bk3: 152a 2448237i bk4: 208a 2447808i bk5: 208a 2447811i bk6: 228a 2447630i bk7: 184a 2447787i bk8: 204a 2447996i bk9: 216a 2447698i bk10: 172a 2447719i bk11: 172a 2447609i bk12: 168a 2447901i bk13: 156a 2448102i bk14: 192a 2448148i bk15: 180a 2448026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0042765
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449199 n_nop=2445636 n_act=294 n_pre=278 n_req=894 n_rd=2796 n_write=195 bw_util=0.002442
n_activity=16864 dram_eff=0.3547
bk0: 144a 2448560i bk1: 160a 2448088i bk2: 136a 2448414i bk3: 116a 2448418i bk4: 212a 2447722i bk5: 208a 2447850i bk6: 188a 2447725i bk7: 196a 2447579i bk8: 172a 2447848i bk9: 156a 2448010i bk10: 188a 2447814i bk11: 196a 2448012i bk12: 164a 2448139i bk13: 172a 2448027i bk14: 188a 2448211i bk15: 200a 2447915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00435244
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449199 n_nop=2445689 n_act=286 n_pre=270 n_req=887 n_rd=2756 n_write=198 bw_util=0.002412
n_activity=16292 dram_eff=0.3626
bk0: 152a 2448278i bk1: 148a 2448309i bk2: 140a 2448326i bk3: 124a 2448304i bk4: 212a 2447785i bk5: 176a 2448047i bk6: 208a 2447941i bk7: 208a 2447788i bk8: 180a 2447950i bk9: 168a 2447832i bk10: 204a 2447786i bk11: 160a 2447881i bk12: 148a 2448199i bk13: 156a 2448229i bk14: 192a 2448055i bk15: 180a 2448072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00337906
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449199 n_nop=2445777 n_act=277 n_pre=261 n_req=874 n_rd=2680 n_write=204 bw_util=0.002355
n_activity=16675 dram_eff=0.3459
bk0: 124a 2448533i bk1: 140a 2448316i bk2: 144a 2448357i bk3: 152a 2448191i bk4: 204a 2447954i bk5: 208a 2447863i bk6: 168a 2448053i bk7: 172a 2447913i bk8: 180a 2447969i bk9: 140a 2448173i bk10: 144a 2448123i bk11: 160a 2448163i bk12: 192a 2447983i bk13: 192a 2447818i bk14: 184a 2448162i bk15: 176a 2448089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00412339
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2449199 n_nop=2445850 n_act=272 n_pre=256 n_req=850 n_rd=2628 n_write=193 bw_util=0.002304
n_activity=15739 dram_eff=0.3585
bk0: 108a 2448652i bk1: 120a 2448536i bk2: 124a 2448579i bk3: 156a 2448347i bk4: 212a 2447939i bk5: 200a 2448098i bk6: 176a 2448006i bk7: 188a 2447807i bk8: 140a 2448240i bk9: 176a 2448167i bk10: 168a 2447977i bk11: 188a 2447885i bk12: 156a 2447949i bk13: 188a 2448071i bk14: 156a 2448289i bk15: 172a 2448094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00275478

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5447, Miss = 360, Miss_rate = 0.066, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[3]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 5314, Miss = 350, Miss_rate = 0.066, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[7]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 5293, Miss = 353, Miss_rate = 0.067, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 5289, Miss = 336, Miss_rate = 0.064, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 5402, Miss = 341, Miss_rate = 0.063, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 5242, Miss = 343, Miss_rate = 0.065, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 5348, Miss = 356, Miss_rate = 0.067, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[13]: Access = 5322, Miss = 355, Miss_rate = 0.067, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 5166, Miss = 348, Miss_rate = 0.067, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[15]: Access = 5519, Miss = 351, Miss_rate = 0.064, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 7013, Miss = 359, Miss_rate = 0.051, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[17]: Access = 5140, Miss = 330, Miss_rate = 0.064, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[18]: Access = 5291, Miss = 335, Miss_rate = 0.063, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[19]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 4792, Miss = 310, Miss_rate = 0.065, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3297
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3037
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57808
	minimum = 6
	maximum = 69
Network latency average = 8.31675
	minimum = 6
	maximum = 67
Slowest packet = 94096
Flit latency average = 7.82802
	minimum = 6
	maximum = 66
Slowest flit = 178854
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00230894
	minimum = 0.00140535 (at node 10)
	maximum = 0.00292389 (at node 17)
Accepted packet rate average = 0.00230894
	minimum = 0.00140535 (at node 10)
	maximum = 0.00292389 (at node 17)
Injected flit rate average = 0.00362882
	minimum = 0.0017949 (at node 10)
	maximum = 0.00518038 (at node 43)
Accepted flit rate average= 0.00362882
	minimum = 0.00254315 (at node 10)
	maximum = 0.00553907 (at node 17)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2259 (9 samples)
	minimum = 6 (9 samples)
	maximum = 141.778 (9 samples)
Network latency average = 13.7287 (9 samples)
	minimum = 6 (9 samples)
	maximum = 98.3333 (9 samples)
Flit latency average = 14.1038 (9 samples)
	minimum = 6 (9 samples)
	maximum = 97.5556 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0120831 (9 samples)
	minimum = 0.00861567 (9 samples)
	maximum = 0.0281083 (9 samples)
Accepted packet rate average = 0.0120831 (9 samples)
	minimum = 0.00861567 (9 samples)
	maximum = 0.0281083 (9 samples)
Injected flit rate average = 0.0182436 (9 samples)
	minimum = 0.00978711 (9 samples)
	maximum = 0.0425948 (9 samples)
Accepted flit rate average = 0.0182436 (9 samples)
	minimum = 0.0135883 (9 samples)
	maximum = 0.0471112 (9 samples)
Injected packet size average = 1.50984 (9 samples)
Accepted packet size average = 1.50984 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 26 sec (2006 sec)
gpgpu_simulation_rate = 5510 (inst/sec)
gpgpu_simulation_rate = 1665 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 37244
gpu_sim_insn = 1211812
gpu_ipc =      32.5371
gpu_tot_sim_cycle = 3600580
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.4067
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 230
gpu_stall_icnt2sh    = 8692
partiton_reqs_in_parallel = 819368
partiton_reqs_in_parallel_total    = 29018034
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.2868
partiton_reqs_in_parallel_util = 819368
partiton_reqs_in_parallel_util_total    = 29018034
gpu_sim_cycle_parition_util = 37244
gpu_tot_sim_cycle_parition_util    = 1319012
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =      25.8770 GB/Sec
L2_BW_total  =       3.3765 GB/Sec
gpu_total_sim_rate=5922

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373075
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
509, 349, 574, 534, 441, 546, 363, 349, 835, 612, 364, 560, 624, 665, 546, 546, 294, 512, 294, 490, 294, 531, 528, 542, 279, 294, 517, 439, 279, 412, 465, 396, 547, 420, 235, 250, 536, 588, 250, 590, 499, 489, 368, 265, 250, 513, 457, 250, 250, 443, 472, 498, 235, 435, 747, 250, 499, 372, 394, 235, 421, 483, 469, 250, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 123072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 116994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1192
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:205117	W0_Idle:8189069	W0_Scoreboard:39466221	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 157 
maxdqlatency = 0 
maxmflatency = 400959 
averagemflatency = 4265 
max_icnt2mem_latency = 400718 
max_icnt2sh_latency = 3600579 
mrq_lat_table:7407 	147 	252 	946 	439 	353 	181 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112953 	7811 	16 	62 	710 	642 	1944 	1350 	610 	684 	488 	826 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	96550 	4264 	1563 	1410 	14644 	2461 	50 	6 	64 	704 	642 	1943 	1350 	610 	684 	488 	826 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	75256 	8548 	2746 	131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5238 	36024 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1489 	25 	1 	11 	18 	56 	88 	96 	87 	46 	26 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        15        16        16        20        14        22        16        10        16        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        22        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        18        13        14        21        16        16        22        18        16        16 
dram[3]:        16        16        16        17         9        10        10        15        10        18        18        18        12        10        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12         8        14        14        15 
dram[5]:        16        17        17        17        12        17         8        10        16        14        13        17        18        16        16        12 
dram[6]:        17        16        16        16        13        13        17        10        16        19        10        14        10        14        15        16 
dram[7]:        16        16        17        16        11         8        15        12        14        19        12        14        22        10        16        15 
dram[8]:        16        16        16        16        13        12        14        10        12        14        14        17        10        14        15        16 
dram[9]:        16        16        16        16        15         6        15        12        16        21        16        18        21        12        15        16 
dram[10]:        16        16        16        16        10         8        17        12        16        14        17        15        11        14        16        15 
maximum service time to same row:
dram[0]:    145880    125041    206595    182353    513486    389415    236392    181174    471502    174533    418068    304888    241091    238359    435038     80758 
dram[1]:    268140    160781    238578    155401    200588    455873    190163    192581    231813    218780    299584    278740    216212    243426    173353    531421 
dram[2]:    140113    122435    177140    201263    328233    242831    187558    259595    181845    166719    279283    196585    272991    165515    323017    323020 
dram[3]:    247001    117221    101056    130250    296402    320417    315204    346466    229246    134894    268327    255301    216215    208107    272111    323022 
dram[4]:    135460     97320    224031    166913    511871    515201    182349    301163    264961    147609    252691    258792    242183    303159    257116    433738 
dram[5]:    164118    117223    195373    197170    621378    174810    434589    309467    270922    255293    302187    445454    244869    305105    250668     70491 
dram[6]:    101594    164111    178199    143273    457085    565383    184955    163622    218130    121586    141464    290645    170105    189250    242262    328716 
dram[7]:    184070    101594    188728    195886    291761    290190    429822    261810    267737    149573    221425    122657    203187    257896    132857     27398 
dram[8]:    237884    143276    217997    203190    323015    566670    413016    183529    274731    406378    232125    319209    231270    234451    253731    166714 
dram[9]:    158907    132855    137478    239838    296972    558156    302177    188017    519817    226635    255287    278739    138063    244616     95587    208395 
dram[10]:    224031    104459    217956    164113    448064    569607    257897    261976    400275    299575    268322    224037    166717    239354    208405    268315 
average row accesses per activate:
dram[0]:  3.166667  3.230769  3.888889  3.222222  4.000000  3.047619  3.000000  3.588235  2.950000  2.913043  4.357143  3.294118  3.100000  3.100000  3.526316  3.277778 
dram[1]:  2.750000  4.000000  2.923077  3.000000  2.370370  2.913043  2.863636  3.157895  3.136364  3.095238  3.764706  3.312500  3.666667  3.052632  3.047619  4.000000 
dram[2]:  3.333333  3.363636  2.642857  2.857143  3.227273  2.923077  2.708333  3.090909  3.052632  3.500000  3.142857  2.608696  3.875000  2.772727  4.133333  3.333333 
dram[3]:  2.833333  2.375000  2.538461  2.615385  3.095238  2.869565  2.666667  2.950000  2.714286  3.750000  3.421053  4.000000  4.307693  2.666667  3.625000  3.470588 
dram[4]:  3.400000  2.500000  3.000000  2.769231  3.238095  3.937500  2.800000  2.538461  2.681818  2.850000  3.315789  3.368421  2.291667  2.700000  3.421053  3.000000 
dram[5]:  3.000000  2.909091  3.200000  3.000000  3.611111  3.588235  2.640000  2.708333  3.375000  3.500000  2.857143  3.200000  2.954545  3.529412  3.562500  4.000000 
dram[6]:  3.400000  2.235294  2.142857  3.166667  2.760000  3.000000  2.551724  2.600000  3.578947  3.227273  2.400000  2.400000  2.952381  2.947368  3.750000  3.625000 
dram[7]:  4.500000  2.222222  3.181818  3.625000  2.500000  2.833333  2.666667  2.357143  2.950000  4.000000  3.000000  3.095238  3.470588  3.157895  3.588235  3.937500 
dram[8]:  2.714286  4.111111  2.692308  2.818182  2.413793  2.857143  3.450000  2.833333  3.050000  3.411765  3.045455  3.800000  3.210526  3.733333  3.388889  3.052632 
dram[9]:  2.583333  2.500000  3.000000  3.166667  3.285714  2.800000  3.105263  2.681818  3.150000  4.153846  2.894737  3.055556  3.611111  3.350000  3.529412  3.866667 
dram[10]:  3.375000  3.333333  3.444444  3.250000  2.760000  3.400000  3.210526  2.333333  4.000000  3.750000  3.277778  2.826087  2.434783  2.952381  4.000000  3.500000 
average row locality = 9727/3147 = 3.090880
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        42        35        29        53        47        50        45        43        51        43        40        45        42        53        45 
dram[1]:        33        28        37        33        48        50        47        43        52        49        45        37        39        42        51        43 
dram[2]:        30        37        37        40        55        60        47        51        42        39        48        44        46        45        45        47 
dram[3]:        34        38        33        33        48        50        48        42        40        44        49        40        40        44        45        46 
dram[4]:        34        35        35        36        52        47        54        50        42        40        46        48        38        37        52        43 
dram[5]:        42        31        31        38        49        45        49        48        38        47        43        46        45        41        44        47 
dram[6]:        33        38        30        38        52        52        57        46        51        54        43        43        42        39        48        45 
dram[7]:        36        40        34        29        53        52        47        49        43        39        47        49        41        43        47        50 
dram[8]:        38        37        35        31        53        44        52        52        45        42        51        40        37        39        48        45 
dram[9]:        31        35        36        38        51        52        42        43        45        35        36        40        48        48        46        44 
dram[10]:        27        30        31        39        53        50        44        47        35        44        42        47        39        47        39        43 
total reads: 7564
bank skew: 60/27 = 2.22
chip skew: 713/657 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        15        17        16        16        16        16        18        16        17        20        14        14 
dram[1]:         0         0         1         0        16        17        16        17        17        16        19        16        16        16        13        13 
dram[2]:         0         0         0         0        16        16        18        17        16        17        18        16        16        16        17        13 
dram[3]:         0         0         0         1        17        16        16        17        17        16        16        16        16        20        13        13 
dram[4]:         0         0         1         0        16        16        16        16        17        17        17        16        17        17        13        14 
dram[5]:         0         1         1         1        16        16        17        17        16        16        17        18        20        19        13        13 
dram[6]:         1         0         0         0        17        17        17        19        17        17        17        17        20        17        12        13 
dram[7]:         0         0         1         0        17        16        17        17        16        17        16        16        18        17        14        13 
dram[8]:         0         0         0         0        17        16        17        16        16        16        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        18        17        16        18        19        19        15        17        19        14        14 
dram[10]:         0         0         0         0        16        18        17        16        17        16        17        18        17        15        13        13 
total reads: 2163
min_bank_accesses = 0!
chip skew: 204/193 = 1.06
average mf latency per bank:
dram[0]:     211990    194025     76199     21555     25184     15674     33419     30982     30865     54070     38868     32344     83061     71478     38000     47856
dram[1]:     227992    280588     61570     41635     23909     15882     19223     21139     60516     58678     42187     55681     47266     67313     53929     35617
dram[2]:     243122    250586     49956     66186     29160     38007     25981     43987     24635     29787     30733     44700     40545     78403     64575     55882
dram[3]:     212288    194659     58837     38223     27925     14247     18198     19250     57886     45238     38306     26915     72655     84060     62468     53664
dram[4]:     225079    218011     49332     30085     18804     17351     23011     30286     15259     49960     67477     50033     49885     54569     55110     41115
dram[5]:     193356    221914     39113     34334     22399     22322     20247     31064     55413     39829     34459     61266     71764    103455     56447     39343
dram[6]:     238924    203693     47158     41354     25932     12792     32046     25656     36051     52999     40873     37566     96941     45021     76327     65642
dram[7]:     221864    232726     81866     25909     17208     22006     18729     34078     19624     38156     56864     34701     80441     61052     54579     33983
dram[8]:     158644    196059     28433     24612     17738     14449     47629     38700     33898     28714     47614     34574     31912     68289     39166     58294
dram[9]:     248781    221921     35078     38699      9534     16959     49099     33426     33554     25739     43140     44702    110445    110972     39186     54207
dram[10]:     268318    228353     41258     62988      9273     16617     22188     28914     49013     63739     23896     59189     62344     75894     57313     45587
maximum mf latency per bank:
dram[0]:     391684    391677    327777    249448    288850    275678    283327    395790    158445    393166    358357    366155    387925    393167    223542    381613
dram[1]:     391661    391648    330196    327772    351042    228810    400956    244334    393155    393156    366121    366122    360980    385279    381638    122501
dram[2]:     391437    391435    390535    387937    293830    325177    400957    309394    299157    390551    304209    333003    356453    387928    356432    356432
dram[3]:     391421    391401    343073    390545    275375    241783    280751    244360    390552    390554    333000    259927    371260    395764    356428    301611
dram[4]:     390661    390648    330217    265145    241832    325170    299006    288725    171379    393171    358359    358359    395769    360357    356427    301420
dram[5]:     390638    390627    387939    283521    325159    325161    161072    363582    390573    390579    215727    373859    382821    395758    345849    345837
dram[6]:     389575    389568    254771    387952    325171    241761    398359    400958    325181    393286    373913    291213    395748    382706    356426    356426
dram[7]:     389551    389540    390524    197526    273001    335433    163683    363581    275581    249627    358355    304234    378914    387911    356430     54459
dram[8]:     388382    388369    249464    254658    288749    314877    400959    363522    353228    376478    373868    358379    246884    393169    301635    381546
dram[9]:     392457    392454    228760    249566    272969    288745    363538    363538    376458    390570    373863    358186    395662    395775     73089    381335
dram[10]:     392439    392420    327776    387957    117170    275681    309433    363506    353225    390581    259988    373874    393168    395760    338038    306784
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2518354 n_nop=2514827 n_act=272 n_pre=256 n_req=896 n_rd=2804 n_write=195 bw_util=0.002382
n_activity=15969 dram_eff=0.3756
bk0: 152a 2517533i bk1: 168a 2517413i bk2: 140a 2517648i bk3: 116a 2517474i bk4: 212a 2517261i bk5: 188a 2517083i bk6: 200a 2517107i bk7: 180a 2517269i bk8: 172a 2517287i bk9: 204a 2516985i bk10: 172a 2517301i bk11: 160a 2517387i bk12: 180a 2517171i bk13: 168a 2517217i bk14: 212a 2517165i bk15: 180a 2517066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00314729
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2518354 n_nop=2514911 n_act=279 n_pre=263 n_req=870 n_rd=2708 n_write=193 bw_util=0.002304
n_activity=16012 dram_eff=0.3624
bk0: 132a 2517603i bk1: 112a 2517661i bk2: 148a 2517545i bk3: 132a 2517492i bk4: 192a 2517087i bk5: 200a 2517101i bk6: 188a 2516938i bk7: 172a 2517170i bk8: 208a 2517076i bk9: 196a 2516923i bk10: 180a 2517230i bk11: 148a 2517260i bk12: 156a 2517470i bk13: 168a 2517227i bk14: 204a 2517049i bk15: 172a 2517287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00337443
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2518354 n_nop=2514738 n_act=292 n_pre=276 n_req=909 n_rd=2852 n_write=196 bw_util=0.002421
n_activity=17218 dram_eff=0.354
bk0: 120a 2517777i bk1: 148a 2517583i bk2: 148a 2517517i bk3: 160a 2517483i bk4: 220a 2517092i bk5: 240a 2516952i bk6: 188a 2517013i bk7: 204a 2517011i bk8: 168a 2517199i bk9: 156a 2517245i bk10: 192a 2517073i bk11: 176a 2517114i bk12: 184a 2517391i bk13: 180a 2517123i bk14: 180a 2517308i bk15: 188a 2517220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00295669
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2518354 n_nop=2514916 n_act=282 n_pre=266 n_req=868 n_rd=2696 n_write=194 bw_util=0.002295
n_activity=16490 dram_eff=0.3505
bk0: 136a 2517560i bk1: 152a 2517349i bk2: 132a 2517631i bk3: 132a 2517475i bk4: 192a 2517300i bk5: 200a 2517058i bk6: 192a 2517011i bk7: 168a 2517143i bk8: 160a 2517124i bk9: 176a 2517168i bk10: 196a 2517020i bk11: 160a 2517138i bk12: 160a 2517407i bk13: 176a 2517048i bk14: 180a 2517267i bk15: 184a 2517195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0035682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2518354 n_nop=2514823 n_act=299 n_pre=283 n_req=882 n_rd=2756 n_write=193 bw_util=0.002342
n_activity=17068 dram_eff=0.3456
bk0: 136a 2517735i bk1: 140a 2517489i bk2: 140a 2517603i bk3: 144a 2517358i bk4: 208a 2516937i bk5: 188a 2517179i bk6: 216a 2516731i bk7: 200a 2516773i bk8: 168a 2517076i bk9: 160a 2516940i bk10: 184a 2516955i bk11: 192a 2516897i bk12: 152a 2517170i bk13: 148a 2517239i bk14: 208a 2517159i bk15: 172a 2517229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00357257
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2518354 n_nop=2514879 n_act=277 n_pre=261 n_req=885 n_rd=2736 n_write=201 bw_util=0.002332
n_activity=16340 dram_eff=0.3595
bk0: 168a 2517379i bk1: 124a 2517488i bk2: 124a 2517658i bk3: 152a 2517322i bk4: 196a 2517085i bk5: 180a 2517129i bk6: 196a 2516967i bk7: 192a 2516891i bk8: 152a 2517341i bk9: 188a 2517055i bk10: 172a 2517057i bk11: 184a 2517007i bk12: 180a 2517061i bk13: 164a 2517268i bk14: 176a 2517290i bk15: 188a 2517215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00333432
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2518354 n_nop=2514689 n_act=318 n_pre=302 n_req=912 n_rd=2844 n_write=201 bw_util=0.002418
n_activity=18032 dram_eff=0.3377
bk0: 132a 2517603i bk1: 152a 2517285i bk2: 120a 2517624i bk3: 152a 2517392i bk4: 208a 2516963i bk5: 208a 2516966i bk6: 228a 2516785i bk7: 184a 2516942i bk8: 204a 2517151i bk9: 216a 2516853i bk10: 172a 2516874i bk11: 172a 2516764i bk12: 168a 2517056i bk13: 156a 2517257i bk14: 192a 2517303i bk15: 180a 2517181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00415907
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2518354 n_nop=2514791 n_act=294 n_pre=278 n_req=894 n_rd=2796 n_write=195 bw_util=0.002375
n_activity=16864 dram_eff=0.3547
bk0: 144a 2517715i bk1: 160a 2517243i bk2: 136a 2517569i bk3: 116a 2517573i bk4: 212a 2516877i bk5: 208a 2517005i bk6: 188a 2516880i bk7: 196a 2516734i bk8: 172a 2517003i bk9: 156a 2517165i bk10: 188a 2516969i bk11: 196a 2517167i bk12: 164a 2517294i bk13: 172a 2517182i bk14: 188a 2517366i bk15: 200a 2517070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00423292
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2518354 n_nop=2514844 n_act=286 n_pre=270 n_req=887 n_rd=2756 n_write=198 bw_util=0.002346
n_activity=16292 dram_eff=0.3626
bk0: 152a 2517433i bk1: 148a 2517464i bk2: 140a 2517481i bk3: 124a 2517459i bk4: 212a 2516940i bk5: 176a 2517202i bk6: 208a 2517096i bk7: 208a 2516943i bk8: 180a 2517105i bk9: 168a 2516987i bk10: 204a 2516941i bk11: 160a 2517036i bk12: 148a 2517354i bk13: 156a 2517384i bk14: 192a 2517210i bk15: 180a 2517227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00328627
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2518354 n_nop=2514932 n_act=277 n_pre=261 n_req=874 n_rd=2680 n_write=204 bw_util=0.00229
n_activity=16675 dram_eff=0.3459
bk0: 124a 2517688i bk1: 140a 2517471i bk2: 144a 2517512i bk3: 152a 2517346i bk4: 204a 2517109i bk5: 208a 2517018i bk6: 168a 2517208i bk7: 172a 2517068i bk8: 180a 2517124i bk9: 140a 2517328i bk10: 144a 2517278i bk11: 160a 2517318i bk12: 192a 2517138i bk13: 192a 2516973i bk14: 184a 2517317i bk15: 176a 2517244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00401016
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2518354 n_nop=2515005 n_act=272 n_pre=256 n_req=850 n_rd=2628 n_write=193 bw_util=0.00224
n_activity=15739 dram_eff=0.3585
bk0: 108a 2517807i bk1: 120a 2517691i bk2: 124a 2517734i bk3: 156a 2517502i bk4: 212a 2517094i bk5: 200a 2517253i bk6: 176a 2517161i bk7: 188a 2516962i bk8: 140a 2517395i bk9: 176a 2517322i bk10: 168a 2517132i bk11: 188a 2517040i bk12: 156a 2517104i bk13: 188a 2517226i bk14: 156a 2517444i bk15: 172a 2517249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00267913

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5817, Miss = 360, Miss_rate = 0.062, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[3]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 5684, Miss = 350, Miss_rate = 0.062, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[5]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[6]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[7]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 5656, Miss = 353, Miss_rate = 0.062, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[9]: Access = 5657, Miss = 336, Miss_rate = 0.059, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 5772, Miss = 341, Miss_rate = 0.059, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 5607, Miss = 343, Miss_rate = 0.061, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[12]: Access = 5719, Miss = 356, Miss_rate = 0.062, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[13]: Access = 5694, Miss = 355, Miss_rate = 0.062, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[14]: Access = 5534, Miss = 348, Miss_rate = 0.063, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[15]: Access = 5890, Miss = 351, Miss_rate = 0.060, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[16]: Access = 9417, Miss = 359, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[17]: Access = 5511, Miss = 330, Miss_rate = 0.060, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[18]: Access = 5664, Miss = 335, Miss_rate = 0.059, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[19]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[20]: Access = 5165, Miss = 310, Miss_rate = 0.060, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[21]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 147, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3297
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78110
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3037
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.7602
	minimum = 6
	maximum = 588
Network latency average = 35.8024
	minimum = 6
	maximum = 419
Slowest packet = 238801
Flit latency average = 44.3925
	minimum = 6
	maximum = 418
Slowest flit = 370788
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00546035
	minimum = 0.00418871 (at node 6)
	maximum = 0.0322745 (at node 44)
Accepted packet rate average = 0.00546035
	minimum = 0.00418871 (at node 6)
	maximum = 0.0322745 (at node 44)
Injected flit rate average = 0.00819053
	minimum = 0.00610853 (at node 36)
	maximum = 0.0335634 (at node 44)
Accepted flit rate average= 0.00819053
	minimum = 0.00504793 (at node 6)
	maximum = 0.0632602 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7794 (10 samples)
	minimum = 6 (10 samples)
	maximum = 186.4 (10 samples)
Network latency average = 15.9361 (10 samples)
	minimum = 6 (10 samples)
	maximum = 130.4 (10 samples)
Flit latency average = 17.1327 (10 samples)
	minimum = 6 (10 samples)
	maximum = 129.6 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0114209 (10 samples)
	minimum = 0.00817297 (10 samples)
	maximum = 0.0285249 (10 samples)
Accepted packet rate average = 0.0114209 (10 samples)
	minimum = 0.00817297 (10 samples)
	maximum = 0.0285249 (10 samples)
Injected flit rate average = 0.0172383 (10 samples)
	minimum = 0.00941925 (10 samples)
	maximum = 0.0416917 (10 samples)
Accepted flit rate average = 0.0172383 (10 samples)
	minimum = 0.0127342 (10 samples)
	maximum = 0.0487261 (10 samples)
Injected packet size average = 1.50937 (10 samples)
Accepted packet size average = 1.50937 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 31 sec (2071 sec)
gpgpu_simulation_rate = 5922 (inst/sec)
gpgpu_simulation_rate = 1738 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 989316
gpu_sim_insn = 2703696
gpu_ipc =       2.7329
gpu_tot_sim_cycle = 4817118
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       3.1077
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 28423
gpu_stall_icnt2sh    = 146534
partiton_reqs_in_parallel = 21736759
partiton_reqs_in_parallel_total    = 29837402
partiton_level_parallism =      21.9715
partiton_level_parallism_total  =      10.7064
partiton_reqs_in_parallel_util = 21736759
partiton_reqs_in_parallel_util_total    = 29837402
gpu_sim_cycle_parition_util = 989230
gpu_tot_sim_cycle_parition_util    = 1356256
partiton_level_parallism_util =      21.9734
partiton_level_parallism_util_total  =      21.9887
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =      28.8221 GB/Sec
L2_BW_total  =       8.4431 GB/Sec
gpu_total_sim_rate=3420

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0085
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642003
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
818, 530, 871, 883, 723, 806, 620, 631, 1118, 894, 647, 831, 1062, 922, 842, 877, 894, 1076, 968, 1043, 875, 1058, 1155, 1032, 806, 785, 1007, 964, 1000, 969, 1005, 953, 937, 727, 517, 547, 844, 818, 394, 860, 796, 760, 716, 598, 558, 717, 791, 504, 779, 1035, 1026, 1184, 852, 962, 1419, 724, 1079, 1057, 977, 696, 1093, 1127, 922, 987, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 359641
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 352802
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1953
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:284333	W0_Idle:8373832	W0_Scoreboard:86051944	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 423 
maxdqlatency = 0 
maxmflatency = 687645 
averagemflatency = 7850 
max_icnt2mem_latency = 687395 
max_icnt2sh_latency = 4816749 
mrq_lat_table:13792 	257 	410 	1277 	710 	641 	757 	619 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	394516 	16215 	1869 	89 	741 	680 	2081 	1605 	1517 	1868 	2220 	3543 	1985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	311607 	43292 	21087 	7251 	21956 	6409 	1064 	128 	64 	735 	707 	2053 	1605 	1517 	1868 	2223 	3540 	1985 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	205951 	51404 	28234 	4003 	348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5238 	77245 	56353 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2902 	29 	4 	22 	32 	85 	168 	178 	190 	147 	59 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        15        16        16        20        14        22        16        10        16        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        22        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        18        13        14        21        16        16        22        18        16        16 
dram[3]:        16        16        16        17         9        11        10        15        10        18        18        18        12        11        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        12        14        14        15 
dram[5]:        16        17        17        17        12        17         8        10        16        14        13        17        18        16        16        12 
dram[6]:        17        16        16        16        13        13        17        10        16        19        10        14        10        14        15        16 
dram[7]:        16        16        17        16        11         8        15        12        14        19        12        14        22        10        16        15 
dram[8]:        16        16        16        16        13        12        14        10        12        14        14        17        10        14        15        16 
dram[9]:        16        16        16        16        15         8        15        12        16        21        16        18        21        12        15        16 
dram[10]:        16        16        16        16        10         8        17        12        16        14        17        15        13        14        16        15 
maximum service time to same row:
dram[0]:    145880    178575    206595    182353    513486    389415    236392    200573    471502    174533    418068    304888    241091    330827    435038    182357 
dram[1]:    268140    160781    270913    388141    347429    455873    200586    192581    231813    218780    299584    278740    216212    243426    173353    531421 
dram[2]:    140113    193608    179733    201263    328233    242831    195705    259595    182359    195376    323004    196585    317834    216580    323017    323020 
dram[3]:    247001    209150    135461    190171    309552    320417    315204    346466    242262    195376    268327    255301    216215    208107    272111    323022 
dram[4]:    196942    231854    349057    166913    511871    515201    200587    301163    264961    179744    252691    258792    242183    303159    283939    433738 
dram[5]:    260485    148472    195373    197170    621378    234462    434589    309467    270922    255293    347167    450686    244869    305105    283964    250089 
dram[6]:    104208    197096    178199    231853    457085    565383    203203    203191    218130    242277    432450    290645    177157    411585    242262    328716 
dram[7]:    214280    169330    361290    349079    291761    290190    429822    261810    267737    197973    481920    212839    203210    353384    169327    145889 
dram[8]:    237884    149386    221425    349079    352821    566670    413016    255299    274731    406378    232125    319209    302194    234451    253731    166714 
dram[9]:    174538    132855    367300    239838    296972    558156    302177    188017    519817    226635    317807    278739    299593    244616    169312    208395 
dram[10]:    224031    182340    217956    190172    448064    569607    257897    261976    400275    299575    268322    248639    242271    239354    208405    268315 
average row accesses per activate:
dram[0]:  2.700000  2.888889  2.750000  2.689655  3.250000  2.871795  2.767442  2.923077  2.860465  3.095238  3.324324  2.777778  2.510638  2.800000  3.451613  3.060606 
dram[1]:  2.352941  2.516129  2.700000  2.419355  2.738095  2.589744  2.613636  2.850000  3.000000  3.184211  2.977273  2.604651  2.775000  2.780488  2.631579  3.642857 
dram[2]:  2.468750  2.846154  2.375000  2.343750  2.861111  3.027027  2.720930  2.727273  3.222222  3.636364  2.837209  2.375000  2.894737  2.727273  3.151515  3.000000 
dram[3]:  2.312500  2.294118  2.200000  2.666667  3.181818  2.725000  2.521739  2.794872  3.228571  3.411765  3.024390  3.270270  3.000000  2.422222  3.392857  3.187500 
dram[4]:  3.391304  2.827586  2.709677  2.500000  3.228571  3.724138  2.829268  2.727273  3.125000  2.790698  2.928571  2.711111  2.658537  2.434783  3.406250  2.702703 
dram[5]:  2.531250  2.303030  2.892857  2.580645  3.171429  3.656250  2.600000  2.571429  3.052632  3.361111  2.883721  2.790698  2.543478  3.108108  3.354839  3.322581 
dram[6]:  2.633333  2.200000  2.483871  2.483871  3.055556  2.972222  2.351852  2.673913  3.025000  3.263158  2.761905  2.652174  2.790698  2.972973  3.121212  3.535714 
dram[7]:  2.814815  2.393939  2.785714  2.678571  2.923077  3.000000  2.644444  2.240000  3.485714  4.958333  2.717391  2.954545  2.795455  2.923077  3.375000  3.027778 
dram[8]:  2.517241  2.923077  2.468750  2.548387  2.674419  3.363636  2.688889  2.825000  3.102564  3.617647  2.630435  2.950000  2.760870  3.108108  3.058824  2.810811 
dram[9]:  2.612903  2.516129  2.821429  2.580645  2.871795  2.837838  3.027778  2.772727  3.210526  3.444444  2.787234  2.902439  2.674419  2.772727  3.242424  3.114286 
dram[10]:  2.678571  2.212121  2.916667  2.724138  2.800000  3.057143  2.434783  2.250000  4.500000  3.687500  2.902439  2.930233  2.697675  2.600000  2.942857  3.058824 
average row locality = 18568/6501 = 2.856176
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        78        77        78        89        95       103        98       107       114       105       109       101        92        93        87 
dram[1]:        80        78        80        75        99        84        99        97       109       105       112        96        95        97        87        89 
dram[2]:        79        74        76        75        87        96        99       103       100       103       104        98        94       104        87        89 
dram[3]:        74        78        77        79        88        93       100        92        96       100       108       105       101        89        82        89 
dram[4]:        78        82        83        80        97        92       100       104       108       103       106       106        92        95        96        86 
dram[5]:        81        75        80        79        95       100       100       109       100       105       107       102        97        96        91        90 
dram[6]:        78        77        77        77        93        90       110       104       104       107        99       105       100        93        90        86 
dram[7]:        76        79        77        75        97        98       102        95       106       102       109       114       105        97        94        96 
dram[8]:        73        76        79        79        98        95       104        97       105       107       105       101       103        98        91        91 
dram[9]:        81        78        79        80        94        87        92       106       104       105       112       103        98       103        93        95 
dram[10]:        75        73        70        79        96        89        95        92        91       102       102       108        99       101        90        91 
total reads: 16400
bank skew: 114/70 = 1.63
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        15        17        16        16        16        16        18        16        17        20        14        14 
dram[1]:         0         0         1         0        16        17        16        17        17        16        19        16        16        17        13        13 
dram[2]:         0         0         0         0        16        16        18        17        16        17        18        16        16        16        17        13 
dram[3]:         0         0         0         1        17        16        16        17        17        16        16        16        16        20        13        13 
dram[4]:         0         0         1         0        16        16        16        16        17        17        17        16        17        17        13        14 
dram[5]:         0         1         1         1        16        17        17        17        16        16        17        18        20        19        13        13 
dram[6]:         1         0         0         0        17        17        17        19        17        17        17        17        20        17        13        13 
dram[7]:         0         0         1         0        17        16        17        17        16        17        16        16        18        17        14        13 
dram[8]:         0         0         0         0        17        16        17        16        16        16        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        18        17        16        18        19        19        16        17        19        14        14 
dram[10]:         0         0         0         0        16        18        17        16        17        16        17        18        17        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 205/193 = 1.06
average mf latency per bank:
dram[0]:     341393    275589    227613    180880    105776    121322    164161    168623    263290    267726    163615    157761    152682    135040    182097    179408
dram[1]:     290857    299663    219754    189381    125704    111925    166826    148561    339417    361104    151091    144861    145333    160318    180904    205196
dram[2]:     268119    278320    167274    192755    133104    140630    163783    190556    224795    282553    118555    132324    121835    169859    184800    196139
dram[3]:     288485    294595    193802    185336    109548    107498    165873    144951    274802    283705    141514    132946    132346    150593    156117    185185
dram[4]:     246044    262633    180023    201267    117364    110075    144299    167576    243672    231783    139048    145770    125360    138094    185099    161932
dram[5]:     270074    276302    166446    183895    135544    126194    167465    166695    271549    271722    125498    127373    151125    158944    181320    146437
dram[6]:     302517    285424    199138    215097    125931     93735    170903    176130    227241    269977    105564    134756    158368    116370    180478    198837
dram[7]:     335764    271135    235038    204068    113359    120228    139071    138099    230567    266921    127573    139382    145924    121198    154685    153076
dram[8]:     288578    313758    199201    218375     98438    106248    169088    139478    215077    213880    168621    146521    120748    124813    181116    189567
dram[9]:     328830    284358    162481    247182    100076     83750    186379    161523    178230    232128    165259    141940    181647    173025    171546    178697
dram[10]:     300653    317255    187766    242624    115560    123538    128776    144393    272591    243109    145194    176652    144436    145548    166381    186970
maximum mf latency per bank:
dram[0]:     636973    636849    668704    679690    682363    682365    671447    671454    674232    674238    682306    687538    579544    685029    682023    682024
dram[1]:     636968    636970    679562    679688    682365    679688    671436    671443    674231    671654    687538    682308    664176    685033    682052    661205
dram[2]:     636383    629217    679689    677104    682346    679707    635194    668842    674232    674296    669117    687541    684909    684910    682025    682025
dram[3]:     636256    636257    679675    679688    682330    682332    671447    668842    674273    674160    687566    687542    684901    684903    639354    661227
dram[4]:     592762    636972    666159    677111    682345    682346    671318    671439    674272    674277    687542    687527    684894    684903    661878    661880
dram[5]:     592774    636951    677112    679692    682235    682362    671431    671506    671674    674093    687634    687645    684894    684903    639523    616099
dram[6]:     592592    592762    679692    677227    682356    677140    671450    671505    671602    671675    687525    687420    684894    663867    662162    662162
dram[7]:     636837    626566    679808    679675    677110    682345    671451    671377    671603    674093    682287    682306    684901    579746    615780    639420
dram[8]:     626561    636870    677106    679676    682214    682362    668800    671333    671671    674228    687539    687539    684902    574400    608387    639433
dram[9]:     636870    626574    677106    676978    682329    677140    671447    671451    671686    674239    687566    687562    684902    664095    682055    650833
dram[10]:     626603    636965    679689    679687    682344    679740    593534    671461    671687    671697    687574    687413    664453    684904    682029    682030
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4355367 n_nop=4347988 n_act=586 n_pre=570 n_req=1702 n_rd=6028 n_write=195 bw_util=0.002858
n_activity=31510 dram_eff=0.395
bk0: 324a 4352989i bk1: 312a 4352969i bk2: 308a 4353094i bk3: 312a 4352394i bk4: 356a 4352805i bk5: 380a 4352355i bk6: 412a 4352452i bk7: 392a 4352243i bk8: 428a 4352334i bk9: 456a 4352162i bk10: 420a 4352115i bk11: 436a 4351945i bk12: 404a 4352364i bk13: 368a 4352543i bk14: 372a 4352997i bk15: 348a 4352756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0105438
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4355367 n_nop=4348051 n_act=605 n_pre=589 n_req=1676 n_rd=5928 n_write=194 bw_util=0.002811
n_activity=31528 dram_eff=0.3884
bk0: 320a 4352961i bk1: 312a 4352816i bk2: 320a 4353013i bk3: 300a 4352949i bk4: 396a 4352729i bk5: 336a 4352769i bk6: 396a 4352186i bk7: 388a 4352197i bk8: 436a 4352626i bk9: 420a 4352585i bk10: 448a 4352311i bk11: 384a 4352123i bk12: 380a 4352980i bk13: 388a 4352462i bk14: 348a 4352681i bk15: 356a 4353008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00850675
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4355367 n_nop=4348133 n_act=591 n_pre=575 n_req=1664 n_rd=5872 n_write=196 bw_util=0.002786
n_activity=32022 dram_eff=0.379
bk0: 316a 4353021i bk1: 296a 4353381i bk2: 304a 4352995i bk3: 300a 4352986i bk4: 348a 4353056i bk5: 384a 4352746i bk6: 396a 4352650i bk7: 412a 4352216i bk8: 400a 4352918i bk9: 412a 4352814i bk10: 416a 4352280i bk11: 392a 4352175i bk12: 376a 4352752i bk13: 416a 4352236i bk14: 348a 4352759i bk15: 356a 4352828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00812079
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4355367 n_nop=4348225 n_act=580 n_pre=564 n_req=1645 n_rd=5804 n_write=194 bw_util=0.002754
n_activity=31847 dram_eff=0.3767
bk0: 296a 4352970i bk1: 312a 4352657i bk2: 308a 4352796i bk3: 316a 4352592i bk4: 352a 4352711i bk5: 372a 4352283i bk6: 400a 4352120i bk7: 368a 4352379i bk8: 384a 4352903i bk9: 400a 4352814i bk10: 432a 4352091i bk11: 420a 4352127i bk12: 404a 4352583i bk13: 356a 4352534i bk14: 328a 4353130i bk15: 356a 4352688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0113366
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4355367 n_nop=4347978 n_act=590 n_pre=574 n_req=1701 n_rd=6032 n_write=193 bw_util=0.002859
n_activity=32521 dram_eff=0.3828
bk0: 312a 4352838i bk1: 328a 4352193i bk2: 332a 4352308i bk3: 320a 4352110i bk4: 388a 4352323i bk5: 368a 4352804i bk6: 400a 4351962i bk7: 416a 4351613i bk8: 432a 4352266i bk9: 412a 4351748i bk10: 424a 4351884i bk11: 424a 4351719i bk12: 368a 4352501i bk13: 380a 4352353i bk14: 384a 4352714i bk15: 344a 4352694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0167543
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4355367 n_nop=4347973 n_act=590 n_pre=574 n_req=1709 n_rd=6028 n_write=202 bw_util=0.002861
n_activity=32496 dram_eff=0.3834
bk0: 324a 4352629i bk1: 300a 4352534i bk2: 320a 4352873i bk3: 316a 4352350i bk4: 380a 4352761i bk5: 400a 4352453i bk6: 400a 4351967i bk7: 436a 4352030i bk8: 400a 4352504i bk9: 420a 4352521i bk10: 428a 4351904i bk11: 408a 4351956i bk12: 388a 4352278i bk13: 384a 4352709i bk14: 364a 4352865i bk15: 360a 4352799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0101468
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4355367 n_nop=4348009 n_act=606 n_pre=590 n_req=1692 n_rd=5960 n_write=202 bw_util=0.00283
n_activity=32604 dram_eff=0.378
bk0: 312a 4352851i bk1: 308a 4352624i bk2: 308a 4352883i bk3: 308a 4352479i bk4: 372a 4352801i bk5: 360a 4352529i bk6: 440a 4351867i bk7: 416a 4351790i bk8: 416a 4352748i bk9: 428a 4352522i bk10: 396a 4352327i bk11: 420a 4351940i bk12: 400a 4352527i bk13: 372a 4352644i bk14: 360a 4353008i bk15: 344a 4353072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0122688
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4355367 n_nop=4347924 n_act=588 n_pre=572 n_req=1717 n_rd=6088 n_write=195 bw_util=0.002885
n_activity=32629 dram_eff=0.3851
bk0: 304a 4353049i bk1: 316a 4352495i bk2: 308a 4352901i bk3: 300a 4352575i bk4: 388a 4352559i bk5: 392a 4352515i bk6: 408a 4352204i bk7: 380a 4351893i bk8: 424a 4352650i bk9: 408a 4352804i bk10: 436a 4352132i bk11: 456a 4352166i bk12: 420a 4352333i bk13: 388a 4352500i bk14: 376a 4353091i bk15: 384a 4352350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0112179
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4355367 n_nop=4347993 n_act=592 n_pre=576 n_req=1700 n_rd=6008 n_write=198 bw_util=0.00285
n_activity=31929 dram_eff=0.3887
bk0: 292a 4353421i bk1: 304a 4352768i bk2: 316a 4352867i bk3: 316a 4352621i bk4: 392a 4352641i bk5: 380a 4352663i bk6: 416a 4352247i bk7: 388a 4352347i bk8: 420a 4352933i bk9: 428a 4352424i bk10: 420a 4352367i bk11: 404a 4351871i bk12: 412a 4352361i bk13: 392a 4352566i bk14: 364a 4352730i bk15: 364a 4352574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00857287
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4355367 n_nop=4347950 n_act=594 n_pre=578 n_req=1715 n_rd=6040 n_write=205 bw_util=0.002868
n_activity=32838 dram_eff=0.3804
bk0: 324a 4353059i bk1: 312a 4352943i bk2: 316a 4352781i bk3: 320a 4352422i bk4: 376a 4352546i bk5: 348a 4352559i bk6: 368a 4352526i bk7: 424a 4352062i bk8: 416a 4352325i bk9: 420a 4352416i bk10: 448a 4352088i bk11: 412a 4352093i bk12: 392a 4352466i bk13: 412a 4352370i bk14: 372a 4353040i bk15: 380a 4352734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00934433
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4355367 n_nop=4348217 n_act=580 n_pre=564 n_req=1647 n_rd=5812 n_write=194 bw_util=0.002758
n_activity=31602 dram_eff=0.3801
bk0: 300a 4353359i bk1: 292a 4352917i bk2: 280a 4353333i bk3: 316a 4352891i bk4: 384a 4352805i bk5: 356a 4352874i bk6: 380a 4352392i bk7: 368a 4352393i bk8: 364a 4352994i bk9: 408a 4352622i bk10: 408a 4352065i bk11: 432a 4351918i bk12: 396a 4352422i bk13: 404a 4352485i bk14: 360a 4352707i bk15: 364a 4352728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00951562

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19668, Miss = 756, Miss_rate = 0.038, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[1]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[4]: Access = 19271, Miss = 726, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[5]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[7]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[8]: Access = 19301, Miss = 760, Miss_rate = 0.039, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 19247, Miss = 748, Miss_rate = 0.039, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[10]: Access = 19394, Miss = 751, Miss_rate = 0.039, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[11]: Access = 19463, Miss = 756, Miss_rate = 0.039, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[12]: Access = 19382, Miss = 751, Miss_rate = 0.039, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 19259, Miss = 739, Miss_rate = 0.038, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[14]: Access = 19176, Miss = 766, Miss_rate = 0.040, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 19527, Miss = 756, Miss_rate = 0.039, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[16]: Access = 23190, Miss = 758, Miss_rate = 0.033, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[17]: Access = 19329, Miss = 744, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 19191, Miss = 753, Miss_rate = 0.039, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[19]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[20]: Access = 18764, Miss = 718, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[21]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3448
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3188
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136821
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.4865
	minimum = 6
	maximum = 816
Network latency average = 13.64
	minimum = 6
	maximum = 648
Slowest packet = 266847
Flit latency average = 12.8511
	minimum = 6
	maximum = 648
Slowest flit = 419165
Fragmentation average = 0.00724987
	minimum = 0
	maximum = 327
Injected packet rate average = 0.00608164
	minimum = 0.00437323 (at node 12)
	maximum = 0.00752996 (at node 9)
Accepted packet rate average = 0.00608164
	minimum = 0.00437323 (at node 12)
	maximum = 0.00752996 (at node 9)
Injected flit rate average = 0.0104028
	minimum = 0.00578329 (at node 12)
	maximum = 0.0151089 (at node 33)
Accepted flit rate average= 0.0104028
	minimum = 0.00899562 (at node 34)
	maximum = 0.0157786 (at node 9)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.2073 (11 samples)
	minimum = 6 (11 samples)
	maximum = 243.636 (11 samples)
Network latency average = 15.7273 (11 samples)
	minimum = 6 (11 samples)
	maximum = 177.455 (11 samples)
Flit latency average = 16.7434 (11 samples)
	minimum = 6 (11 samples)
	maximum = 176.727 (11 samples)
Fragmentation average = 0.000659079 (11 samples)
	minimum = 0 (11 samples)
	maximum = 29.7273 (11 samples)
Injected packet rate average = 0.0109355 (11 samples)
	minimum = 0.00782754 (11 samples)
	maximum = 0.0266163 (11 samples)
Accepted packet rate average = 0.0109355 (11 samples)
	minimum = 0.00782754 (11 samples)
	maximum = 0.0266163 (11 samples)
Injected flit rate average = 0.0166168 (11 samples)
	minimum = 0.00908871 (11 samples)
	maximum = 0.0392751 (11 samples)
Accepted flit rate average = 0.0166168 (11 samples)
	minimum = 0.0123944 (11 samples)
	maximum = 0.0457309 (11 samples)
Injected packet size average = 1.51954 (11 samples)
Accepted packet size average = 1.51954 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 56 sec (4376 sec)
gpgpu_simulation_rate = 3420 (inst/sec)
gpgpu_simulation_rate = 1100 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 37236
gpu_sim_insn = 1431682
gpu_ipc =      38.4489
gpu_tot_sim_cycle = 5076504
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       3.2309
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 28423
gpu_stall_icnt2sh    = 146534
partiton_reqs_in_parallel = 819192
partiton_reqs_in_parallel_total    = 51574161
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.3208
partiton_reqs_in_parallel_util = 819192
partiton_reqs_in_parallel_util_total    = 51574161
gpu_sim_cycle_parition_util = 37236
gpu_tot_sim_cycle_parition_util    = 2345486
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9889
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =      26.0659 GB/Sec
L2_BW_total  =       8.2029 GB/Sec
gpu_total_sim_rate=3696

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672723
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
854, 566, 907, 919, 759, 842, 656, 667, 1154, 930, 683, 867, 1098, 958, 878, 913, 930, 1112, 1004, 1079, 911, 1094, 1191, 1068, 842, 821, 1043, 1000, 1036, 1005, 1041, 989, 973, 763, 553, 583, 880, 854, 430, 896, 832, 796, 752, 634, 594, 753, 827, 540, 815, 1071, 1062, 1220, 888, 998, 1455, 760, 1115, 1093, 1013, 732, 1129, 1163, 958, 1023, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 424649
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 417380
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2383
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:381538	W0_Idle:9987719	W0_Scoreboard:86068418	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 423 
maxdqlatency = 0 
maxmflatency = 687645 
averagemflatency = 7738 
max_icnt2mem_latency = 687395 
max_icnt2sh_latency = 5076503 
mrq_lat_table:13792 	257 	410 	1277 	710 	641 	757 	619 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	401672 	17507 	1893 	129 	843 	898 	2478 	2416 	1717 	1868 	2220 	3543 	1985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	313963 	43768 	21248 	7846 	25270 	7947 	1075 	165 	90 	839 	921 	2457 	2411 	1715 	1868 	2223 	3540 	1985 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	207691 	51706 	28240 	4003 	348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5238 	77245 	64545 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2911 	31 	4 	22 	32 	87 	171 	186 	190 	147 	59 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        15        16        16        20        14        22        16        10        16        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        22        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        18        13        14        21        16        16        22        18        16        16 
dram[3]:        16        16        16        17         9        11        10        15        10        18        18        18        12        11        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        12        14        14        15 
dram[5]:        16        17        17        17        12        17         8        10        16        14        13        17        18        16        16        12 
dram[6]:        17        16        16        16        13        13        17        10        16        19        10        14        10        14        15        16 
dram[7]:        16        16        17        16        11         8        15        12        14        19        12        14        22        10        16        15 
dram[8]:        16        16        16        16        13        12        14        10        12        14        14        17        10        14        15        16 
dram[9]:        16        16        16        16        15         8        15        12        16        21        16        18        21        12        15        16 
dram[10]:        16        16        16        16        10         8        17        12        16        14        17        15        13        14        16        15 
maximum service time to same row:
dram[0]:    145880    178575    206595    182353    513486    389415    236392    200573    471502    174533    418068    304888    241091    330827    435038    182357 
dram[1]:    268140    160781    270913    388141    347429    455873    200586    192581    231813    218780    299584    278740    216212    243426    173353    531421 
dram[2]:    140113    193608    179733    201263    328233    242831    195705    259595    182359    195376    323004    196585    317834    216580    323017    323020 
dram[3]:    247001    209150    135461    190171    309552    320417    315204    346466    242262    195376    268327    255301    216215    208107    272111    323022 
dram[4]:    196942    231854    349057    166913    511871    515201    200587    301163    264961    179744    252691    258792    242183    303159    283939    433738 
dram[5]:    260485    148472    195373    197170    621378    234462    434589    309467    270922    255293    347167    450686    244869    305105    283964    250089 
dram[6]:    104208    197096    178199    231853    457085    565383    203203    203191    218130    242277    432450    290645    177157    411585    242262    328716 
dram[7]:    214280    169330    361290    349079    291761    290190    429822    261810    267737    197973    481920    212839    203210    353384    169327    145889 
dram[8]:    237884    149386    221425    349079    352821    566670    413016    255299    274731    406378    232125    319209    302194    234451    253731    166714 
dram[9]:    174538    132855    367300    239838    296972    558156    302177    188017    519817    226635    317807    278739    299593    244616    169312    208395 
dram[10]:    224031    182340    217956    190172    448064    569607    257897    261976    400275    299575    268322    248639    242271    239354    208405    268315 
average row accesses per activate:
dram[0]:  2.700000  2.888889  2.750000  2.689655  3.250000  2.871795  2.767442  2.923077  2.860465  3.095238  3.324324  2.777778  2.510638  2.800000  3.451613  3.060606 
dram[1]:  2.352941  2.516129  2.700000  2.419355  2.738095  2.589744  2.613636  2.850000  3.000000  3.184211  2.977273  2.604651  2.775000  2.780488  2.631579  3.642857 
dram[2]:  2.468750  2.846154  2.375000  2.343750  2.861111  3.027027  2.720930  2.727273  3.222222  3.636364  2.837209  2.375000  2.894737  2.727273  3.151515  3.000000 
dram[3]:  2.312500  2.294118  2.200000  2.666667  3.181818  2.725000  2.521739  2.794872  3.228571  3.411765  3.024390  3.270270  3.000000  2.422222  3.392857  3.187500 
dram[4]:  3.391304  2.827586  2.709677  2.500000  3.228571  3.724138  2.829268  2.727273  3.125000  2.790698  2.928571  2.711111  2.658537  2.434783  3.406250  2.702703 
dram[5]:  2.531250  2.303030  2.892857  2.580645  3.171429  3.656250  2.600000  2.571429  3.052632  3.361111  2.883721  2.790698  2.543478  3.108108  3.354839  3.322581 
dram[6]:  2.633333  2.200000  2.483871  2.483871  3.055556  2.972222  2.351852  2.673913  3.025000  3.263158  2.761905  2.652174  2.790698  2.972973  3.121212  3.535714 
dram[7]:  2.814815  2.393939  2.785714  2.678571  2.923077  3.000000  2.644444  2.240000  3.485714  4.958333  2.717391  2.954545  2.795455  2.923077  3.375000  3.027778 
dram[8]:  2.517241  2.923077  2.468750  2.548387  2.674419  3.363636  2.688889  2.825000  3.102564  3.617647  2.630435  2.950000  2.760870  3.108108  3.058824  2.810811 
dram[9]:  2.612903  2.516129  2.821429  2.580645  2.871795  2.837838  3.027778  2.772727  3.210526  3.444444  2.787234  2.902439  2.674419  2.772727  3.242424  3.114286 
dram[10]:  2.678571  2.212121  2.916667  2.724138  2.800000  3.057143  2.434783  2.250000  4.500000  3.687500  2.902439  2.930233  2.697675  2.600000  2.942857  3.058824 
average row locality = 18568/6501 = 2.856176
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        78        77        78        89        95       103        98       107       114       105       109       101        92        93        87 
dram[1]:        80        78        80        75        99        84        99        97       109       105       112        96        95        97        87        89 
dram[2]:        79        74        76        75        87        96        99       103       100       103       104        98        94       104        87        89 
dram[3]:        74        78        77        79        88        93       100        92        96       100       108       105       101        89        82        89 
dram[4]:        78        82        83        80        97        92       100       104       108       103       106       106        92        95        96        86 
dram[5]:        81        75        80        79        95       100       100       109       100       105       107       102        97        96        91        90 
dram[6]:        78        77        77        77        93        90       110       104       104       107        99       105       100        93        90        86 
dram[7]:        76        79        77        75        97        98       102        95       106       102       109       114       105        97        94        96 
dram[8]:        73        76        79        79        98        95       104        97       105       107       105       101       103        98        91        91 
dram[9]:        81        78        79        80        94        87        92       106       104       105       112       103        98       103        93        95 
dram[10]:        75        73        70        79        96        89        95        92        91       102       102       108        99       101        90        91 
total reads: 16400
bank skew: 114/70 = 1.63
chip skew: 1522/1451 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0        15        17        16        16        16        16        18        16        17        20        14        14 
dram[1]:         0         0         1         0        16        17        16        17        17        16        19        16        16        17        13        13 
dram[2]:         0         0         0         0        16        16        18        17        16        17        18        16        16        16        17        13 
dram[3]:         0         0         0         1        17        16        16        17        17        16        16        16        16        20        13        13 
dram[4]:         0         0         1         0        16        16        16        16        17        17        17        16        17        17        13        14 
dram[5]:         0         1         1         1        16        17        17        17        16        16        17        18        20        19        13        13 
dram[6]:         1         0         0         0        17        17        17        19        17        17        17        17        20        17        13        13 
dram[7]:         0         0         1         0        17        16        17        17        16        17        16        16        18        17        14        13 
dram[8]:         0         0         0         0        17        16        17        16        16        16        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        18        17        16        18        19        19        16        17        19        14        14 
dram[10]:         0         0         0         0        16        18        17        16        17        16        17        18        17        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 205/193 = 1.06
average mf latency per bank:
dram[0]:     349719    284207    227911    181175    105924    121468    164208    168675    263290    267726    163615    157761    152682    135040    189747    187385
dram[1]:     299311    308295    220032    189684    125829    112063    166876    148610    339417    361104    151091    144861    145333    160318    189571    213601
dram[2]:     276637    287394    167571    193057    133242    140756    163831    190603    224795    282553    118555    132324    121835    169859    192550    203900
dram[3]:     297568    303209    194093    185621    109689    107626    165917    144998    274802    283705    141514    132946    132346    150593    164420    192806
dram[4]:     254091    270294    180292    201554    117489    110206    144338    167618    243672    231783    139048    145770    125360    138094    192761    170165
dram[5]:     278091    284831    166747    184185    135673    126315    167505    166734    271549    271722    125498    127373    151125    158944    189862    154945
dram[6]:     310704    293832    199430    215389    126063     93866    170941    176169    227241    269977    105564    134756    158368    116370    188985    207564
dram[7]:     344341    279323    235326    204370    113486    120350    139111    138144    230567    266921    127573    139382    145924    121198    163496    161681
dram[8]:     297489    322311    199526    218689     98595    106397    169135    139528    215077    213880    168621    146521    124504    124813    190675    199037
dram[9]:     335693    291475    162774    247462    100203     83885    186424    161562    178230    232128    165259    141940    181647    173025    180653    187524
dram[10]:     308485    325279    188087    242905    115684    123674    128820    144438    272591    243109    145194    176652    144436    145548    175510    195884
maximum mf latency per bank:
dram[0]:     636973    636849    668704    679690    682363    682365    671447    671454    674232    674238    682306    687538    579544    685029    682023    682024
dram[1]:     636968    636970    679562    679688    682365    679688    671436    671443    674231    671654    687538    682308    664176    685033    682052    661205
dram[2]:     636383    629217    679689    677104    682346    679707    635194    668842    674232    674296    669117    687541    684909    684910    682025    682025
dram[3]:     636256    636257    679675    679688    682330    682332    671447    668842    674273    674160    687566    687542    684901    684903    639354    661227
dram[4]:     592762    636972    666159    677111    682345    682346    671318    671439    674272    674277    687542    687527    684894    684903    661878    661880
dram[5]:     592774    636951    677112    679692    682235    682362    671431    671506    671674    674093    687634    687645    684894    684903    639523    616099
dram[6]:     592592    592762    679692    677227    682356    677140    671450    671505    671602    671675    687525    687420    684894    663867    662162    662162
dram[7]:     636837    626566    679808    679675    677110    682345    671451    671377    671603    674093    682287    682306    684901    579746    615780    639420
dram[8]:     626561    636870    677106    679676    682214    682362    668800    671333    671671    674228    687539    687539    684902    574400    608387    639433
dram[9]:     636870    626574    677106    676978    682329    677140    671447    671451    671686    674239    687566    687562    684902    664095    682055    650833
dram[10]:     626603    636965    679689    679687    682344    679740    593534    671461    671687    671697    687574    687413    664453    684904    682029    682030
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4424507 n_nop=4417128 n_act=586 n_pre=570 n_req=1702 n_rd=6028 n_write=195 bw_util=0.002813
n_activity=31510 dram_eff=0.395
bk0: 324a 4422129i bk1: 312a 4422109i bk2: 308a 4422234i bk3: 312a 4421534i bk4: 356a 4421945i bk5: 380a 4421495i bk6: 412a 4421592i bk7: 392a 4421383i bk8: 428a 4421474i bk9: 456a 4421302i bk10: 420a 4421255i bk11: 436a 4421085i bk12: 404a 4421504i bk13: 368a 4421683i bk14: 372a 4422137i bk15: 348a 4421896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.010379
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4424507 n_nop=4417191 n_act=605 n_pre=589 n_req=1676 n_rd=5928 n_write=194 bw_util=0.002767
n_activity=31528 dram_eff=0.3884
bk0: 320a 4422101i bk1: 312a 4421956i bk2: 320a 4422153i bk3: 300a 4422089i bk4: 396a 4421869i bk5: 336a 4421909i bk6: 396a 4421326i bk7: 388a 4421337i bk8: 436a 4421766i bk9: 420a 4421725i bk10: 448a 4421451i bk11: 384a 4421263i bk12: 380a 4422120i bk13: 388a 4421602i bk14: 348a 4421821i bk15: 356a 4422148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00837381
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4424507 n_nop=4417273 n_act=591 n_pre=575 n_req=1664 n_rd=5872 n_write=196 bw_util=0.002743
n_activity=32022 dram_eff=0.379
bk0: 316a 4422161i bk1: 296a 4422521i bk2: 304a 4422135i bk3: 300a 4422126i bk4: 348a 4422196i bk5: 384a 4421886i bk6: 396a 4421790i bk7: 412a 4421356i bk8: 400a 4422058i bk9: 412a 4421954i bk10: 416a 4421420i bk11: 392a 4421315i bk12: 376a 4421892i bk13: 416a 4421376i bk14: 348a 4421899i bk15: 356a 4421968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00799389
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4424507 n_nop=4417365 n_act=580 n_pre=564 n_req=1645 n_rd=5804 n_write=194 bw_util=0.002711
n_activity=31847 dram_eff=0.3767
bk0: 296a 4422110i bk1: 312a 4421797i bk2: 308a 4421936i bk3: 316a 4421732i bk4: 352a 4421851i bk5: 372a 4421423i bk6: 400a 4421260i bk7: 368a 4421519i bk8: 384a 4422043i bk9: 400a 4421954i bk10: 432a 4421231i bk11: 420a 4421267i bk12: 404a 4421723i bk13: 356a 4421674i bk14: 328a 4422270i bk15: 356a 4421828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0111594
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4424507 n_nop=4417118 n_act=590 n_pre=574 n_req=1701 n_rd=6032 n_write=193 bw_util=0.002814
n_activity=32521 dram_eff=0.3828
bk0: 312a 4421978i bk1: 328a 4421333i bk2: 332a 4421448i bk3: 320a 4421250i bk4: 388a 4421463i bk5: 368a 4421944i bk6: 400a 4421102i bk7: 416a 4420753i bk8: 432a 4421406i bk9: 412a 4420888i bk10: 424a 4421024i bk11: 424a 4420859i bk12: 368a 4421641i bk13: 380a 4421493i bk14: 384a 4421854i bk15: 344a 4421834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0164925
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4424507 n_nop=4417113 n_act=590 n_pre=574 n_req=1709 n_rd=6028 n_write=202 bw_util=0.002816
n_activity=32496 dram_eff=0.3834
bk0: 324a 4421769i bk1: 300a 4421674i bk2: 320a 4422013i bk3: 316a 4421490i bk4: 380a 4421901i bk5: 400a 4421593i bk6: 400a 4421107i bk7: 436a 4421170i bk8: 400a 4421644i bk9: 420a 4421661i bk10: 428a 4421044i bk11: 408a 4421096i bk12: 388a 4421418i bk13: 384a 4421849i bk14: 364a 4422005i bk15: 360a 4421939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00998823
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4424507 n_nop=4417149 n_act=606 n_pre=590 n_req=1692 n_rd=5960 n_write=202 bw_util=0.002785
n_activity=32604 dram_eff=0.378
bk0: 312a 4421991i bk1: 308a 4421764i bk2: 308a 4422023i bk3: 308a 4421619i bk4: 372a 4421941i bk5: 360a 4421669i bk6: 440a 4421007i bk7: 416a 4420930i bk8: 416a 4421888i bk9: 428a 4421662i bk10: 396a 4421467i bk11: 420a 4421080i bk12: 400a 4421667i bk13: 372a 4421784i bk14: 360a 4422148i bk15: 344a 4422212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0120771
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4424507 n_nop=4417064 n_act=588 n_pre=572 n_req=1717 n_rd=6088 n_write=195 bw_util=0.00284
n_activity=32629 dram_eff=0.3851
bk0: 304a 4422189i bk1: 316a 4421635i bk2: 308a 4422041i bk3: 300a 4421715i bk4: 388a 4421699i bk5: 392a 4421655i bk6: 408a 4421344i bk7: 380a 4421033i bk8: 424a 4421790i bk9: 408a 4421944i bk10: 436a 4421272i bk11: 456a 4421306i bk12: 420a 4421473i bk13: 388a 4421640i bk14: 376a 4422231i bk15: 384a 4421490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0110426
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4424507 n_nop=4417133 n_act=592 n_pre=576 n_req=1700 n_rd=6008 n_write=198 bw_util=0.002805
n_activity=31929 dram_eff=0.3887
bk0: 292a 4422561i bk1: 304a 4421908i bk2: 316a 4422007i bk3: 316a 4421761i bk4: 392a 4421781i bk5: 380a 4421803i bk6: 416a 4421387i bk7: 388a 4421487i bk8: 420a 4422073i bk9: 428a 4421564i bk10: 420a 4421507i bk11: 404a 4421011i bk12: 412a 4421501i bk13: 392a 4421706i bk14: 364a 4421870i bk15: 364a 4421714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00843891
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4424507 n_nop=4417090 n_act=594 n_pre=578 n_req=1715 n_rd=6040 n_write=205 bw_util=0.002823
n_activity=32838 dram_eff=0.3804
bk0: 324a 4422199i bk1: 312a 4422083i bk2: 316a 4421921i bk3: 320a 4421562i bk4: 376a 4421686i bk5: 348a 4421699i bk6: 368a 4421666i bk7: 424a 4421202i bk8: 416a 4421465i bk9: 420a 4421556i bk10: 448a 4421228i bk11: 412a 4421233i bk12: 392a 4421606i bk13: 412a 4421510i bk14: 372a 4422180i bk15: 380a 4421874i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00919831
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4424507 n_nop=4417357 n_act=580 n_pre=564 n_req=1647 n_rd=5812 n_write=194 bw_util=0.002715
n_activity=31602 dram_eff=0.3801
bk0: 300a 4422499i bk1: 292a 4422057i bk2: 280a 4422473i bk3: 316a 4422031i bk4: 384a 4421945i bk5: 356a 4422014i bk6: 380a 4421532i bk7: 368a 4421533i bk8: 364a 4422134i bk9: 408a 4421762i bk10: 408a 4421205i bk11: 432a 4421058i bk12: 396a 4421562i bk13: 404a 4421625i bk14: 360a 4421847i bk15: 364a 4421868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00936692

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20040, Miss = 756, Miss_rate = 0.038, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[1]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[2]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[3]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[4]: Access = 19643, Miss = 726, Miss_rate = 0.037, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[5]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[6]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[7]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[8]: Access = 19669, Miss = 760, Miss_rate = 0.039, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[9]: Access = 19615, Miss = 748, Miss_rate = 0.038, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[10]: Access = 19766, Miss = 751, Miss_rate = 0.038, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[11]: Access = 19835, Miss = 756, Miss_rate = 0.038, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[12]: Access = 19754, Miss = 751, Miss_rate = 0.038, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[13]: Access = 19631, Miss = 739, Miss_rate = 0.038, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[14]: Access = 19548, Miss = 766, Miss_rate = 0.039, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[15]: Access = 19899, Miss = 756, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[16]: Access = 25614, Miss = 758, Miss_rate = 0.030, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[17]: Access = 19705, Miss = 744, Miss_rate = 0.038, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[18]: Access = 19567, Miss = 753, Miss_rate = 0.038, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[19]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[20]: Access = 19140, Miss = 718, Miss_rate = 0.038, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[21]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 148, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3448
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274435
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3188
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145013
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.9629
	minimum = 6
	maximum = 588
Network latency average = 35.7728
	minimum = 6
	maximum = 338
Slowest packet = 860760
Flit latency average = 44.4325
	minimum = 6
	maximum = 337
Slowest flit = 1431165
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0055002
	minimum = 0.00429703 (at node 0)
	maximum = 0.03255 (at node 44)
Accepted packet rate average = 0.0055002
	minimum = 0.00429703 (at node 0)
	maximum = 0.03255 (at node 44)
Injected flit rate average = 0.0082503
	minimum = 0.00617698 (at node 34)
	maximum = 0.0338391 (at node 44)
Accepted flit rate average= 0.0082503
	minimum = 0.00515644 (at node 0)
	maximum = 0.0638109 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.6869 (12 samples)
	minimum = 6 (12 samples)
	maximum = 272.333 (12 samples)
Network latency average = 17.3978 (12 samples)
	minimum = 6 (12 samples)
	maximum = 190.833 (12 samples)
Flit latency average = 19.0509 (12 samples)
	minimum = 6 (12 samples)
	maximum = 190.083 (12 samples)
Fragmentation average = 0.000604156 (12 samples)
	minimum = 0 (12 samples)
	maximum = 27.25 (12 samples)
Injected packet rate average = 0.0104825 (12 samples)
	minimum = 0.00753333 (12 samples)
	maximum = 0.0271107 (12 samples)
Accepted packet rate average = 0.0104825 (12 samples)
	minimum = 0.00753333 (12 samples)
	maximum = 0.0271107 (12 samples)
Injected flit rate average = 0.0159196 (12 samples)
	minimum = 0.00884607 (12 samples)
	maximum = 0.0388221 (12 samples)
Accepted flit rate average = 0.0159196 (12 samples)
	minimum = 0.0117912 (12 samples)
	maximum = 0.0472375 (12 samples)
Injected packet size average = 1.51868 (12 samples)
Accepted packet size average = 1.51868 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 57 sec (4437 sec)
gpgpu_simulation_rate = 3696 (inst/sec)
gpgpu_simulation_rate = 1144 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 868331
gpu_sim_insn = 4962251
gpu_ipc =       5.7147
gpu_tot_sim_cycle = 6172057
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       3.4614
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 210677
gpu_stall_icnt2sh    = 1116409
partiton_reqs_in_parallel = 18921028
partiton_reqs_in_parallel_total    = 52393353
partiton_level_parallism =      21.7901
partiton_level_parallism_total  =      11.5544
partiton_reqs_in_parallel_util = 18921028
partiton_reqs_in_parallel_util_total    = 52393353
gpu_sim_cycle_parition_util = 868168
gpu_tot_sim_cycle_parition_util    = 2382722
partiton_level_parallism_util =      21.7942
partiton_level_parallism_util_total  =      21.9369
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =      57.1629 GB/Sec
L2_BW_total  =      14.7890 GB/Sec
gpu_total_sim_rate=3224

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 966727
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1203, 862, 1230, 1241, 1138, 1166, 1017, 991, 1463, 1238, 984, 1116, 1384, 1293, 1220, 1225, 1272, 1575, 1279, 1402, 1212, 1467, 1569, 1353, 1153, 1093, 1326, 1258, 1348, 1339, 1355, 1353, 1277, 1028, 806, 811, 1183, 1136, 716, 1200, 1155, 1091, 1035, 950, 889, 1034, 1203, 863, 1095, 1392, 1354, 1572, 1115, 1241, 1779, 990, 1451, 1444, 1324, 1042, 1467, 1523, 1330, 1431, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 1263564
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1250160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 8518
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:994125	W0_Idle:10062190	W0_Scoreboard:126613924	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 423 
maxdqlatency = 0 
maxmflatency = 687645 
averagemflatency = 7253 
max_icnt2mem_latency = 687395 
max_icnt2sh_latency = 6171685 
mrq_lat_table:17239 	272 	436 	1338 	731 	641 	757 	619 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	851279 	76468 	3036 	1523 	1364 	1009 	2900 	3584 	2142 	2685 	5568 	7230 	4059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	612700 	99587 	95183 	42708 	42349 	33762 	3876 	1144 	1306 	1222 	1040 	2896 	3554 	2140 	2685 	5571 	7227 	4059 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	320378 	158741 	139139 	43339 	20686 	3351 	42 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5238 	77245 	194535 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4100 	69 	17 	27 	47 	112 	225 	286 	289 	208 	90 	35 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        15        16        16        20        14        22        16        10        16        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        22        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        18        13        14        21        16        16        22        18        16        16 
dram[3]:        16        16        16        17         9        11        10        15        13        18        18        18        12        11        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        12        14        14        15 
dram[5]:        16        17        17        17        12        17         8        12        16        14        13        17        18        16        16        12 
dram[6]:        17        16        16        16        13        13        17        10        16        19        10        14        10        14        15        16 
dram[7]:        16        16        17        16        11        10        15        12        14        19        12        14        22        10        16        15 
dram[8]:        16        16        16        16        13        12        14        11        12        14        14        17        10        14        15        16 
dram[9]:        16        16        16        16        15         8        15        14        16        21        16        18        21        12        15        16 
dram[10]:        16        16        16        16        11         8        17        12        16        14        17        15        13        14        16        15 
maximum service time to same row:
dram[0]:    211011    192769    419410    369904    513486    416620    398578    380329    471502    310011    418068    317796    241091    330827    435038    280841 
dram[1]:    268140    160781    270913    388141    347429    455873    393353    380354    231813    218780    299584    278740    354296    243426    187562    531421 
dram[2]:    158904    193608    408961    406361    328233    359318    380355    382967    273548    216186    323004    196585    317834    346460    323017    323020 
dram[3]:    247001    209150    448053    422033    521034    730958    315204    346466    289157    195376    268327    255301    343882    341264    272111    323022 
dram[4]:    196942    231854    408990    484516    511871    515201    299582    301163    276144    296975    252691    258792    307395    303159    291748    433738 
dram[5]:    260485    151121    427188    448048    621378    535350    434589    401173    270922    310003    347167    450686    244869    507325    283964    250089 
dram[6]:    317796    310001    427202    427239    457085    565383    398550    333435    289162    273531    432450    290645    362080    411585    242262    328716 
dram[7]:    214280    169330    427206    349079    460550    433661    429822    401168    307373    515770    481920    218815    354279    427236    286520    200575 
dram[8]:    237884    179756    448082    427228    352821    566670    413016    385528    297423    406378    232125    319209    302194    323007    278710    281341 
dram[9]:    320398    132855    367300    239838    393383    558156    315212    625192    519817    310010    325622    320429    356894    317802    174544    234447 
dram[10]:    226632    182340    218840    190172    448064    569607    268301    273526    518393    299575    268322    248639    343855    354261    208405    289139 
average row accesses per activate:
dram[0]:  2.255814  2.594594  2.341463  2.285714  2.953488  2.804348  2.666667  3.090909  2.666667  2.769231  3.173913  2.618182  2.250000  2.509091  3.100000  2.818182 
dram[1]:  2.000000  2.341463  2.487180  2.086957  2.612245  2.388889  2.647059  2.854167  2.735849  2.938776  2.826923  2.526316  2.481482  2.454545  2.346154  3.210526 
dram[2]:  2.285714  2.461539  2.285714  2.181818  2.560000  3.047619  2.760000  2.634615  2.823529  2.900000  2.607143  2.285714  2.680000  2.680000  2.680851  2.772727 
dram[3]:  2.042553  2.181818  2.042553  2.425000  3.000000  2.509804  2.490909  2.875000  2.900000  3.063830  2.938776  3.000000  2.913043  2.379310  2.837209  2.904762 
dram[4]:  3.096774  2.400000  2.552632  2.461539  2.976744  3.368421  2.740000  2.740000  2.735849  2.500000  2.959184  2.571429  2.547170  2.093750  3.153846  2.638298 
dram[5]:  2.285714  2.063830  2.852941  2.365854  2.782609  3.583333  2.603774  2.464286  2.716981  2.938776  2.788461  2.703704  2.379310  3.022222  2.860465  2.860465 
dram[6]:  2.309524  2.181818  2.341463  2.400000  3.000000  2.632653  2.300000  2.592592  2.843137  2.959184  2.636364  2.543860  2.379310  2.454545  2.595745  3.153846 
dram[7]:  2.461539  2.086957  2.621622  2.594594  2.866667  3.047619  2.555556  2.262295  3.272727  3.625000  2.716981  2.666667  2.720000  2.596154  2.928571  2.595745 
dram[8]:  2.181818  2.461539  2.461539  2.400000  2.480769  2.844445  2.653846  2.686275  3.000000  3.130435  2.482759  2.900000  2.465517  2.755102  2.772727  2.711111 
dram[9]:  2.341463  2.181818  2.742857  2.232558  2.888889  2.708333  3.066667  2.740000  2.920000  3.127660  2.722222  2.750000  2.528302  2.472727  2.733333  2.617021 
dram[10]:  2.341463  2.086957  2.400000  2.526316  2.509804  2.765957  2.509091  2.362069  3.625000  3.042553  2.900000  2.807692  2.436364  2.333333  2.541667  2.711111 
average row locality = 22138/8380 = 2.641766
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       119       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       127       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       127       128       128       117       117       109       109 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1817/1813 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        17        16        16        16        16        18        16        17        20        14        14 
dram[1]:         0         0         1         0        16        17        16        17        17        16        19        16        16        17        13        13 
dram[2]:         0         0         0         0        16        16        18        17        16        17        18        16        16        16        17        13 
dram[3]:         0         0         0         1        17        16        16        17        17        16        16        16        16        20        13        13 
dram[4]:         0         0         1         0        16        16        16        16        17        17        17        16        17        17        13        14 
dram[5]:         0         1         1         1        16        17        17        17        16        16        17        18        20        19        13        13 
dram[6]:         1         0         0         0        17        17        17        19        17        17        17        17        20        17        13        13 
dram[7]:         0         0         1         0        17        16        17        17        16        17        16        16        18        17        14        13 
dram[8]:         0         0         0         0        17        16        17        16        16        16        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        18        17        16        18        19        19        16        17        19        14        14 
dram[10]:         0         0         0         0        16        18        17        16        17        16        17        18        17        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 205/193 = 1.06
average mf latency per bank:
dram[0]:     402103    362386    331177    299635    190101    201860    345576    344937    363245    380035    330037    332931    337420    305169    339117    312814
dram[1]:     374519    383228    323970    291170    223231    194232    336643    319856    446879    447293    323821    309361    312516    324925    324510    356184
dram[2]:     355564    349878    279818    294590    211559    224230    331539    349886    328750    379447    292160    299629    297053    355745    317287    321422
dram[3]:     347123    377534    298480    292903    193330    192766    329485    311552    378597    386463    321552    305465    305316    317826    291606    336372
dram[4]:     310928    347189    286182    298859    217901    196540    314614    338001    359347    326851    324773    325326    303276    315835    327938    311543
dram[5]:     359970    355044    279835    300712    214478    214585    337274    333717    359998    375224    313810    304414    315640    328786    326944    309402
dram[6]:     385861    368778    306827    316719    213765    187765    353073    349951    341767    387835    281639    312063    322231    285008    318188    327119
dram[7]:     393230    366925    317666    301084    203953    206215    319732    298748    345722    368300    301988    323582    311395    295474    317012    317827
dram[8]:     364399    387231    292545    315772    184640    192475    347484    317813    336582    331883    349361    310732    300787    310734    307988    344525
dram[9]:     413975    372741    278760    354560    195140    175497    355872    352734    292434    342781    347585    318836    350774    348684    333531    331411
dram[10]:     359760    362863    290362    341648    191236    198725    302824    296873    346086    354440    317309    347100    318718    329457    316723    337332
maximum mf latency per bank:
dram[0]:     636973    636849    668704    679690    682363    682365    671447    671454    674232    674238    682306    687538    617100    685029    682023    682024
dram[1]:     636968    636970    679562    679688    682365    679688    671436    671443    674231    671654    687538    682308    664176    685033    682052    661205
dram[2]:     636383    629217    679689    677104    682346    679707    638002    668842    674232    674296    669117    687541    684909    684910    682025    682025
dram[3]:     636256    636257    679675    679688    682330    682332    671447    668842    674273    674160    687566    687542    684901    684903    639354    661227
dram[4]:     592762    636972    666159    677111    682345    682346    671318    671439    674272    674277    687542    687527    684894    684903    661878    661880
dram[5]:     630104    636951    677112    679692    682235    682362    671431    671506    671674    674093    687634    687645    684894    684903    639523    616099
dram[6]:     629940    629860    679692    677227    682356    677140    671450    671505    671602    671675    687525    687420    684894    663867    662162    662162
dram[7]:     636837    629951    679808    679675    677110    682345    671451    671377    671603    674093    682287    682306    684901    617144    615780    639420
dram[8]:     629870    636870    677106    679676    682214    682362    668800    671333    671671    674228    687539    687539    684902    617111    614297    639433
dram[9]:     636870    630036    677106    676978    682329    677140    671447    671451    671686    674239    687566    687562    684902    664095    682055    650833
dram[10]:     629854    636965    679689    679687    682344    679740    638013    671461    671687    671697    687574    687413    664453    684904    682029    682030
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6036869 n_nop=6027914 n_act=754 n_pre=738 n_req=2012 n_rd=7268 n_write=195 bw_util=0.002472
n_activity=41015 dram_eff=0.3639
bk0: 388a 6034056i bk1: 384a 6034083i bk2: 384a 6034126i bk3: 384a 6033409i bk4: 448a 6033862i bk5: 448a 6033535i bk6: 480a 6033635i bk7: 480a 6033441i bk8: 512a 6033422i bk9: 512a 6033296i bk10: 512a 6033226i bk11: 512a 6033031i bk12: 472a 6033423i bk13: 472a 6033452i bk14: 440a 6034151i bk15: 440a 6033782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.00763111
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6036869 n_nop=6027867 n_act=786 n_pre=770 n_req=2007 n_rd=7252 n_write=194 bw_util=0.002467
n_activity=41198 dram_eff=0.3615
bk0: 384a 6033956i bk1: 384a 6033916i bk2: 384a 6034159i bk3: 384a 6033891i bk4: 448a 6033938i bk5: 448a 6033682i bk6: 476a 6033363i bk7: 480a 6033319i bk8: 512a 6033693i bk9: 512a 6033611i bk10: 512a 6033479i bk11: 512a 6033030i bk12: 472a 6033972i bk13: 472a 6033429i bk14: 436a 6033643i bk15: 436a 6034087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00617787
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6036869 n_nop=6027889 n_act=772 n_pre=756 n_req=2010 n_rd=7256 n_write=196 bw_util=0.002469
n_activity=42095 dram_eff=0.3541
bk0: 384a 6034139i bk1: 384a 6034377i bk2: 384a 6034086i bk3: 384a 6034003i bk4: 448a 6034016i bk5: 448a 6033982i bk6: 480a 6033839i bk7: 480a 6033415i bk8: 512a 6033861i bk9: 512a 6033668i bk10: 512a 6033277i bk11: 512a 6033061i bk12: 472a 6033763i bk13: 472a 6033465i bk14: 436a 6033761i bk15: 436a 6033917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00592012
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6036869 n_nop=6027911 n_act=758 n_pre=742 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002471
n_activity=42307 dram_eff=0.3526
bk0: 384a 6033935i bk1: 384a 6033754i bk2: 384a 6033859i bk3: 384a 6033706i bk4: 448a 6033787i bk5: 448a 6033358i bk6: 484a 6033250i bk7: 484a 6033397i bk8: 512a 6033791i bk9: 512a 6033741i bk10: 512a 6033243i bk11: 512a 6033165i bk12: 472a 6033791i bk13: 472a 6033495i bk14: 436a 6034069i bk15: 436a 6033763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00820757
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6036869 n_nop=6027928 n_act=748 n_pre=732 n_req=2010 n_rd=7268 n_write=193 bw_util=0.002472
n_activity=41273 dram_eff=0.3615
bk0: 384a 6033995i bk1: 384a 6033307i bk2: 384a 6033529i bk3: 384a 6033316i bk4: 448a 6033516i bk5: 448a 6033935i bk6: 484a 6033070i bk7: 484a 6032830i bk8: 512a 6033288i bk9: 512a 6032683i bk10: 512a 6033053i bk11: 512a 6032776i bk12: 472a 6033524i bk13: 468a 6033219i bk14: 440a 6033914i bk15: 440a 6033738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0121237
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6036869 n_nop=6027911 n_act=752 n_pre=736 n_req=2019 n_rd=7268 n_write=202 bw_util=0.002475
n_activity=41690 dram_eff=0.3584
bk0: 384a 6033767i bk1: 384a 6033537i bk2: 384a 6034101i bk3: 384a 6033478i bk4: 448a 6033872i bk5: 448a 6033767i bk6: 484a 6033122i bk7: 484a 6033273i bk8: 512a 6033427i bk9: 512a 6033486i bk10: 512a 6033021i bk11: 512a 6032974i bk12: 472a 6033311i bk13: 468a 6033857i bk14: 440a 6033931i bk15: 440a 6033843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00736292
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6036869 n_nop=6027847 n_act=784 n_pre=768 n_req=2019 n_rd=7268 n_write=202 bw_util=0.002475
n_activity=42244 dram_eff=0.3537
bk0: 384a 6033907i bk1: 384a 6033754i bk2: 384a 6033976i bk3: 384a 6033589i bk4: 448a 6033997i bk5: 448a 6033528i bk6: 484a 6033144i bk7: 484a 6032983i bk8: 512a 6033805i bk9: 512a 6033568i bk10: 512a 6033286i bk11: 512a 6032984i bk12: 472a 6033528i bk13: 472a 6033499i bk14: 436a 6034010i bk15: 440a 6034076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00886701
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6036869 n_nop=6027940 n_act=743 n_pre=727 n_req=2011 n_rd=7264 n_write=195 bw_util=0.002471
n_activity=41442 dram_eff=0.36
bk0: 384a 6034088i bk1: 384a 6033512i bk2: 384a 6034024i bk3: 384a 6033660i bk4: 448a 6033796i bk5: 448a 6033806i bk6: 484a 6033363i bk7: 484a 6032908i bk8: 512a 6033770i bk9: 512a 6033679i bk10: 512a 6033313i bk11: 512a 6033318i bk12: 472a 6033594i bk13: 472a 6033533i bk14: 436a 6034232i bk15: 436a 6033465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00812342
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6036869 n_nop=6027899 n_act=760 n_pre=744 n_req=2015 n_rd=7268 n_write=198 bw_util=0.002473
n_activity=41255 dram_eff=0.3619
bk0: 384a 6034377i bk1: 384a 6033783i bk2: 384a 6034059i bk3: 384a 6033741i bk4: 448a 6033806i bk5: 448a 6033745i bk6: 484a 6033450i bk7: 484a 6033370i bk8: 512a 6034045i bk9: 512a 6033467i bk10: 512a 6033407i bk11: 512a 6032898i bk12: 476a 6033459i bk13: 472a 6033618i bk14: 436a 6033847i bk15: 436a 6033708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00621166
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6036869 n_nop=6027920 n_act=754 n_pre=738 n_req=2018 n_rd=7252 n_write=205 bw_util=0.00247
n_activity=41961 dram_eff=0.3554
bk0: 384a 6034203i bk1: 384a 6033978i bk2: 384a 6033940i bk3: 384a 6033505i bk4: 448a 6033762i bk5: 448a 6033596i bk6: 484a 6033584i bk7: 484a 6033285i bk8: 512a 6033340i bk9: 512a 6033461i bk10: 512a 6033281i bk11: 508a 6033117i bk12: 468a 6033585i bk13: 468a 6033501i bk14: 436a 6034115i bk15: 436a 6033830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00676642
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6036869 n_nop=6027899 n_act=770 n_pre=754 n_req=2007 n_rd=7252 n_write=194 bw_util=0.002467
n_activity=41794 dram_eff=0.3563
bk0: 384a 6034377i bk1: 384a 6033915i bk2: 384a 6034241i bk3: 384a 6034006i bk4: 448a 6033899i bk5: 448a 6033904i bk6: 484a 6033480i bk7: 484a 6033387i bk8: 512a 6033793i bk9: 508a 6033530i bk10: 512a 6033140i bk11: 512a 6033029i bk12: 468a 6033489i bk13: 468a 6033572i bk14: 436a 6033746i bk15: 436a 6033807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00691418

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44480, Miss = 909, Miss_rate = 0.020, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[1]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[2]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 43700, Miss = 907, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[5]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[7]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[8]: Access = 43450, Miss = 909, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 43476, Miss = 908, Miss_rate = 0.021, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[10]: Access = 43614, Miss = 909, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 43388, Miss = 908, Miss_rate = 0.021, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[12]: Access = 43404, Miss = 908, Miss_rate = 0.021, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 43269, Miss = 909, Miss_rate = 0.021, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[14]: Access = 43312, Miss = 908, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 43406, Miss = 908, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[16]: Access = 49328, Miss = 909, Miss_rate = 0.018, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[17]: Access = 43600, Miss = 908, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[18]: Access = 43102, Miss = 907, Miss_rate = 0.021, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[19]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[20]: Access = 42730, Miss = 907, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3682
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275003
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 39.7903
	minimum = 6
	maximum = 754
Network latency average = 26.8304
	minimum = 6
	maximum = 683
Slowest packet = 884538
Flit latency average = 25.6727
	minimum = 6
	maximum = 683
Slowest flit = 1589353
Fragmentation average = 0.0244683
	minimum = 0
	maximum = 450
Injected packet rate average = 0.0120617
	minimum = 0.00896606 (at node 2)
	maximum = 0.014073 (at node 28)
Accepted packet rate average = 0.0120617
	minimum = 0.00896606 (at node 2)
	maximum = 0.014073 (at node 28)
Injected flit rate average = 0.0214739
	minimum = 0.0111196 (at node 2)
	maximum = 0.0324554 (at node 28)
Accepted flit rate average= 0.0214739
	minimum = 0.0166411 (at node 34)
	maximum = 0.0286924 (at node 16)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.6949 (13 samples)
	minimum = 6 (13 samples)
	maximum = 309.385 (13 samples)
Network latency average = 18.1234 (13 samples)
	minimum = 6 (13 samples)
	maximum = 228.692 (13 samples)
Flit latency average = 19.5602 (13 samples)
	minimum = 6 (13 samples)
	maximum = 228 (13 samples)
Fragmentation average = 0.00243986 (13 samples)
	minimum = 0 (13 samples)
	maximum = 59.7692 (13 samples)
Injected packet rate average = 0.010604 (13 samples)
	minimum = 0.00764354 (13 samples)
	maximum = 0.0261078 (13 samples)
Accepted packet rate average = 0.010604 (13 samples)
	minimum = 0.00764354 (13 samples)
	maximum = 0.0261078 (13 samples)
Injected flit rate average = 0.0163469 (13 samples)
	minimum = 0.00902096 (13 samples)
	maximum = 0.0383323 (13 samples)
Accepted flit rate average = 0.0163469 (13 samples)
	minimum = 0.0121643 (13 samples)
	maximum = 0.045811 (13 samples)
Injected packet size average = 1.54158 (13 samples)
Accepted packet size average = 1.54158 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 50 min, 26 sec (6626 sec)
gpgpu_simulation_rate = 3224 (inst/sec)
gpgpu_simulation_rate = 931 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 39853
gpu_sim_insn = 1323702
gpu_ipc =      33.2146
gpu_tot_sim_cycle = 6434060
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       3.5262
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 210677
gpu_stall_icnt2sh    = 1116409
partiton_reqs_in_parallel = 876766
partiton_reqs_in_parallel_total    = 71314381
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2202
partiton_reqs_in_parallel_util = 876766
partiton_reqs_in_parallel_util_total    = 71314381
gpu_sim_cycle_parition_util = 39853
gpu_tot_sim_cycle_parition_util    = 3250890
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9376
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =      24.3542 GB/Sec
L2_BW_total  =      14.3376 GB/Sec
gpu_total_sim_rate=3387

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 997447
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1239, 898, 1266, 1277, 1174, 1202, 1053, 1027, 1499, 1274, 1020, 1152, 1420, 1329, 1256, 1261, 1308, 1611, 1315, 1438, 1248, 1503, 1605, 1389, 1189, 1129, 1362, 1294, 1384, 1375, 1391, 1389, 1313, 1064, 842, 847, 1219, 1172, 752, 1236, 1191, 1127, 1071, 986, 925, 1070, 1239, 899, 1131, 1428, 1390, 1608, 1151, 1277, 1815, 1026, 1487, 1480, 1360, 1078, 1503, 1559, 1366, 1467, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 1329911
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1315905
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9120
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1092569	W0_Idle:11925956	W0_Scoreboard:126629832	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 423 
maxdqlatency = 0 
maxmflatency = 687645 
averagemflatency = 7213 
max_icnt2mem_latency = 687395 
max_icnt2sh_latency = 6434059 
mrq_lat_table:17239 	272 	436 	1338 	731 	641 	757 	619 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	858295 	77772 	3036 	1569 	1510 	1201 	3292 	4400 	2470 	2685 	5568 	7230 	4059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	614661 	99928 	95730 	43533 	45465 	35289 	3879 	1147 	1352 	1365 	1232 	3302 	4356 	2468 	2685 	5571 	7227 	4059 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	322139 	159028 	139139 	43339 	20686 	3351 	42 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5238 	77245 	202727 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4110 	71 	17 	27 	47 	114 	228 	294 	290 	208 	90 	35 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        15        16        16        20        14        22        16        10        16        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        22        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        18        13        14        21        16        16        22        18        16        16 
dram[3]:        16        16        16        17         9        11        10        15        13        18        18        18        12        11        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        12        14        14        15 
dram[5]:        16        17        17        17        12        17         8        12        16        14        13        17        18        16        16        12 
dram[6]:        17        16        16        16        13        13        17        10        16        19        10        14        10        14        15        16 
dram[7]:        16        16        17        16        11        10        15        12        14        19        12        14        22        10        16        15 
dram[8]:        16        16        16        16        13        12        14        11        12        14        14        17        10        14        15        16 
dram[9]:        16        16        16        16        15         8        15        14        16        21        16        18        21        12        15        16 
dram[10]:        16        16        16        16        11         8        17        12        16        14        17        15        13        14        16        15 
maximum service time to same row:
dram[0]:    211011    192769    419410    369904    513486    416620    398578    380329    471502    310011    418068    317796    241091    330827    435038    280841 
dram[1]:    268140    160781    270913    388141    347429    455873    393353    380354    231813    218780    299584    278740    354296    243426    187562    531421 
dram[2]:    158904    193608    408961    406361    328233    359318    380355    382967    273548    216186    323004    196585    317834    346460    323017    323020 
dram[3]:    247001    209150    448053    422033    521034    730958    315204    346466    289157    195376    268327    255301    343882    341264    272111    323022 
dram[4]:    196942    231854    408990    484516    511871    515201    299582    301163    276144    296975    252691    258792    307395    303159    291748    433738 
dram[5]:    260485    151121    427188    448048    621378    535350    434589    401173    270922    310003    347167    450686    244869    507325    283964    250089 
dram[6]:    317796    310001    427202    427239    457085    565383    398550    333435    289162    273531    432450    290645    362080    411585    242262    328716 
dram[7]:    214280    169330    427206    349079    460550    433661    429822    401168    307373    515770    481920    218815    354279    427236    286520    200575 
dram[8]:    237884    179756    448082    427228    352821    566670    413016    385528    297423    406378    232125    319209    302194    323007    278710    281341 
dram[9]:    320398    132855    367300    239838    393383    558156    315212    625192    519817    310010    325622    320429    356894    317802    174544    234447 
dram[10]:    226632    182340    218840    190172    448064    569607    268301    273526    518393    299575    268322    248639    343855    354261    208405    289139 
average row accesses per activate:
dram[0]:  2.255814  2.594594  2.341463  2.285714  2.953488  2.804348  2.666667  3.090909  2.666667  2.769231  3.173913  2.618182  2.250000  2.509091  3.100000  2.818182 
dram[1]:  2.000000  2.341463  2.487180  2.086957  2.612245  2.388889  2.647059  2.854167  2.735849  2.938776  2.826923  2.526316  2.481482  2.454545  2.346154  3.210526 
dram[2]:  2.285714  2.461539  2.285714  2.181818  2.560000  3.047619  2.760000  2.634615  2.823529  2.900000  2.607143  2.285714  2.680000  2.680000  2.680851  2.772727 
dram[3]:  2.042553  2.181818  2.042553  2.425000  3.000000  2.509804  2.490909  2.875000  2.900000  3.063830  2.938776  3.000000  2.913043  2.379310  2.837209  2.904762 
dram[4]:  3.096774  2.400000  2.552632  2.461539  2.976744  3.368421  2.740000  2.740000  2.735849  2.500000  2.959184  2.571429  2.547170  2.093750  3.153846  2.638298 
dram[5]:  2.285714  2.063830  2.852941  2.365854  2.782609  3.583333  2.603774  2.464286  2.716981  2.938776  2.788461  2.703704  2.379310  3.022222  2.860465  2.860465 
dram[6]:  2.309524  2.181818  2.341463  2.400000  3.000000  2.632653  2.300000  2.592592  2.843137  2.959184  2.636364  2.543860  2.379310  2.454545  2.595745  3.153846 
dram[7]:  2.461539  2.086957  2.621622  2.594594  2.866667  3.047619  2.555556  2.262295  3.272727  3.625000  2.716981  2.666667  2.720000  2.596154  2.928571  2.595745 
dram[8]:  2.181818  2.461539  2.461539  2.400000  2.480769  2.844445  2.653846  2.686275  3.000000  3.130435  2.482759  2.900000  2.465517  2.755102  2.772727  2.711111 
dram[9]:  2.341463  2.181818  2.742857  2.232558  2.888889  2.708333  3.066667  2.740000  2.920000  3.127660  2.722222  2.750000  2.528302  2.472727  2.733333  2.617021 
dram[10]:  2.341463  2.086957  2.400000  2.526316  2.509804  2.765957  2.509091  2.362069  3.625000  3.042553  2.900000  2.807692  2.436364  2.333333  2.541667  2.711111 
average row locality = 22138/8380 = 2.641766
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       119       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       117       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       127       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       127       128       128       117       117       109       109 
total reads: 19970
bank skew: 128/96 = 1.33
chip skew: 1817/1813 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        17        16        16        16        16        18        16        17        20        14        14 
dram[1]:         0         0         1         0        16        17        16        17        17        16        19        16        16        17        13        13 
dram[2]:         0         0         0         0        16        16        18        17        16        17        18        16        16        16        17        13 
dram[3]:         0         0         0         1        17        16        16        17        17        16        16        16        16        20        13        13 
dram[4]:         0         0         1         0        16        16        16        16        17        17        17        16        17        17        13        14 
dram[5]:         0         1         1         1        16        17        17        17        16        16        17        18        20        19        13        13 
dram[6]:         1         0         0         0        17        17        17        19        17        17        17        17        20        17        13        13 
dram[7]:         0         0         1         0        17        16        17        17        16        17        16        16        18        17        14        13 
dram[8]:         0         0         0         0        17        16        17        16        16        16        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        18        17        16        18        19        19        16        17        19        14        14 
dram[10]:         0         0         0         0        16        18        17        16        17        16        17        18        17        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 205/193 = 1.06
average mf latency per bank:
dram[0]:     411901    372280    331415    299877    190224    201985    345620    344986    363245    380035    330037    332931    337420    305169    345910    319503
dram[1]:     384415    393133    324203    291405    223350    194338    336687    319899    446879    447293    323821    309361    312516    324925    331034    362620
dram[2]:     365437    359731    280051    294824    211670    224340    331579    349931    328750    379447    292160    299629    297053    355745    323935    328186
dram[3]:     355489    385875    298715    293135    193442    192879    329524    311589    378597    386463    321552    305465    305316    317826    298098    342769
dram[4]:     319728    355992    286415    299101    218013    196652    314650    338038    359347    326851    324773    325326    303276    315835    334656    318091
dram[5]:     368349    363276    280087    300951    214593    214693    337310    333754    359998    375224    313810    304414    315640    328786    334091    316451
dram[6]:     394123    377130    307060    316951    213876    187875    353109    349987    341767    387835    281639    312063    322231    285008    325546    334290
dram[7]:     401606    375265    317897    301322    204063    206325    319767    298785    345722    368300    301988    323582    311395    295474    324828    325630
dram[8]:     372799    395593    292810    316027    184780    192605    347526    317854    336582    331883    349361    310732    304142    310734    315949    352400
dram[9]:     422415    381164    278996    354791    195253    175601    355908    352770    292434    342781    347585    318836    350774    348684    341613    339418
dram[10]:     368420    371517    290596    341885    191344    198834    302860    296911    346086    354440    317309    347100    318718    329457    324543    345039
maximum mf latency per bank:
dram[0]:     636973    636849    668704    679690    682363    682365    671447    671454    674232    674238    682306    687538    617100    685029    682023    682024
dram[1]:     636968    636970    679562    679688    682365    679688    671436    671443    674231    671654    687538    682308    664176    685033    682052    661205
dram[2]:     636383    629217    679689    677104    682346    679707    638002    668842    674232    674296    669117    687541    684909    684910    682025    682025
dram[3]:     636256    636257    679675    679688    682330    682332    671447    668842    674273    674160    687566    687542    684901    684903    639354    661227
dram[4]:     592762    636972    666159    677111    682345    682346    671318    671439    674272    674277    687542    687527    684894    684903    661878    661880
dram[5]:     630104    636951    677112    679692    682235    682362    671431    671506    671674    674093    687634    687645    684894    684903    639523    616099
dram[6]:     629940    629860    679692    677227    682356    677140    671450    671505    671602    671675    687525    687420    684894    663867    662162    662162
dram[7]:     636837    629951    679808    679675    677110    682345    671451    671377    671603    674093    682287    682306    684901    617144    615780    639420
dram[8]:     629870    636870    677106    679676    682214    682362    668800    671333    671671    674228    687539    687539    684902    617111    614297    639433
dram[9]:     636870    630036    677106    676978    682329    677140    671447    671451    671686    674239    687566    687562    684902    664095    682055    650833
dram[10]:     629854    636965    679689    679687    682344    679740    638013    671461    671687    671697    687574    687413    664453    684904    682029    682030
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6110869 n_nop=6101914 n_act=754 n_pre=738 n_req=2012 n_rd=7268 n_write=195 bw_util=0.002443
n_activity=41015 dram_eff=0.3639
bk0: 388a 6108056i bk1: 384a 6108083i bk2: 384a 6108126i bk3: 384a 6107409i bk4: 448a 6107862i bk5: 448a 6107535i bk6: 480a 6107635i bk7: 480a 6107441i bk8: 512a 6107422i bk9: 512a 6107296i bk10: 512a 6107226i bk11: 512a 6107031i bk12: 472a 6107423i bk13: 472a 6107452i bk14: 440a 6108151i bk15: 440a 6107782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.0075387
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6110869 n_nop=6101867 n_act=786 n_pre=770 n_req=2007 n_rd=7252 n_write=194 bw_util=0.002437
n_activity=41198 dram_eff=0.3615
bk0: 384a 6107956i bk1: 384a 6107916i bk2: 384a 6108159i bk3: 384a 6107891i bk4: 448a 6107938i bk5: 448a 6107682i bk6: 476a 6107363i bk7: 480a 6107319i bk8: 512a 6107693i bk9: 512a 6107611i bk10: 512a 6107479i bk11: 512a 6107030i bk12: 472a 6107972i bk13: 472a 6107429i bk14: 436a 6107643i bk15: 436a 6108087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00610306
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6110869 n_nop=6101889 n_act=772 n_pre=756 n_req=2010 n_rd=7256 n_write=196 bw_util=0.002439
n_activity=42095 dram_eff=0.3541
bk0: 384a 6108139i bk1: 384a 6108377i bk2: 384a 6108086i bk3: 384a 6108003i bk4: 448a 6108016i bk5: 448a 6107982i bk6: 480a 6107839i bk7: 480a 6107415i bk8: 512a 6107861i bk9: 512a 6107668i bk10: 512a 6107277i bk11: 512a 6107061i bk12: 472a 6107763i bk13: 472a 6107465i bk14: 436a 6107761i bk15: 436a 6107917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00584843
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6110869 n_nop=6101911 n_act=758 n_pre=742 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002441
n_activity=42307 dram_eff=0.3526
bk0: 384a 6107935i bk1: 384a 6107754i bk2: 384a 6107859i bk3: 384a 6107706i bk4: 448a 6107787i bk5: 448a 6107358i bk6: 484a 6107250i bk7: 484a 6107397i bk8: 512a 6107791i bk9: 512a 6107741i bk10: 512a 6107243i bk11: 512a 6107165i bk12: 472a 6107791i bk13: 472a 6107495i bk14: 436a 6108069i bk15: 436a 6107763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00810818
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6110869 n_nop=6101928 n_act=748 n_pre=732 n_req=2010 n_rd=7268 n_write=193 bw_util=0.002442
n_activity=41273 dram_eff=0.3615
bk0: 384a 6107995i bk1: 384a 6107307i bk2: 384a 6107529i bk3: 384a 6107316i bk4: 448a 6107516i bk5: 448a 6107935i bk6: 484a 6107070i bk7: 484a 6106830i bk8: 512a 6107288i bk9: 512a 6106683i bk10: 512a 6107053i bk11: 512a 6106776i bk12: 472a 6107524i bk13: 468a 6107219i bk14: 440a 6107914i bk15: 440a 6107738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0119769
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6110869 n_nop=6101911 n_act=752 n_pre=736 n_req=2019 n_rd=7268 n_write=202 bw_util=0.002445
n_activity=41690 dram_eff=0.3584
bk0: 384a 6107767i bk1: 384a 6107537i bk2: 384a 6108101i bk3: 384a 6107478i bk4: 448a 6107872i bk5: 448a 6107767i bk6: 484a 6107122i bk7: 484a 6107273i bk8: 512a 6107427i bk9: 512a 6107486i bk10: 512a 6107021i bk11: 512a 6106974i bk12: 472a 6107311i bk13: 468a 6107857i bk14: 440a 6107931i bk15: 440a 6107843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00727376
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6110869 n_nop=6101847 n_act=784 n_pre=768 n_req=2019 n_rd=7268 n_write=202 bw_util=0.002445
n_activity=42244 dram_eff=0.3537
bk0: 384a 6107907i bk1: 384a 6107754i bk2: 384a 6107976i bk3: 384a 6107589i bk4: 448a 6107997i bk5: 448a 6107528i bk6: 484a 6107144i bk7: 484a 6106983i bk8: 512a 6107805i bk9: 512a 6107568i bk10: 512a 6107286i bk11: 512a 6106984i bk12: 472a 6107528i bk13: 472a 6107499i bk14: 436a 6108010i bk15: 440a 6108076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00875964
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6110869 n_nop=6101940 n_act=743 n_pre=727 n_req=2011 n_rd=7264 n_write=195 bw_util=0.002441
n_activity=41442 dram_eff=0.36
bk0: 384a 6108088i bk1: 384a 6107512i bk2: 384a 6108024i bk3: 384a 6107660i bk4: 448a 6107796i bk5: 448a 6107806i bk6: 484a 6107363i bk7: 484a 6106908i bk8: 512a 6107770i bk9: 512a 6107679i bk10: 512a 6107313i bk11: 512a 6107318i bk12: 472a 6107594i bk13: 472a 6107533i bk14: 436a 6108232i bk15: 436a 6107465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00802505
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6110869 n_nop=6101899 n_act=760 n_pre=744 n_req=2015 n_rd=7268 n_write=198 bw_util=0.002444
n_activity=41255 dram_eff=0.3619
bk0: 384a 6108377i bk1: 384a 6107783i bk2: 384a 6108059i bk3: 384a 6107741i bk4: 448a 6107806i bk5: 448a 6107745i bk6: 484a 6107450i bk7: 484a 6107370i bk8: 512a 6108045i bk9: 512a 6107467i bk10: 512a 6107407i bk11: 512a 6106898i bk12: 476a 6107459i bk13: 472a 6107618i bk14: 436a 6107847i bk15: 436a 6107708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00613644
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6110869 n_nop=6101920 n_act=754 n_pre=738 n_req=2018 n_rd=7252 n_write=205 bw_util=0.002441
n_activity=41961 dram_eff=0.3554
bk0: 384a 6108203i bk1: 384a 6107978i bk2: 384a 6107940i bk3: 384a 6107505i bk4: 448a 6107762i bk5: 448a 6107596i bk6: 484a 6107584i bk7: 484a 6107285i bk8: 512a 6107340i bk9: 512a 6107461i bk10: 512a 6107281i bk11: 508a 6107117i bk12: 468a 6107585i bk13: 468a 6107501i bk14: 436a 6108115i bk15: 436a 6107830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00668448
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6110869 n_nop=6101899 n_act=770 n_pre=754 n_req=2007 n_rd=7252 n_write=194 bw_util=0.002437
n_activity=41794 dram_eff=0.3563
bk0: 384a 6108377i bk1: 384a 6107915i bk2: 384a 6108241i bk3: 384a 6108006i bk4: 448a 6107899i bk5: 448a 6107904i bk6: 484a 6107480i bk7: 484a 6107387i bk8: 512a 6107793i bk9: 508a 6107530i bk10: 512a 6107140i bk11: 512a 6107029i bk12: 468a 6107489i bk13: 468a 6107572i bk14: 436a 6107746i bk15: 436a 6107807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00683045

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44852, Miss = 909, Miss_rate = 0.020, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[1]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[2]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 44072, Miss = 907, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[5]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[7]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[8]: Access = 43818, Miss = 909, Miss_rate = 0.021, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 43844, Miss = 908, Miss_rate = 0.021, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[10]: Access = 43986, Miss = 909, Miss_rate = 0.021, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 43760, Miss = 908, Miss_rate = 0.021, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[12]: Access = 43776, Miss = 908, Miss_rate = 0.021, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 43641, Miss = 909, Miss_rate = 0.021, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[14]: Access = 43684, Miss = 908, Miss_rate = 0.021, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 43778, Miss = 908, Miss_rate = 0.021, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[16]: Access = 51752, Miss = 909, Miss_rate = 0.018, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[17]: Access = 43976, Miss = 908, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[18]: Access = 43478, Miss = 907, Miss_rate = 0.021, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[19]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[20]: Access = 43106, Miss = 907, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 162, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3682
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 65.8741
	minimum = 6
	maximum = 589
Network latency average = 36.2315
	minimum = 6
	maximum = 338
Slowest packet = 1928618
Flit latency average = 45.1334
	minimum = 6
	maximum = 337
Slowest flit = 3326541
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00513901
	minimum = 0.00401485 (at node 0)
	maximum = 0.0304125 (at node 44)
Accepted packet rate average = 0.00513901
	minimum = 0.00401485 (at node 0)
	maximum = 0.0304125 (at node 44)
Injected flit rate average = 0.00770852
	minimum = 0.00577135 (at node 34)
	maximum = 0.031617 (at node 44)
Accepted flit rate average= 0.00770852
	minimum = 0.00481783 (at node 0)
	maximum = 0.0596206 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.422 (14 samples)
	minimum = 6 (14 samples)
	maximum = 329.357 (14 samples)
Network latency average = 19.4168 (14 samples)
	minimum = 6 (14 samples)
	maximum = 236.5 (14 samples)
Flit latency average = 21.3869 (14 samples)
	minimum = 6 (14 samples)
	maximum = 235.786 (14 samples)
Fragmentation average = 0.00226558 (14 samples)
	minimum = 0 (14 samples)
	maximum = 55.5 (14 samples)
Injected packet rate average = 0.0102137 (14 samples)
	minimum = 0.00738435 (14 samples)
	maximum = 0.0264153 (14 samples)
Accepted packet rate average = 0.0102137 (14 samples)
	minimum = 0.00738435 (14 samples)
	maximum = 0.0264153 (14 samples)
Injected flit rate average = 0.0157299 (14 samples)
	minimum = 0.00878884 (14 samples)
	maximum = 0.0378527 (14 samples)
Accepted flit rate average = 0.0157299 (14 samples)
	minimum = 0.0116395 (14 samples)
	maximum = 0.0467974 (14 samples)
Injected packet size average = 1.54008 (14 samples)
Accepted packet size average = 1.54008 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 51 min, 37 sec (6697 sec)
gpgpu_simulation_rate = 3387 (inst/sec)
gpgpu_simulation_rate = 960 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 588296
gpu_sim_insn = 2978170
gpu_ipc =       5.0624
gpu_tot_sim_cycle = 7249578
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       3.5403
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 338887
gpu_stall_icnt2sh    = 1465972
partiton_reqs_in_parallel = 12814302
partiton_reqs_in_parallel_total    = 72191147
partiton_level_parallism =      21.7821
partiton_level_parallism_total  =      11.7256
partiton_reqs_in_parallel_util = 12814302
partiton_reqs_in_parallel_util_total    = 72191147
gpu_sim_cycle_parition_util = 587552
gpu_tot_sim_cycle_parition_util    = 3290743
partiton_level_parallism_util =      21.8096
partiton_level_parallism_util_total  =      21.9183
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =      31.2839 GB/Sec
L2_BW_total  =      15.2634 GB/Sec
gpu_total_sim_rate=3390

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1184187
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1402, 1126, 1479, 1495, 1411, 1369, 1225, 1259, 1636, 1451, 1202, 1319, 1612, 1521, 1458, 1458, 1515, 1849, 1477, 1620, 1450, 1695, 1752, 1552, 1356, 1347, 1634, 1507, 1546, 1568, 1574, 1570, 1480, 1230, 1009, 1024, 1423, 1420, 939, 1417, 1328, 1304, 1238, 1148, 1129, 1243, 1420, 1113, 1367, 1642, 1526, 1846, 1357, 1444, 2021, 1264, 1698, 1669, 1496, 1215, 1705, 1741, 1584, 1620, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 1743083
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1728953
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9244
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1587447	W0_Idle:12034892	W0_Scoreboard:150854312	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 423 
maxdqlatency = 0 
maxmflatency = 687645 
averagemflatency = 7152 
max_icnt2mem_latency = 687395 
max_icnt2sh_latency = 7248266 
mrq_lat_table:17245 	272 	436 	1338 	731 	641 	757 	619 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1002082 	121568 	3332 	1569 	1511 	1213 	3522 	4592 	2872 	3411 	8298 	9228 	4059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	707979 	101981 	128304 	68241 	58275 	53035 	8547 	1149 	1352 	1366 	1244 	3532 	4557 	2861 	3411 	8301 	9225 	4059 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	383802 	214642 	201902 	50708 	21089 	3351 	42 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5238 	77245 	209085 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4952 	96 	19 	29 	49 	116 	246 	333 	369 	276 	118 	40 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        15        16        16        20        14        22        16        10        16        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        22        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        18        13        14        21        16        16        22        18        16        16 
dram[3]:        16        16        16        17         9        11        10        15        13        18        18        18        12        11        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        12        14        14        15 
dram[5]:        16        17        17        17        12        17         8        12        16        14        13        17        18        16        16        12 
dram[6]:        17        16        16        16        13        13        17        10        16        19        10        14        10        14        15        16 
dram[7]:        16        16        17        16        11        10        15        12        14        19        12        14        22        10        16        15 
dram[8]:        16        16        16        16        13        12        14        11        12        14        14        17        10        14        15        16 
dram[9]:        16        16        16        16        15         8        15        14        16        21        16        18        21        12        15        16 
dram[10]:        16        16        16        16        11         8        17        12        16        14        17        15        13        14        16        15 
maximum service time to same row:
dram[0]:    211011    192769    419410    369904    513486    416620    398578    380329    471502    310011    418068    317796    241091    330827    435038    280841 
dram[1]:    268140    160781    270913    388141    347429    455873    393353    380354    231813    218780    299584    278740    354296    243426    187562    531421 
dram[2]:    158904    193608    408961    406361    328233    359318    380355    382967    273548    216186    323004    196585    317834    346460    323017    323020 
dram[3]:    247001    209150    448053    422033    521034    730958    315204    346466    289157    195376    268327    255301    343882    341264    272111    323022 
dram[4]:    196942    231854    408990    484516    511871    515201    299582    301163    276144    296975    252691    258792    307395    303159    291748    433738 
dram[5]:    260485    151121    427188    448048    621378    535350    434589    401173    270922    310003    347167    450686    244869    507325    283964    250089 
dram[6]:    317796    310001    427202    427239    457085    565383    398550    333435    289162    273531    432450    290645    362080    411585    242262    328716 
dram[7]:    214280    169330    427206    349079    460550    433661    429822    401168    307373    515770    481920    218815    354279    427236    286520    200575 
dram[8]:    237884    179756    448082    427228    352821    566670    413016    385528    297423    406378    232125    319209    302194    323007    278710    281341 
dram[9]:    320398    132855    367300    239838    393383    558156    315212    625192    519817    310010    325622    320429    356894    317802    174544    234447 
dram[10]:    226632    182340    218840    190172    448064    569607    268301    273526    518393    299575    268322    248639    343855    354261    208405    289139 
average row accesses per activate:
dram[0]:  2.255814  2.594594  2.341463  2.285714  2.953488  2.804348  2.666667  3.090909  2.666667  2.769231  3.173913  2.618182  2.250000  2.509091  3.100000  2.818182 
dram[1]:  2.000000  2.341463  2.487180  2.086957  2.612245  2.388889  2.615385  2.854167  2.735849  2.938776  2.826923  2.526316  2.481482  2.454545  2.346154  3.210526 
dram[2]:  2.285714  2.461539  2.285714  2.181818  2.560000  3.047619  2.760000  2.634615  2.823529  2.900000  2.607143  2.285714  2.680000  2.680000  2.680851  2.772727 
dram[3]:  2.042553  2.181818  2.042553  2.425000  3.000000  2.509804  2.490909  2.875000  2.900000  3.063830  2.938776  3.000000  2.913043  2.379310  2.837209  2.904762 
dram[4]:  3.096774  2.400000  2.552632  2.461539  2.976744  3.368421  2.740000  2.740000  2.735849  2.500000  2.959184  2.571429  2.547170  2.076923  3.153846  2.638298 
dram[5]:  2.285714  2.063830  2.852941  2.365854  2.782609  3.583333  2.603774  2.464286  2.716981  2.938776  2.788461  2.703704  2.379310  2.978261  2.860465  2.860465 
dram[6]:  2.309524  2.181818  2.341463  2.400000  3.000000  2.632653  2.300000  2.592592  2.843137  2.959184  2.636364  2.543860  2.379310  2.454545  2.617021  3.153846 
dram[7]:  2.461539  2.086957  2.621622  2.594594  2.866667  3.047619  2.555556  2.262295  3.272727  3.625000  2.716981  2.666667  2.720000  2.596154  2.928571  2.595745 
dram[8]:  2.181818  2.461539  2.461539  2.400000  2.480769  2.844445  2.653846  2.686275  3.000000  3.130435  2.482759  2.900000  2.465517  2.755102  2.772727  2.711111 
dram[9]:  2.341463  2.181818  2.742857  2.232558  2.888889  2.708333  3.066667  2.740000  2.920000  3.127660  2.722222  2.716981  2.528302  2.472727  2.733333  2.617021 
dram[10]:  2.341463  2.086957  2.400000  2.526316  2.509804  2.765957  2.509091  2.362069  3.625000  3.000000  2.900000  2.807692  2.436364  2.333333  2.541667  2.711111 
average row locality = 22144/8385 = 2.640906
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        17        16        16        16        16        18        16        17        20        14        14 
dram[1]:         0         0         1         0        16        17        16        17        17        16        19        16        16        17        13        13 
dram[2]:         0         0         0         0        16        16        18        17        16        17        18        16        16        16        17        13 
dram[3]:         0         0         0         1        17        16        16        17        17        16        16        16        16        20        13        13 
dram[4]:         0         0         1         0        16        16        16        16        17        17        17        16        17        17        13        14 
dram[5]:         0         1         1         1        16        17        17        17        16        16        17        18        20        19        13        13 
dram[6]:         1         0         0         0        17        17        17        19        17        17        17        17        20        17        13        13 
dram[7]:         0         0         1         0        17        16        17        17        16        17        16        16        18        17        14        13 
dram[8]:         0         0         0         0        17        16        17        16        16        16        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        18        17        16        18        19        19        16        17        19        14        14 
dram[10]:         0         0         0         0        16        18        17        16        17        16        17        18        17        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 205/193 = 1.06
average mf latency per bank:
dram[0]:     446560    426148    372924    350844    233780    246377    395579    401965    427323    447616    419598    414987    415849    374742    394227    373859
dram[1]:     415629    446338    372897    339487    269375    244765    387817    364661    517484    512992    412707    394226    386767    394601    395521    399998
dram[2]:     393819    410175    326687    338410    257610    271401    378152    392393    404127    446474    372285    377542    374654    434102    373915    385777
dram[3]:     401006    428782    355777    340850    247856    234914    385430    354384    445950    455025    408452    383078    375896    393364    344699    398059
dram[4]:     369116    410722    332454    362453    262255    247733    367135    394625    435310    389334    402363    404393    380438    389276    391981    368207
dram[5]:     424438    399317    323122    353330    269419    254400    397102    402763    438236    445813    393449    392127    395003    401083    395550    358462
dram[6]:     456700    422125    368896    372825    261761    241533    402462    408897    405133    456594    360619    391023    393220    361612    364525    394215
dram[7]:     437887    421456    375830    361160    245463    248329    372523    361065    409845    443595    383627    415767    382786    367870    377743    376394
dram[8]:     421555    436015    347137    361807    222099    244611    407839    362738    400864    398389    427006    376788    368426    389816    359639    398628
dram[9]:     472897    426734    325345    401782    235780    219326    407916    399400    366413    398145    418712    409048    424054    421234    389157    402484
dram[10]:     402027    422097    343209    400743    236584    237455    348228    338136    408197    421923    403458    423406    389085    402553    362673    393399
maximum mf latency per bank:
dram[0]:     636973    636849    668704    679690    682363    682365    671447    671454    674232    674238    682306    687538    617100    685029    682023    682024
dram[1]:     636968    636970    679562    679688    682365    679688    671436    671443    674231    671654    687538    682308    664176    685033    682052    661205
dram[2]:     636383    629217    679689    677104    682346    679707    638002    668842    674232    674296    669117    687541    684909    684910    682025    682025
dram[3]:     636256    636257    679675    679688    682330    682332    671447    668842    674273    674160    687566    687542    684901    684903    639354    661227
dram[4]:     592762    636972    666159    677111    682345    682346    671318    671439    674272    674277    687542    687527    684894    684903    661878    661880
dram[5]:     630104    636951    677112    679692    682235    682362    671431    671506    671674    674093    687634    687645    684894    684903    639523    616099
dram[6]:     629940    629860    679692    677227    682356    677140    671450    671505    671602    671675    687525    687420    684894    663867    662162    662162
dram[7]:     636837    629951    679808    679675    677110    682345    671451    671377    671603    674093    682287    682306    684901    617144    615780    639420
dram[8]:     629870    636870    677106    679676    682214    682362    668800    671333    671671    674228    687539    687539    684902    617111    614297    639433
dram[9]:     636870    630036    677106    676978    682329    677140    671447    671451    671686    674239    687566    687562    684902    664095    682055    650833
dram[10]:     629854    636965    679689    679687    682344    679740    638013    671461    671687    671697    687574    687413    664453    684904    682029    682030
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7203247 n_nop=7194292 n_act=754 n_pre=738 n_req=2012 n_rd=7268 n_write=195 bw_util=0.002072
n_activity=41015 dram_eff=0.3639
bk0: 388a 7200434i bk1: 384a 7200461i bk2: 384a 7200504i bk3: 384a 7199787i bk4: 448a 7200240i bk5: 448a 7199913i bk6: 480a 7200013i bk7: 480a 7199819i bk8: 512a 7199800i bk9: 512a 7199674i bk10: 512a 7199604i bk11: 512a 7199409i bk12: 472a 7199801i bk13: 472a 7199830i bk14: 440a 7200529i bk15: 440a 7200160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.00639545
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7203247 n_nop=7194239 n_act=787 n_pre=771 n_req=2008 n_rd=7256 n_write=194 bw_util=0.002069
n_activity=41250 dram_eff=0.3612
bk0: 384a 7200335i bk1: 384a 7200295i bk2: 384a 7200538i bk3: 384a 7200270i bk4: 448a 7200317i bk5: 448a 7200061i bk6: 480a 7199710i bk7: 480a 7199696i bk8: 512a 7200070i bk9: 512a 7199988i bk10: 512a 7199856i bk11: 512a 7199407i bk12: 472a 7200349i bk13: 472a 7199806i bk14: 436a 7200021i bk15: 436a 7200465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00517753
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7203247 n_nop=7194267 n_act=772 n_pre=756 n_req=2010 n_rd=7256 n_write=196 bw_util=0.002069
n_activity=42095 dram_eff=0.3541
bk0: 384a 7200517i bk1: 384a 7200755i bk2: 384a 7200464i bk3: 384a 7200381i bk4: 448a 7200394i bk5: 448a 7200360i bk6: 480a 7200217i bk7: 480a 7199793i bk8: 512a 7200239i bk9: 512a 7200046i bk10: 512a 7199655i bk11: 512a 7199439i bk12: 472a 7200141i bk13: 472a 7199843i bk14: 436a 7200139i bk15: 436a 7200295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00496151
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7203247 n_nop=7194289 n_act=758 n_pre=742 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002071
n_activity=42307 dram_eff=0.3526
bk0: 384a 7200313i bk1: 384a 7200132i bk2: 384a 7200237i bk3: 384a 7200084i bk4: 448a 7200165i bk5: 448a 7199736i bk6: 484a 7199628i bk7: 484a 7199775i bk8: 512a 7200169i bk9: 512a 7200119i bk10: 512a 7199621i bk11: 512a 7199543i bk12: 472a 7200169i bk13: 472a 7199873i bk14: 436a 7200447i bk15: 436a 7200141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00687856
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7203247 n_nop=7194300 n_act=749 n_pre=733 n_req=2011 n_rd=7272 n_write=193 bw_util=0.002073
n_activity=41325 dram_eff=0.3613
bk0: 384a 7200373i bk1: 384a 7199685i bk2: 384a 7199907i bk3: 384a 7199694i bk4: 448a 7199894i bk5: 448a 7200313i bk6: 484a 7199448i bk7: 484a 7199208i bk8: 512a 7199666i bk9: 512a 7199061i bk10: 512a 7199431i bk11: 512a 7199154i bk12: 472a 7199902i bk13: 472a 7199566i bk14: 440a 7200291i bk15: 440a 7200116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0101606
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7203247 n_nop=7194283 n_act=753 n_pre=737 n_req=2020 n_rd=7272 n_write=202 bw_util=0.002075
n_activity=41742 dram_eff=0.3581
bk0: 384a 7200145i bk1: 384a 7199915i bk2: 384a 7200479i bk3: 384a 7199856i bk4: 448a 7200250i bk5: 448a 7200145i bk6: 484a 7199500i bk7: 484a 7199651i bk8: 512a 7199805i bk9: 512a 7199864i bk10: 512a 7199399i bk11: 512a 7199352i bk12: 472a 7199690i bk13: 472a 7200204i bk14: 440a 7200308i bk15: 440a 7200220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00617069
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7203247 n_nop=7194221 n_act=784 n_pre=768 n_req=2020 n_rd=7272 n_write=202 bw_util=0.002075
n_activity=42262 dram_eff=0.3537
bk0: 384a 7200285i bk1: 384a 7200132i bk2: 384a 7200354i bk3: 384a 7199967i bk4: 448a 7200375i bk5: 448a 7199906i bk6: 484a 7199522i bk7: 484a 7199361i bk8: 512a 7200183i bk9: 512a 7199946i bk10: 512a 7199664i bk11: 512a 7199362i bk12: 472a 7199906i bk13: 472a 7199877i bk14: 440a 7200381i bk15: 440a 7200454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00743123
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7203247 n_nop=7194318 n_act=743 n_pre=727 n_req=2011 n_rd=7264 n_write=195 bw_util=0.002071
n_activity=41442 dram_eff=0.36
bk0: 384a 7200466i bk1: 384a 7199890i bk2: 384a 7200402i bk3: 384a 7200038i bk4: 448a 7200174i bk5: 448a 7200184i bk6: 484a 7199741i bk7: 484a 7199286i bk8: 512a 7200148i bk9: 512a 7200057i bk10: 512a 7199691i bk11: 512a 7199696i bk12: 472a 7199972i bk13: 472a 7199911i bk14: 436a 7200610i bk15: 436a 7199843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00680804
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7203247 n_nop=7194277 n_act=760 n_pre=744 n_req=2015 n_rd=7268 n_write=198 bw_util=0.002073
n_activity=41255 dram_eff=0.3619
bk0: 384a 7200755i bk1: 384a 7200161i bk2: 384a 7200437i bk3: 384a 7200119i bk4: 448a 7200184i bk5: 448a 7200123i bk6: 484a 7199828i bk7: 484a 7199748i bk8: 512a 7200423i bk9: 512a 7199845i bk10: 512a 7199785i bk11: 512a 7199276i bk12: 476a 7199837i bk13: 472a 7199996i bk14: 436a 7200225i bk15: 436a 7200086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00520585
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7203247 n_nop=7194292 n_act=755 n_pre=739 n_req=2019 n_rd=7256 n_write=205 bw_util=0.002072
n_activity=42013 dram_eff=0.3552
bk0: 384a 7200581i bk1: 384a 7200356i bk2: 384a 7200318i bk3: 384a 7199883i bk4: 448a 7200140i bk5: 448a 7199974i bk6: 484a 7199962i bk7: 484a 7199663i bk8: 512a 7199719i bk9: 512a 7199840i bk10: 512a 7199660i bk11: 512a 7199464i bk12: 468a 7199962i bk13: 468a 7199878i bk14: 436a 7200492i bk15: 436a 7200207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00567078
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7203247 n_nop=7194271 n_act=771 n_pre=755 n_req=2008 n_rd=7256 n_write=194 bw_util=0.002069
n_activity=41846 dram_eff=0.3561
bk0: 384a 7200755i bk1: 384a 7200293i bk2: 384a 7200619i bk3: 384a 7200384i bk4: 448a 7200277i bk5: 448a 7200283i bk6: 484a 7199859i bk7: 484a 7199766i bk8: 512a 7200172i bk9: 512a 7199877i bk10: 512a 7199517i bk11: 512a 7199406i bk12: 468a 7199866i bk13: 468a 7199949i bk14: 436a 7200123i bk15: 436a 7200185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00579461

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53773, Miss = 909, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[1]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[2]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 53043, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[5]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[7]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[8]: Access = 52459, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 52678, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[10]: Access = 52823, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 52385, Miss = 909, Miss_rate = 0.017, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[12]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 52529, Miss = 909, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[14]: Access = 52463, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 52562, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[16]: Access = 60482, Miss = 909, Miss_rate = 0.015, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[17]: Access = 52596, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[18]: Access = 52325, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[19]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[20]: Access = 51986, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3682
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289553
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.5507
	minimum = 6
	maximum = 914
Network latency average = 28.0865
	minimum = 6
	maximum = 683
Slowest packet = 1955881
Flit latency average = 23.2814
	minimum = 6
	maximum = 683
Slowest flit = 3369272
Fragmentation average = 0.01338
	minimum = 0
	maximum = 547
Injected packet rate average = 0.00660111
	minimum = 0.00481391 (at node 9)
	maximum = 0.00763308 (at node 30)
Accepted packet rate average = 0.00660111
	minimum = 0.00481391 (at node 9)
	maximum = 0.00763308 (at node 30)
Injected flit rate average = 0.0113582
	minimum = 0.00498219 (at node 9)
	maximum = 0.0184525 (at node 48)
Accepted flit rate average= 0.0113582
	minimum = 0.00753873 (at node 45)
	maximum = 0.0163897 (at node 26)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.5639 (15 samples)
	minimum = 6 (15 samples)
	maximum = 368.333 (15 samples)
Network latency average = 19.9948 (15 samples)
	minimum = 6 (15 samples)
	maximum = 266.267 (15 samples)
Flit latency average = 21.5132 (15 samples)
	minimum = 6 (15 samples)
	maximum = 265.6 (15 samples)
Fragmentation average = 0.00300655 (15 samples)
	minimum = 0 (15 samples)
	maximum = 88.2667 (15 samples)
Injected packet rate average = 0.00997282 (15 samples)
	minimum = 0.00721299 (15 samples)
	maximum = 0.0251632 (15 samples)
Accepted packet rate average = 0.00997282 (15 samples)
	minimum = 0.00721299 (15 samples)
	maximum = 0.0251632 (15 samples)
Injected flit rate average = 0.0154384 (15 samples)
	minimum = 0.00853507 (15 samples)
	maximum = 0.0365593 (15 samples)
Accepted flit rate average = 0.0154384 (15 samples)
	minimum = 0.0113661 (15 samples)
	maximum = 0.0447702 (15 samples)
Injected packet size average = 1.54805 (15 samples)
Accepted packet size average = 1.54805 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 6 min, 9 sec (7569 sec)
gpgpu_simulation_rate = 3390 (inst/sec)
gpgpu_simulation_rate = 957 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 34616
gpu_sim_insn = 1122762
gpu_ipc =      32.4348
gpu_tot_sim_cycle = 7506344
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       3.5688
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 338887
gpu_stall_icnt2sh    = 1465972
partiton_reqs_in_parallel = 761552
partiton_reqs_in_parallel_total    = 85005449
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.4259
partiton_reqs_in_parallel_util = 761552
partiton_reqs_in_parallel_util_total    = 85005449
gpu_sim_cycle_parition_util = 34616
gpu_tot_sim_cycle_parition_util    = 3878295
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9190
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =      13.3732 GB/Sec
L2_BW_total  =      14.8030 GB/Sec
gpu_total_sim_rate=3522

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1208212
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1423, 1162, 1500, 1516, 1447, 1390, 1246, 1280, 1672, 1487, 1223, 1355, 1633, 1542, 1479, 1479, 1551, 1870, 1498, 1656, 1486, 1716, 1788, 1573, 1392, 1368, 1655, 1528, 1582, 1604, 1595, 1591, 1501, 1251, 1030, 1045, 1444, 1441, 975, 1438, 1349, 1325, 1259, 1169, 1150, 1264, 1456, 1149, 1445, 1705, 1589, 1924, 1435, 1537, 2099, 1327, 1761, 1762, 1574, 1293, 1783, 1819, 1647, 1698, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 1762608
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1748328
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9394
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1613869	W0_Idle:13622121	W0_Scoreboard:150872206	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 423 
maxdqlatency = 0 
maxmflatency = 687645 
averagemflatency = 7130 
max_icnt2mem_latency = 687395 
max_icnt2sh_latency = 7506343 
mrq_lat_table:17245 	272 	436 	1338 	731 	641 	757 	619 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1005972 	121978 	3346 	1569 	1555 	1306 	3645 	4850 	2924 	3411 	8298 	9228 	4059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	710207 	102113 	128363 	68466 	59457 	53507 	8552 	1160 	1354 	1408 	1337 	3655 	4815 	2913 	3411 	8301 	9225 	4059 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	385594 	214888 	201912 	50708 	21089 	3351 	42 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5238 	77245 	211921 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4959 	96 	19 	29 	50 	118 	249 	340 	369 	276 	118 	40 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        15        16        16        20        14        22        16        10        16        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        22        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        18        13        14        21        16        16        22        18        16        16 
dram[3]:        16        16        16        17         9        11        10        15        13        18        18        18        12        11        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        12        14        14        15 
dram[5]:        16        17        17        17        12        17         8        12        16        14        13        17        18        16        16        12 
dram[6]:        17        16        16        16        13        13        17        10        16        19        10        14        10        14        15        16 
dram[7]:        16        16        17        16        11        10        15        12        14        19        12        14        22        10        16        15 
dram[8]:        16        16        16        16        13        12        14        11        12        14        14        17        10        14        15        16 
dram[9]:        16        16        16        16        15         8        15        14        16        21        16        18        21        12        15        16 
dram[10]:        16        16        16        16        11         8        17        12        16        14        17        15        13        14        16        15 
maximum service time to same row:
dram[0]:    211011    192769    419410    369904    513486    416620    398578    380329    471502    310011    418068    317796    241091    330827    435038    280841 
dram[1]:    268140    160781    270913    388141    347429    455873    393353    380354    231813    218780    299584    278740    354296    243426    187562    531421 
dram[2]:    158904    193608    408961    406361    328233    359318    380355    382967    273548    216186    323004    196585    317834    346460    323017    323020 
dram[3]:    247001    209150    448053    422033    521034    730958    315204    346466    289157    195376    268327    255301    343882    341264    272111    323022 
dram[4]:    196942    231854    408990    484516    511871    515201    299582    301163    276144    296975    252691    258792    307395    303159    291748    433738 
dram[5]:    260485    151121    427188    448048    621378    535350    434589    401173    270922    310003    347167    450686    244869    507325    283964    250089 
dram[6]:    317796    310001    427202    427239    457085    565383    398550    333435    289162    273531    432450    290645    362080    411585    242262    328716 
dram[7]:    214280    169330    427206    349079    460550    433661    429822    401168    307373    515770    481920    218815    354279    427236    286520    200575 
dram[8]:    237884    179756    448082    427228    352821    566670    413016    385528    297423    406378    232125    319209    302194    323007    278710    281341 
dram[9]:    320398    132855    367300    239838    393383    558156    315212    625192    519817    310010    325622    320429    356894    317802    174544    234447 
dram[10]:    226632    182340    218840    190172    448064    569607    268301    273526    518393    299575    268322    248639    343855    354261    208405    289139 
average row accesses per activate:
dram[0]:  2.255814  2.594594  2.341463  2.285714  2.953488  2.804348  2.666667  3.090909  2.666667  2.769231  3.173913  2.618182  2.250000  2.509091  3.100000  2.818182 
dram[1]:  2.000000  2.341463  2.487180  2.086957  2.612245  2.388889  2.615385  2.854167  2.735849  2.938776  2.826923  2.526316  2.481482  2.454545  2.346154  3.210526 
dram[2]:  2.285714  2.461539  2.285714  2.181818  2.560000  3.047619  2.760000  2.634615  2.823529  2.900000  2.607143  2.285714  2.680000  2.680000  2.680851  2.772727 
dram[3]:  2.042553  2.181818  2.042553  2.425000  3.000000  2.509804  2.490909  2.875000  2.900000  3.063830  2.938776  3.000000  2.913043  2.379310  2.837209  2.904762 
dram[4]:  3.096774  2.400000  2.552632  2.461539  2.976744  3.368421  2.740000  2.740000  2.735849  2.500000  2.959184  2.571429  2.547170  2.076923  3.153846  2.638298 
dram[5]:  2.285714  2.063830  2.852941  2.365854  2.782609  3.583333  2.603774  2.464286  2.716981  2.938776  2.788461  2.703704  2.379310  2.978261  2.860465  2.860465 
dram[6]:  2.309524  2.181818  2.341463  2.400000  3.000000  2.632653  2.300000  2.592592  2.843137  2.959184  2.636364  2.543860  2.379310  2.454545  2.617021  3.153846 
dram[7]:  2.461539  2.086957  2.621622  2.594594  2.866667  3.047619  2.555556  2.262295  3.272727  3.625000  2.716981  2.666667  2.720000  2.596154  2.928571  2.595745 
dram[8]:  2.181818  2.461539  2.461539  2.400000  2.480769  2.844445  2.653846  2.686275  3.000000  3.130435  2.482759  2.900000  2.465517  2.755102  2.772727  2.711111 
dram[9]:  2.341463  2.181818  2.742857  2.232558  2.888889  2.708333  3.066667  2.740000  2.920000  3.127660  2.722222  2.716981  2.528302  2.472727  2.733333  2.617021 
dram[10]:  2.341463  2.086957  2.400000  2.526316  2.509804  2.765957  2.509091  2.362069  3.625000  3.000000  2.900000  2.807692  2.436364  2.333333  2.541667  2.711111 
average row locality = 22144/8385 = 2.640906
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        17        16        16        16        16        18        16        17        20        14        14 
dram[1]:         0         0         1         0        16        17        16        17        17        16        19        16        16        17        13        13 
dram[2]:         0         0         0         0        16        16        18        17        16        17        18        16        16        16        17        13 
dram[3]:         0         0         0         1        17        16        16        17        17        16        16        16        16        20        13        13 
dram[4]:         0         0         1         0        16        16        16        16        17        17        17        16        17        17        13        14 
dram[5]:         0         1         1         1        16        17        17        17        16        16        17        18        20        19        13        13 
dram[6]:         1         0         0         0        17        17        17        19        17        17        17        17        20        17        13        13 
dram[7]:         0         0         1         0        17        16        17        17        16        17        16        16        18        17        14        13 
dram[8]:         0         0         0         0        17        16        17        16        16        16        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        18        17        16        18        19        19        16        17        19        14        14 
dram[10]:         0         0         0         0        16        18        17        16        17        16        17        18        17        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 205/193 = 1.06
average mf latency per bank:
dram[0]:     448817    428844    373076    351002    233822    246407    395597    401971    427323    447616    419598    414987    415849    374742    396869    375920
dram[1]:     417563    448687    373048    339627    269412    244807    387838    364680    517484    512992    412707    394226    386767    394601    397403    402515
dram[2]:     395452    411887    326836    338537    257638    271443    378170    392410    404127    446474    372285    377542    374654    434102    375818    388510
dram[3]:     404676    430778    355927    340993    247900    234949    385442    354400    445950    455025    408452    383078    375896    393364    346831    400359
dram[4]:     371739    412701    332596    362594    262291    247770    367149    394635    435310    389334    402363    404393    380438    389276    393323    370723
dram[5]:     426175    400031    323257    353474    269458    254421    397116    402769    438236    445813    393449    392127    395003    401083    397734    359990
dram[6]:     458410    424480    369050    372975    261802    241566    402472    408908    405133    456594    360619    391023    393220    361612    367165    396517
dram[7]:     440893    423486    375966    361304    245497    248363    372533    361077    409845    443595    383627    415767    382786    367870    379385    379292
dram[8]:     423207    439000    347312    361945    222137    244659    407844    362750    400864    398389    427006    376788    369499    389816    362755    401102
dram[9]:     474668    428211    325504    401934    235814    219360    407932    399411    366413    398145    418712    409048    424054    421234    391994    405024
dram[10]:     403751    422848    343357    400893    236614    237493    348243    338143    408197    421923    403458    423406    389085    402553    365713    395196
maximum mf latency per bank:
dram[0]:     636973    636849    668704    679690    682363    682365    671447    671454    674232    674238    682306    687538    617100    685029    682023    682024
dram[1]:     636968    636970    679562    679688    682365    679688    671436    671443    674231    671654    687538    682308    664176    685033    682052    661205
dram[2]:     636383    629217    679689    677104    682346    679707    638002    668842    674232    674296    669117    687541    684909    684910    682025    682025
dram[3]:     636256    636257    679675    679688    682330    682332    671447    668842    674273    674160    687566    687542    684901    684903    639354    661227
dram[4]:     592762    636972    666159    677111    682345    682346    671318    671439    674272    674277    687542    687527    684894    684903    661878    661880
dram[5]:     630104    636951    677112    679692    682235    682362    671431    671506    671674    674093    687634    687645    684894    684903    639523    616099
dram[6]:     629940    629860    679692    677227    682356    677140    671450    671505    671602    671675    687525    687420    684894    663867    662162    662162
dram[7]:     636837    629951    679808    679675    677110    682345    671451    671377    671603    674093    682287    682306    684901    617144    615780    639420
dram[8]:     629870    636870    677106    679676    682214    682362    668800    671333    671671    674228    687539    687539    684902    617111    614297    639433
dram[9]:     636870    630036    677106    676978    682329    677140    671447    671451    671686    674239    687566    687562    684902    664095    682055    650833
dram[10]:     629854    636965    679689    679687    682344    679740    638013    671461    671687    671697    687574    687413    664453    684904    682029    682030
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7267522 n_nop=7258567 n_act=754 n_pre=738 n_req=2012 n_rd=7268 n_write=195 bw_util=0.002054
n_activity=41015 dram_eff=0.3639
bk0: 388a 7264709i bk1: 384a 7264736i bk2: 384a 7264779i bk3: 384a 7264062i bk4: 448a 7264515i bk5: 448a 7264188i bk6: 480a 7264288i bk7: 480a 7264094i bk8: 512a 7264075i bk9: 512a 7263949i bk10: 512a 7263879i bk11: 512a 7263684i bk12: 472a 7264076i bk13: 472a 7264105i bk14: 440a 7264804i bk15: 440a 7264435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.00633889
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7267522 n_nop=7258514 n_act=787 n_pre=771 n_req=2008 n_rd=7256 n_write=194 bw_util=0.00205
n_activity=41250 dram_eff=0.3612
bk0: 384a 7264610i bk1: 384a 7264570i bk2: 384a 7264813i bk3: 384a 7264545i bk4: 448a 7264592i bk5: 448a 7264336i bk6: 480a 7263985i bk7: 480a 7263971i bk8: 512a 7264345i bk9: 512a 7264263i bk10: 512a 7264131i bk11: 512a 7263682i bk12: 472a 7264624i bk13: 472a 7264081i bk14: 436a 7264296i bk15: 436a 7264740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00513174
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7267522 n_nop=7258542 n_act=772 n_pre=756 n_req=2010 n_rd=7256 n_write=196 bw_util=0.002051
n_activity=42095 dram_eff=0.3541
bk0: 384a 7264792i bk1: 384a 7265030i bk2: 384a 7264739i bk3: 384a 7264656i bk4: 448a 7264669i bk5: 448a 7264635i bk6: 480a 7264492i bk7: 480a 7264068i bk8: 512a 7264514i bk9: 512a 7264321i bk10: 512a 7263930i bk11: 512a 7263714i bk12: 472a 7264416i bk13: 472a 7264118i bk14: 436a 7264414i bk15: 436a 7264570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00491763
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7267522 n_nop=7258564 n_act=758 n_pre=742 n_req=2010 n_rd=7264 n_write=194 bw_util=0.002052
n_activity=42307 dram_eff=0.3526
bk0: 384a 7264588i bk1: 384a 7264407i bk2: 384a 7264512i bk3: 384a 7264359i bk4: 448a 7264440i bk5: 448a 7264011i bk6: 484a 7263903i bk7: 484a 7264050i bk8: 512a 7264444i bk9: 512a 7264394i bk10: 512a 7263896i bk11: 512a 7263818i bk12: 472a 7264444i bk13: 472a 7264148i bk14: 436a 7264722i bk15: 436a 7264416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00681773
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7267522 n_nop=7258575 n_act=749 n_pre=733 n_req=2011 n_rd=7272 n_write=193 bw_util=0.002054
n_activity=41325 dram_eff=0.3613
bk0: 384a 7264648i bk1: 384a 7263960i bk2: 384a 7264182i bk3: 384a 7263969i bk4: 448a 7264169i bk5: 448a 7264588i bk6: 484a 7263723i bk7: 484a 7263483i bk8: 512a 7263941i bk9: 512a 7263336i bk10: 512a 7263706i bk11: 512a 7263429i bk12: 472a 7264177i bk13: 472a 7263841i bk14: 440a 7264566i bk15: 440a 7264391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0100707
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7267522 n_nop=7258558 n_act=753 n_pre=737 n_req=2020 n_rd=7272 n_write=202 bw_util=0.002057
n_activity=41742 dram_eff=0.3581
bk0: 384a 7264420i bk1: 384a 7264190i bk2: 384a 7264754i bk3: 384a 7264131i bk4: 448a 7264525i bk5: 448a 7264420i bk6: 484a 7263775i bk7: 484a 7263926i bk8: 512a 7264080i bk9: 512a 7264139i bk10: 512a 7263674i bk11: 512a 7263627i bk12: 472a 7263965i bk13: 472a 7264479i bk14: 440a 7264583i bk15: 440a 7264495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00611612
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7267522 n_nop=7258496 n_act=784 n_pre=768 n_req=2020 n_rd=7272 n_write=202 bw_util=0.002057
n_activity=42262 dram_eff=0.3537
bk0: 384a 7264560i bk1: 384a 7264407i bk2: 384a 7264629i bk3: 384a 7264242i bk4: 448a 7264650i bk5: 448a 7264181i bk6: 484a 7263797i bk7: 484a 7263636i bk8: 512a 7264458i bk9: 512a 7264221i bk10: 512a 7263939i bk11: 512a 7263637i bk12: 472a 7264181i bk13: 472a 7264152i bk14: 440a 7264656i bk15: 440a 7264729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00736551
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7267522 n_nop=7258593 n_act=743 n_pre=727 n_req=2011 n_rd=7264 n_write=195 bw_util=0.002053
n_activity=41442 dram_eff=0.36
bk0: 384a 7264741i bk1: 384a 7264165i bk2: 384a 7264677i bk3: 384a 7264313i bk4: 448a 7264449i bk5: 448a 7264459i bk6: 484a 7264016i bk7: 484a 7263561i bk8: 512a 7264423i bk9: 512a 7264332i bk10: 512a 7263966i bk11: 512a 7263971i bk12: 472a 7264247i bk13: 472a 7264186i bk14: 436a 7264885i bk15: 436a 7264118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00674783
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7267522 n_nop=7258552 n_act=760 n_pre=744 n_req=2015 n_rd=7268 n_write=198 bw_util=0.002055
n_activity=41255 dram_eff=0.3619
bk0: 384a 7265030i bk1: 384a 7264436i bk2: 384a 7264712i bk3: 384a 7264394i bk4: 448a 7264459i bk5: 448a 7264398i bk6: 484a 7264103i bk7: 484a 7264023i bk8: 512a 7264698i bk9: 512a 7264120i bk10: 512a 7264060i bk11: 512a 7263551i bk12: 476a 7264112i bk13: 472a 7264271i bk14: 436a 7264500i bk15: 436a 7264361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00515981
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7267522 n_nop=7258567 n_act=755 n_pre=739 n_req=2019 n_rd=7256 n_write=205 bw_util=0.002053
n_activity=42013 dram_eff=0.3552
bk0: 384a 7264856i bk1: 384a 7264631i bk2: 384a 7264593i bk3: 384a 7264158i bk4: 448a 7264415i bk5: 448a 7264249i bk6: 484a 7264237i bk7: 484a 7263938i bk8: 512a 7263994i bk9: 512a 7264115i bk10: 512a 7263935i bk11: 512a 7263739i bk12: 468a 7264237i bk13: 468a 7264153i bk14: 436a 7264767i bk15: 436a 7264482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00562062
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7267522 n_nop=7258546 n_act=771 n_pre=755 n_req=2008 n_rd=7256 n_write=194 bw_util=0.00205
n_activity=41846 dram_eff=0.3561
bk0: 384a 7265030i bk1: 384a 7264568i bk2: 384a 7264894i bk3: 384a 7264659i bk4: 448a 7264552i bk5: 448a 7264558i bk6: 484a 7264134i bk7: 484a 7264041i bk8: 512a 7264447i bk9: 512a 7264152i bk10: 512a 7263792i bk11: 512a 7263681i bk12: 468a 7264141i bk13: 468a 7264224i bk14: 436a 7264398i bk15: 436a 7264460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00574336

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53970, Miss = 909, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[1]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[2]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 53226, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[5]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[7]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[8]: Access = 52644, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 52863, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[10]: Access = 53013, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 52556, Miss = 909, Miss_rate = 0.017, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[12]: Access = 52760, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 52722, Miss = 909, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[14]: Access = 52643, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 52758, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[16]: Access = 61384, Miss = 909, Miss_rate = 0.015, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[17]: Access = 52786, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[18]: Access = 52526, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[19]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[20]: Access = 52177, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3682
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292389
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 47.1893
	minimum = 6
	maximum = 503
Network latency average = 27.0432
	minimum = 6
	maximum = 335
Slowest packet = 2337510
Flit latency average = 31.5998
	minimum = 6
	maximum = 334
Slowest flit = 4024801
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0028219
	minimum = 0.00190669 (at node 12)
	maximum = 0.013029 (at node 44)
Accepted packet rate average = 0.0028219
	minimum = 0.00190669 (at node 12)
	maximum = 0.013029 (at node 44)
Injected flit rate average = 0.00423285
	minimum = 0.00288892 (at node 12)
	maximum = 0.0144157 (at node 44)
Accepted flit rate average= 0.00423285
	minimum = 0.00283114 (at node 12)
	maximum = 0.0246714 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.5405 (16 samples)
	minimum = 6 (16 samples)
	maximum = 376.75 (16 samples)
Network latency average = 20.4353 (16 samples)
	minimum = 6 (16 samples)
	maximum = 270.562 (16 samples)
Flit latency average = 22.1436 (16 samples)
	minimum = 6 (16 samples)
	maximum = 269.875 (16 samples)
Fragmentation average = 0.00281864 (16 samples)
	minimum = 0 (16 samples)
	maximum = 82.75 (16 samples)
Injected packet rate average = 0.00952588 (16 samples)
	minimum = 0.00688134 (16 samples)
	maximum = 0.0244048 (16 samples)
Accepted packet rate average = 0.00952588 (16 samples)
	minimum = 0.00688134 (16 samples)
	maximum = 0.0244048 (16 samples)
Injected flit rate average = 0.0147381 (16 samples)
	minimum = 0.00818218 (16 samples)
	maximum = 0.0351753 (16 samples)
Accepted flit rate average = 0.0147381 (16 samples)
	minimum = 0.0108327 (16 samples)
	maximum = 0.043514 (16 samples)
Injected packet size average = 1.54716 (16 samples)
Accepted packet size average = 1.54716 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 6 min, 44 sec (7604 sec)
gpgpu_simulation_rate = 3522 (inst/sec)
gpgpu_simulation_rate = 987 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 269934
gpu_sim_insn = 1288129
gpu_ipc =       4.7720
gpu_tot_sim_cycle = 8003500
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       3.5080
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 338887
gpu_stall_icnt2sh    = 1465972
partiton_reqs_in_parallel = 5938548
partiton_reqs_in_parallel_total    = 85767001
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.4582
partiton_reqs_in_parallel_util = 5938548
partiton_reqs_in_parallel_util_total    = 85767001
gpu_sim_cycle_parition_util = 269934
gpu_tot_sim_cycle_parition_util    = 3912911
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9242
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =       3.0798 GB/Sec
L2_BW_total  =      13.9873 GB/Sec
gpu_total_sim_rate=3602

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1251928
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1446, 1185, 1523, 1539, 1470, 1413, 1309, 1303, 1780, 1510, 1246, 1463, 1726, 1605, 1502, 1602, 1574, 1893, 1521, 1749, 1594, 1779, 1811, 1596, 1415, 1391, 1678, 1551, 1605, 1667, 1688, 1614, 1524, 1314, 1053, 1068, 1467, 1464, 998, 1546, 1372, 1348, 1337, 1192, 1173, 1287, 1479, 1271, 1553, 1728, 1612, 1947, 1498, 1560, 2192, 1350, 1784, 1825, 1597, 1316, 1806, 1842, 1670, 1721, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 1763297
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1749017
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9394
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1620332	W0_Idle:13992035	W0_Scoreboard:159476054	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 423 
maxdqlatency = 0 
maxmflatency = 687645 
averagemflatency = 7105 
max_icnt2mem_latency = 687395 
max_icnt2sh_latency = 8002796 
mrq_lat_table:17245 	272 	436 	1338 	731 	641 	757 	619 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1014426 	121978 	3346 	1569 	1562 	1318 	3666 	4881 	2992 	3475 	8412 	9228 	4059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	716483 	102155 	128363 	68466 	61593 	53507 	8552 	1160 	1354 	1415 	1349 	3676 	4846 	2981 	3475 	8415 	9225 	4059 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	393355 	215174 	201913 	50708 	21089 	3351 	42 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5238 	77245 	212644 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5143 	96 	19 	30 	51 	121 	255 	355 	400 	306 	134 	40 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        15        16        16        20        14        22        16        10        16        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        22        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        18        13        14        21        16        16        22        18        16        16 
dram[3]:        16        16        16        17         9        11        10        15        13        18        18        18        12        11        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        12        14        14        15 
dram[5]:        16        17        17        17        12        17         8        12        16        14        13        17        18        16        16        12 
dram[6]:        17        16        16        16        13        13        17        10        16        19        10        14        10        14        15        16 
dram[7]:        16        16        17        16        11        10        15        12        14        19        12        14        22        10        16        15 
dram[8]:        16        16        16        16        13        12        14        11        12        14        14        17        10        14        15        16 
dram[9]:        16        16        16        16        15         8        15        14        16        21        16        18        21        12        15        16 
dram[10]:        16        16        16        16        11         8        17        12        16        14        17        15        13        14        16        15 
maximum service time to same row:
dram[0]:    211011    192769    419410    369904    513486    416620    398578    380329    471502    310011    418068    317796    241091    330827    435038    280841 
dram[1]:    268140    160781    270913    388141    347429    455873    393353    380354    231813    218780    299584    278740    354296    243426    187562    531421 
dram[2]:    158904    193608    408961    406361    328233    359318    380355    382967    273548    216186    323004    196585    317834    346460    323017    323020 
dram[3]:    247001    209150    448053    422033    521034    730958    315204    346466    289157    195376    268327    255301    343882    341264    272111    323022 
dram[4]:    196942    231854    408990    484516    511871    515201    299582    301163    276144    296975    252691    258792    307395    303159    291748    433738 
dram[5]:    260485    151121    427188    448048    621378    535350    434589    401173    270922    310003    347167    450686    244869    507325    283964    250089 
dram[6]:    317796    310001    427202    427239    457085    565383    398550    333435    289162    273531    432450    290645    362080    411585    242262    328716 
dram[7]:    214280    169330    427206    349079    460550    433661    429822    401168    307373    515770    481920    218815    354279    427236    286520    200575 
dram[8]:    237884    179756    448082    427228    352821    566670    413016    385528    297423    406378    232125    319209    302194    323007    278710    281341 
dram[9]:    320398    132855    367300    239838    393383    558156    315212    625192    519817    310010    325622    320429    356894    317802    174544    234447 
dram[10]:    226632    182340    218840    190172    448064    569607    268301    273526    518393    299575    268322    248639    343855    354261    208405    289139 
average row accesses per activate:
dram[0]:  2.255814  2.594594  2.341463  2.285714  2.953488  2.804348  2.666667  3.090909  2.666667  2.769231  3.173913  2.618182  2.250000  2.509091  3.100000  2.818182 
dram[1]:  2.000000  2.341463  2.487180  2.086957  2.612245  2.388889  2.615385  2.854167  2.735849  2.938776  2.826923  2.526316  2.481482  2.454545  2.346154  3.210526 
dram[2]:  2.285714  2.461539  2.285714  2.181818  2.560000  3.047619  2.760000  2.634615  2.823529  2.900000  2.607143  2.285714  2.680000  2.680000  2.680851  2.772727 
dram[3]:  2.042553  2.181818  2.042553  2.425000  3.000000  2.509804  2.490909  2.875000  2.900000  3.063830  2.938776  3.000000  2.913043  2.379310  2.837209  2.904762 
dram[4]:  3.096774  2.400000  2.552632  2.461539  2.976744  3.368421  2.740000  2.740000  2.735849  2.500000  2.959184  2.571429  2.547170  2.076923  3.153846  2.638298 
dram[5]:  2.285714  2.063830  2.852941  2.365854  2.782609  3.583333  2.603774  2.464286  2.716981  2.938776  2.788461  2.703704  2.379310  2.978261  2.860465  2.860465 
dram[6]:  2.309524  2.181818  2.341463  2.400000  3.000000  2.632653  2.300000  2.592592  2.843137  2.959184  2.636364  2.543860  2.379310  2.454545  2.617021  3.153846 
dram[7]:  2.461539  2.086957  2.621622  2.594594  2.866667  3.047619  2.555556  2.262295  3.272727  3.625000  2.716981  2.666667  2.720000  2.596154  2.928571  2.595745 
dram[8]:  2.181818  2.461539  2.461539  2.400000  2.480769  2.844445  2.653846  2.686275  3.000000  3.130435  2.482759  2.900000  2.465517  2.755102  2.772727  2.711111 
dram[9]:  2.341463  2.181818  2.742857  2.232558  2.888889  2.708333  3.066667  2.740000  2.920000  3.127660  2.722222  2.716981  2.528302  2.472727  2.733333  2.617021 
dram[10]:  2.341463  2.086957  2.400000  2.526316  2.509804  2.765957  2.509091  2.362069  3.625000  3.000000  2.900000  2.807692  2.436364  2.333333  2.541667  2.711111 
average row locality = 22144/8385 = 2.640906
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        17        16        16        16        16        18        16        17        20        14        14 
dram[1]:         0         0         1         0        16        17        16        17        17        16        19        16        16        17        13        13 
dram[2]:         0         0         0         0        16        16        18        17        16        17        18        16        16        16        17        13 
dram[3]:         0         0         0         1        17        16        16        17        17        16        16        16        16        20        13        13 
dram[4]:         0         0         1         0        16        16        16        16        17        17        17        16        17        17        13        14 
dram[5]:         0         1         1         1        16        17        17        17        16        16        17        18        20        19        13        13 
dram[6]:         1         0         0         0        17        17        17        19        17        17        17        17        20        17        13        13 
dram[7]:         0         0         1         0        17        16        17        17        16        17        16        16        18        17        14        13 
dram[8]:         0         0         0         0        17        16        17        16        16        16        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        18        17        16        18        19        19        16        17        19        14        14 
dram[10]:         0         0         0         0        16        18        17        16        17        16        17        18        17        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 205/193 = 1.06
average mf latency per bank:
dram[0]:     449421    430440    374080    353081    233908    250107    395650    404940    429716    448361    419624    416048    417024    375434    397355    377361
dram[1]:     418280    449505    376609    340948    270528    246289    387891    369246    517530    513031    414681    395318    387917    396237    397531    403011
dram[2]:     397441    414529    330576    340606    257718    274203    381550    393956    404285    447222    372761    379617    375435    437841    375940    391295
dram[3]:     405274    431303    359119    345036    248011    236442    386675    354860    446130    456273    408558    385228    377754    393391    349647    402051
dram[4]:     374319    412791    332628    364643    264005    247875    371153    397226    437557    390732    402419    404464    380836    393204    393717    372158
dram[5]:     427252    401972    325483    355397    271184    255566    397177    406478    438938    446387    395002    393296    395038    402493    400903    360130
dram[6]:     459560    425494    370997    374347    261879    241665    404206    412035    407139    457675    361566    391542    395270    362877    367296    396911
dram[7]:     442724    425926    375997    363399    246388    248449    375666    364902    410321    445198    383643    417390    384231    368783    382123    381092
dram[8]:     425976    439528    352156    364052    223678    246386    409436    365158    402428    402313    428171    377801    369518    390116    363259    401234
dram[9]:     475705    430359    327615    403432    239533    219436    411496    401037    371962    398544    419788    409077    424567    427455    392144    405170
dram[10]:     406655    423564    344331    403921    239643    239017    349007    338666    410222    421935    403615    425482    389775    403467    365861    395688
maximum mf latency per bank:
dram[0]:     636973    636849    668704    679690    682363    682365    671447    671454    674232    674238    682306    687538    617100    685029    682023    682024
dram[1]:     636968    636970    679562    679688    682365    679688    671436    671443    674231    671654    687538    682308    664176    685033    682052    661205
dram[2]:     636383    629217    679689    677104    682346    679707    638002    668842    674232    674296    669117    687541    684909    684910    682025    682025
dram[3]:     636256    636257    679675    679688    682330    682332    671447    668842    674273    674160    687566    687542    684901    684903    639354    661227
dram[4]:     592762    636972    666159    677111    682345    682346    671318    671439    674272    674277    687542    687527    684894    684903    661878    661880
dram[5]:     630104    636951    677112    679692    682235    682362    671431    671506    671674    674093    687634    687645    684894    684903    639523    616099
dram[6]:     629940    629860    679692    677227    682356    677140    671450    671505    671602    671675    687525    687420    684894    663867    662162    662162
dram[7]:     636837    629951    679808    679675    677110    682345    671451    671377    671603    674093    682287    682306    684901    617144    615780    639420
dram[8]:     629870    636870    677106    679676    682214    682362    668800    671333    671671    674228    687539    687539    684902    617111    614297    639433
dram[9]:     636870    630036    677106    676978    682329    677140    671447    671451    671686    674239    687566    687562    684902    664095    682055    650833
dram[10]:     629854    636965    679689    679687    682344    679740    638013    671461    671687    671697    687574    687413    664453    684904    682029    682030
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7768749 n_nop=7759794 n_act=754 n_pre=738 n_req=2012 n_rd=7268 n_write=195 bw_util=0.001921
n_activity=41015 dram_eff=0.3639
bk0: 388a 7765936i bk1: 384a 7765963i bk2: 384a 7766006i bk3: 384a 7765289i bk4: 448a 7765742i bk5: 448a 7765415i bk6: 480a 7765515i bk7: 480a 7765321i bk8: 512a 7765302i bk9: 512a 7765176i bk10: 512a 7765106i bk11: 512a 7764911i bk12: 472a 7765303i bk13: 472a 7765332i bk14: 440a 7766031i bk15: 440a 7765662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.00592991
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7768749 n_nop=7759741 n_act=787 n_pre=771 n_req=2008 n_rd=7256 n_write=194 bw_util=0.001918
n_activity=41250 dram_eff=0.3612
bk0: 384a 7765837i bk1: 384a 7765797i bk2: 384a 7766040i bk3: 384a 7765772i bk4: 448a 7765819i bk5: 448a 7765563i bk6: 480a 7765212i bk7: 480a 7765198i bk8: 512a 7765572i bk9: 512a 7765490i bk10: 512a 7765358i bk11: 512a 7764909i bk12: 472a 7765851i bk13: 472a 7765308i bk14: 436a 7765523i bk15: 436a 7765967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00480064
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7768749 n_nop=7759769 n_act=772 n_pre=756 n_req=2010 n_rd=7256 n_write=196 bw_util=0.001918
n_activity=42095 dram_eff=0.3541
bk0: 384a 7766019i bk1: 384a 7766257i bk2: 384a 7765966i bk3: 384a 7765883i bk4: 448a 7765896i bk5: 448a 7765862i bk6: 480a 7765719i bk7: 480a 7765295i bk8: 512a 7765741i bk9: 512a 7765548i bk10: 512a 7765157i bk11: 512a 7764941i bk12: 472a 7765643i bk13: 472a 7765345i bk14: 436a 7765641i bk15: 436a 7765797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00460035
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7768749 n_nop=7759791 n_act=758 n_pre=742 n_req=2010 n_rd=7264 n_write=194 bw_util=0.00192
n_activity=42307 dram_eff=0.3526
bk0: 384a 7765815i bk1: 384a 7765634i bk2: 384a 7765739i bk3: 384a 7765586i bk4: 448a 7765667i bk5: 448a 7765238i bk6: 484a 7765130i bk7: 484a 7765277i bk8: 512a 7765671i bk9: 512a 7765621i bk10: 512a 7765123i bk11: 512a 7765045i bk12: 472a 7765671i bk13: 472a 7765375i bk14: 436a 7765949i bk15: 436a 7765643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00637786
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7768749 n_nop=7759802 n_act=749 n_pre=733 n_req=2011 n_rd=7272 n_write=193 bw_util=0.001922
n_activity=41325 dram_eff=0.3613
bk0: 384a 7765875i bk1: 384a 7765187i bk2: 384a 7765409i bk3: 384a 7765196i bk4: 448a 7765396i bk5: 448a 7765815i bk6: 484a 7764950i bk7: 484a 7764710i bk8: 512a 7765168i bk9: 512a 7764563i bk10: 512a 7764933i bk11: 512a 7764656i bk12: 472a 7765404i bk13: 472a 7765068i bk14: 440a 7765793i bk15: 440a 7765618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.00942095
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7768749 n_nop=7759785 n_act=753 n_pre=737 n_req=2020 n_rd=7272 n_write=202 bw_util=0.001924
n_activity=41742 dram_eff=0.3581
bk0: 384a 7765647i bk1: 384a 7765417i bk2: 384a 7765981i bk3: 384a 7765358i bk4: 448a 7765752i bk5: 448a 7765647i bk6: 484a 7765002i bk7: 484a 7765153i bk8: 512a 7765307i bk9: 512a 7765366i bk10: 512a 7764901i bk11: 512a 7764854i bk12: 472a 7765192i bk13: 472a 7765706i bk14: 440a 7765810i bk15: 440a 7765722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00572151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7768749 n_nop=7759723 n_act=784 n_pre=768 n_req=2020 n_rd=7272 n_write=202 bw_util=0.001924
n_activity=42262 dram_eff=0.3537
bk0: 384a 7765787i bk1: 384a 7765634i bk2: 384a 7765856i bk3: 384a 7765469i bk4: 448a 7765877i bk5: 448a 7765408i bk6: 484a 7765024i bk7: 484a 7764863i bk8: 512a 7765685i bk9: 512a 7765448i bk10: 512a 7765166i bk11: 512a 7764864i bk12: 472a 7765408i bk13: 472a 7765379i bk14: 440a 7765883i bk15: 440a 7765956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0068903
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7768749 n_nop=7759820 n_act=743 n_pre=727 n_req=2011 n_rd=7264 n_write=195 bw_util=0.00192
n_activity=41442 dram_eff=0.36
bk0: 384a 7765968i bk1: 384a 7765392i bk2: 384a 7765904i bk3: 384a 7765540i bk4: 448a 7765676i bk5: 448a 7765686i bk6: 484a 7765243i bk7: 484a 7764788i bk8: 512a 7765650i bk9: 512a 7765559i bk10: 512a 7765193i bk11: 512a 7765198i bk12: 472a 7765474i bk13: 472a 7765413i bk14: 436a 7766112i bk15: 436a 7765345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00631247
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7768749 n_nop=7759779 n_act=760 n_pre=744 n_req=2015 n_rd=7268 n_write=198 bw_util=0.001922
n_activity=41255 dram_eff=0.3619
bk0: 384a 7766257i bk1: 384a 7765663i bk2: 384a 7765939i bk3: 384a 7765621i bk4: 448a 7765686i bk5: 448a 7765625i bk6: 484a 7765330i bk7: 484a 7765250i bk8: 512a 7765925i bk9: 512a 7765347i bk10: 512a 7765287i bk11: 512a 7764778i bk12: 476a 7765339i bk13: 472a 7765498i bk14: 436a 7765727i bk15: 436a 7765588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0048269
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7768749 n_nop=7759794 n_act=755 n_pre=739 n_req=2019 n_rd=7256 n_write=205 bw_util=0.001921
n_activity=42013 dram_eff=0.3552
bk0: 384a 7766083i bk1: 384a 7765858i bk2: 384a 7765820i bk3: 384a 7765385i bk4: 448a 7765642i bk5: 448a 7765476i bk6: 484a 7765464i bk7: 484a 7765165i bk8: 512a 7765221i bk9: 512a 7765342i bk10: 512a 7765162i bk11: 512a 7764966i bk12: 468a 7765464i bk13: 468a 7765380i bk14: 436a 7765994i bk15: 436a 7765709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00525799
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7768749 n_nop=7759773 n_act=771 n_pre=755 n_req=2008 n_rd=7256 n_write=194 bw_util=0.001918
n_activity=41846 dram_eff=0.3561
bk0: 384a 7766257i bk1: 384a 7765795i bk2: 384a 7766121i bk3: 384a 7765886i bk4: 448a 7765779i bk5: 448a 7765785i bk6: 484a 7765361i bk7: 484a 7765268i bk8: 512a 7765674i bk9: 512a 7765379i bk10: 512a 7765019i bk11: 512a 7764908i bk12: 468a 7765368i bk13: 468a 7765451i bk14: 436a 7765625i bk15: 436a 7765687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00537281

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54360, Miss = 909, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[1]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[2]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 53611, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[5]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[7]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[8]: Access = 53039, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 53245, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[10]: Access = 53402, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 52966, Miss = 909, Miss_rate = 0.017, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[12]: Access = 53147, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 53137, Miss = 909, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[14]: Access = 53022, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 53152, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[16]: Access = 61788, Miss = 909, Miss_rate = 0.015, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[17]: Access = 53197, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[18]: Access = 52918, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[19]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[20]: Access = 52629, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3682
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.31712
	minimum = 6
	maximum = 32
Network latency average = 7.30054
	minimum = 6
	maximum = 32
Slowest packet = 2348139
Flit latency average = 6.85576
	minimum = 6
	maximum = 31
Slowest flit = 4040371
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000649865
	minimum = 0.000411213 (at node 9)
	maximum = 0.000837245 (at node 48)
Accepted packet rate average = 0.000649865
	minimum = 0.000411213 (at node 9)
	maximum = 0.000837245 (at node 48)
Injected flit rate average = 0.000990913
	minimum = 0.000442702 (at node 9)
	maximum = 0.00163559 (at node 48)
Accepted flit rate average= 0.000990913
	minimum = 0.000726106 (at node 30)
	maximum = 0.00150222 (at node 24)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.0567 (17 samples)
	minimum = 6 (17 samples)
	maximum = 356.471 (17 samples)
Network latency average = 19.6627 (17 samples)
	minimum = 6 (17 samples)
	maximum = 256.529 (17 samples)
Flit latency average = 21.2443 (17 samples)
	minimum = 6 (17 samples)
	maximum = 255.824 (17 samples)
Fragmentation average = 0.00265283 (17 samples)
	minimum = 0 (17 samples)
	maximum = 77.8824 (17 samples)
Injected packet rate average = 0.00900376 (17 samples)
	minimum = 0.00650075 (17 samples)
	maximum = 0.0230185 (17 samples)
Accepted packet rate average = 0.00900376 (17 samples)
	minimum = 0.00650075 (17 samples)
	maximum = 0.0230185 (17 samples)
Injected flit rate average = 0.0139294 (17 samples)
	minimum = 0.00772692 (17 samples)
	maximum = 0.0332024 (17 samples)
Accepted flit rate average = 0.0139294 (17 samples)
	minimum = 0.0102382 (17 samples)
	maximum = 0.0410427 (17 samples)
Injected packet size average = 1.54706 (17 samples)
Accepted packet size average = 1.54706 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 9 min, 53 sec (7793 sec)
gpgpu_simulation_rate = 3602 (inst/sec)
gpgpu_simulation_rate = 1027 (cycle/sec)
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1174
gpu_sim_insn = 1114172
gpu_ipc =     949.0392
gpu_tot_sim_cycle = 8226824
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       3.5482
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 338887
gpu_stall_icnt2sh    = 1465982
partiton_reqs_in_parallel = 25828
partiton_reqs_in_parallel_total    = 91705549
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.1503
partiton_reqs_in_parallel_util = 25828
partiton_reqs_in_parallel_util_total    = 91705549
gpu_sim_cycle_parition_util = 1174
gpu_tot_sim_cycle_parition_util    = 4182845
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9242
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     167.2849 GB/Sec
L2_BW_total  =      13.6315 GB/Sec
gpu_total_sim_rate=3743

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1272438
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1467, 1206, 1544, 1560, 1491, 1434, 1330, 1324, 1801, 1531, 1267, 1484, 1747, 1626, 1523, 1623, 1595, 1914, 1542, 1770, 1615, 1800, 1832, 1617, 1436, 1412, 1699, 1572, 1626, 1688, 1709, 1635, 1545, 1335, 1074, 1089, 1488, 1485, 1019, 1567, 1393, 1369, 1358, 1213, 1194, 1308, 1500, 1292, 1574, 1749, 1633, 1968, 1519, 1581, 2213, 1371, 1805, 1846, 1618, 1337, 1827, 1863, 1691, 1742, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 1763297
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1749017
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9394
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1624673	W0_Idle:13996028	W0_Scoreboard:159487500	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 423 
maxdqlatency = 0 
maxmflatency = 687645 
averagemflatency = 7093 
max_icnt2mem_latency = 687395 
max_icnt2sh_latency = 8226823 
mrq_lat_table:17245 	272 	436 	1338 	731 	641 	757 	619 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1016498 	121978 	3346 	1569 	1562 	1318 	3666 	4881 	2992 	3475 	8412 	9228 	4059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	718501 	102204 	128363 	68466 	61598 	53507 	8552 	1160 	1354 	1415 	1349 	3676 	4846 	2981 	3475 	8415 	9225 	4059 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	395048 	215518 	201924 	50708 	21089 	3351 	42 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5238 	77245 	212668 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5146 	96 	19 	30 	51 	121 	255 	355 	400 	306 	134 	40 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        15        16        16        20        14        22        16        10        16        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        22        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        18        13        14        21        16        16        22        18        16        16 
dram[3]:        16        16        16        17         9        11        10        15        13        18        18        18        12        11        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        12        14        14        15 
dram[5]:        16        17        17        17        12        17         8        12        16        14        13        17        18        16        16        12 
dram[6]:        17        16        16        16        13        13        17        10        16        19        10        14        10        14        15        16 
dram[7]:        16        16        17        16        11        10        15        12        14        19        12        14        22        10        16        15 
dram[8]:        16        16        16        16        13        12        14        11        12        14        14        17        10        14        15        16 
dram[9]:        16        16        16        16        15         8        15        14        16        21        16        18        21        12        15        16 
dram[10]:        16        16        16        16        11         8        17        12        16        14        17        15        13        14        16        15 
maximum service time to same row:
dram[0]:    211011    192769    419410    369904    513486    416620    398578    380329    471502    310011    418068    317796    241091    330827    435038    280841 
dram[1]:    268140    160781    270913    388141    347429    455873    393353    380354    231813    218780    299584    278740    354296    243426    187562    531421 
dram[2]:    158904    193608    408961    406361    328233    359318    380355    382967    273548    216186    323004    196585    317834    346460    323017    323020 
dram[3]:    247001    209150    448053    422033    521034    730958    315204    346466    289157    195376    268327    255301    343882    341264    272111    323022 
dram[4]:    196942    231854    408990    484516    511871    515201    299582    301163    276144    296975    252691    258792    307395    303159    291748    433738 
dram[5]:    260485    151121    427188    448048    621378    535350    434589    401173    270922    310003    347167    450686    244869    507325    283964    250089 
dram[6]:    317796    310001    427202    427239    457085    565383    398550    333435    289162    273531    432450    290645    362080    411585    242262    328716 
dram[7]:    214280    169330    427206    349079    460550    433661    429822    401168    307373    515770    481920    218815    354279    427236    286520    200575 
dram[8]:    237884    179756    448082    427228    352821    566670    413016    385528    297423    406378    232125    319209    302194    323007    278710    281341 
dram[9]:    320398    132855    367300    239838    393383    558156    315212    625192    519817    310010    325622    320429    356894    317802    174544    234447 
dram[10]:    226632    182340    218840    190172    448064    569607    268301    273526    518393    299575    268322    248639    343855    354261    208405    289139 
average row accesses per activate:
dram[0]:  2.255814  2.594594  2.341463  2.285714  2.953488  2.804348  2.666667  3.090909  2.666667  2.769231  3.173913  2.618182  2.250000  2.509091  3.100000  2.818182 
dram[1]:  2.000000  2.341463  2.487180  2.086957  2.612245  2.388889  2.615385  2.854167  2.735849  2.938776  2.826923  2.526316  2.481482  2.454545  2.346154  3.210526 
dram[2]:  2.285714  2.461539  2.285714  2.181818  2.560000  3.047619  2.760000  2.634615  2.823529  2.900000  2.607143  2.285714  2.680000  2.680000  2.680851  2.772727 
dram[3]:  2.042553  2.181818  2.042553  2.425000  3.000000  2.509804  2.490909  2.875000  2.900000  3.063830  2.938776  3.000000  2.913043  2.379310  2.837209  2.904762 
dram[4]:  3.096774  2.400000  2.552632  2.461539  2.976744  3.368421  2.740000  2.740000  2.735849  2.500000  2.959184  2.571429  2.547170  2.076923  3.153846  2.638298 
dram[5]:  2.285714  2.063830  2.852941  2.365854  2.782609  3.583333  2.603774  2.464286  2.716981  2.938776  2.788461  2.703704  2.379310  2.978261  2.860465  2.860465 
dram[6]:  2.309524  2.181818  2.341463  2.400000  3.000000  2.632653  2.300000  2.592592  2.843137  2.959184  2.636364  2.543860  2.379310  2.454545  2.617021  3.153846 
dram[7]:  2.461539  2.086957  2.621622  2.594594  2.866667  3.047619  2.555556  2.262295  3.272727  3.625000  2.716981  2.666667  2.720000  2.596154  2.928571  2.595745 
dram[8]:  2.181818  2.461539  2.461539  2.400000  2.480769  2.844445  2.653846  2.686275  3.000000  3.130435  2.482759  2.900000  2.465517  2.755102  2.772727  2.711111 
dram[9]:  2.341463  2.181818  2.742857  2.232558  2.888889  2.708333  3.066667  2.740000  2.920000  3.127660  2.722222  2.716981  2.528302  2.472727  2.733333  2.617021 
dram[10]:  2.341463  2.086957  2.400000  2.526316  2.509804  2.765957  2.509091  2.362069  3.625000  3.000000  2.900000  2.807692  2.436364  2.333333  2.541667  2.711111 
average row locality = 22144/8385 = 2.640906
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        17        16        16        16        16        18        16        17        20        14        14 
dram[1]:         0         0         1         0        16        17        16        17        17        16        19        16        16        17        13        13 
dram[2]:         0         0         0         0        16        16        18        17        16        17        18        16        16        16        17        13 
dram[3]:         0         0         0         1        17        16        16        17        17        16        16        16        16        20        13        13 
dram[4]:         0         0         1         0        16        16        16        16        17        17        17        16        17        17        13        14 
dram[5]:         0         1         1         1        16        17        17        17        16        16        17        18        20        19        13        13 
dram[6]:         1         0         0         0        17        17        17        19        17        17        17        17        20        17        13        13 
dram[7]:         0         0         1         0        17        16        17        17        16        17        16        16        18        17        14        13 
dram[8]:         0         0         0         0        17        16        17        16        16        16        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        18        17        16        18        19        19        16        17        19        14        14 
dram[10]:         0         0         0         0        16        18        17        16        17        16        17        18        17        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 205/193 = 1.06
average mf latency per bank:
dram[0]:     449461    430478    374168    353168    233909    250108    395650    404940    429716    448361    419624    416048    417024    375434    397355    377361
dram[1]:     418321    449545    376696    341035    270528    246289    387891    369246    517530    513031    414681    395318    387917    396237    397531    403011
dram[2]:     397480    414569    330663    340693    257718    274203    381550    393956    404285    447222    372761    379617    375435    437841    375940    391295
dram[3]:     405313    431341    359207    345122    248011    236442    386675    354860    446130    456273    408558    385228    377754    393391    349647    402051
dram[4]:     374359    412831    332716    364732    264005    247875    371153    397226    437557    390732    402419    404464    380836    393204    393717    372158
dram[5]:     427290    402010    325571    355485    271184    255567    397177    406478    438938    446387    395002    393296    395038    402493    400905    360132
dram[6]:     459599    425532    371086    374435    261879    241665    404207    412035    407139    457675    361566    391542    395270    362877    367296    396911
dram[7]:     442762    425964    376084    363487    246388    248449    375667    364903    410321    445198    383643    417390    384231    368783    382123    381092
dram[8]:     426022    439574    352243    364140    223678    246386    409436    365158    402428    402313    428171    377801    369523    390116    363259    401234
dram[9]:     475750    430403    327703    403520    239533    219436    411496    401037    371962    398544    419788    409077    424567    427455    392144    405170
dram[10]:     406699    423607    344419    404010    239643    239017    349007    338666    410222    421935    403615    425482    389775    403467    365861    395690
maximum mf latency per bank:
dram[0]:     636973    636849    668704    679690    682363    682365    671447    671454    674232    674238    682306    687538    617100    685029    682023    682024
dram[1]:     636968    636970    679562    679688    682365    679688    671436    671443    674231    671654    687538    682308    664176    685033    682052    661205
dram[2]:     636383    629217    679689    677104    682346    679707    638002    668842    674232    674296    669117    687541    684909    684910    682025    682025
dram[3]:     636256    636257    679675    679688    682330    682332    671447    668842    674273    674160    687566    687542    684901    684903    639354    661227
dram[4]:     592762    636972    666159    677111    682345    682346    671318    671439    674272    674277    687542    687527    684894    684903    661878    661880
dram[5]:     630104    636951    677112    679692    682235    682362    671431    671506    671674    674093    687634    687645    684894    684903    639523    616099
dram[6]:     629940    629860    679692    677227    682356    677140    671450    671505    671602    671675    687525    687420    684894    663867    662162    662162
dram[7]:     636837    629951    679808    679675    677110    682345    671451    671377    671603    674093    682287    682306    684901    617144    615780    639420
dram[8]:     629870    636870    677106    679676    682214    682362    668800    671333    671671    674228    687539    687539    684902    617111    614297    639433
dram[9]:     636870    630036    677106    676978    682329    677140    671447    671451    671686    674239    687566    687562    684902    664095    682055    650833
dram[10]:     629854    636965    679689    679687    682344    679740    638013    671461    671687    671697    687574    687413    664453    684904    682029    682030
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7770928 n_nop=7761973 n_act=754 n_pre=738 n_req=2012 n_rd=7268 n_write=195 bw_util=0.001921
n_activity=41015 dram_eff=0.3639
bk0: 388a 7768115i bk1: 384a 7768142i bk2: 384a 7768185i bk3: 384a 7767468i bk4: 448a 7767921i bk5: 448a 7767594i bk6: 480a 7767694i bk7: 480a 7767500i bk8: 512a 7767481i bk9: 512a 7767355i bk10: 512a 7767285i bk11: 512a 7767090i bk12: 472a 7767482i bk13: 472a 7767511i bk14: 440a 7768210i bk15: 440a 7767841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.00592825
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7770928 n_nop=7761920 n_act=787 n_pre=771 n_req=2008 n_rd=7256 n_write=194 bw_util=0.001917
n_activity=41250 dram_eff=0.3612
bk0: 384a 7768016i bk1: 384a 7767976i bk2: 384a 7768219i bk3: 384a 7767951i bk4: 448a 7767998i bk5: 448a 7767742i bk6: 480a 7767391i bk7: 480a 7767377i bk8: 512a 7767751i bk9: 512a 7767669i bk10: 512a 7767537i bk11: 512a 7767088i bk12: 472a 7768030i bk13: 472a 7767487i bk14: 436a 7767702i bk15: 436a 7768146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0047993
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7770928 n_nop=7761948 n_act=772 n_pre=756 n_req=2010 n_rd=7256 n_write=196 bw_util=0.001918
n_activity=42095 dram_eff=0.3541
bk0: 384a 7768198i bk1: 384a 7768436i bk2: 384a 7768145i bk3: 384a 7768062i bk4: 448a 7768075i bk5: 448a 7768041i bk6: 480a 7767898i bk7: 480a 7767474i bk8: 512a 7767920i bk9: 512a 7767727i bk10: 512a 7767336i bk11: 512a 7767120i bk12: 472a 7767822i bk13: 472a 7767524i bk14: 436a 7767820i bk15: 436a 7767976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00459906
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7770928 n_nop=7761970 n_act=758 n_pre=742 n_req=2010 n_rd=7264 n_write=194 bw_util=0.001919
n_activity=42307 dram_eff=0.3526
bk0: 384a 7767994i bk1: 384a 7767813i bk2: 384a 7767918i bk3: 384a 7767765i bk4: 448a 7767846i bk5: 448a 7767417i bk6: 484a 7767309i bk7: 484a 7767456i bk8: 512a 7767850i bk9: 512a 7767800i bk10: 512a 7767302i bk11: 512a 7767224i bk12: 472a 7767850i bk13: 472a 7767554i bk14: 436a 7768128i bk15: 436a 7767822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00637607
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7770928 n_nop=7761981 n_act=749 n_pre=733 n_req=2011 n_rd=7272 n_write=193 bw_util=0.001921
n_activity=41325 dram_eff=0.3613
bk0: 384a 7768054i bk1: 384a 7767366i bk2: 384a 7767588i bk3: 384a 7767375i bk4: 448a 7767575i bk5: 448a 7767994i bk6: 484a 7767129i bk7: 484a 7766889i bk8: 512a 7767347i bk9: 512a 7766742i bk10: 512a 7767112i bk11: 512a 7766835i bk12: 472a 7767583i bk13: 472a 7767247i bk14: 440a 7767972i bk15: 440a 7767797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.00941831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7770928 n_nop=7761964 n_act=753 n_pre=737 n_req=2020 n_rd=7272 n_write=202 bw_util=0.001924
n_activity=41742 dram_eff=0.3581
bk0: 384a 7767826i bk1: 384a 7767596i bk2: 384a 7768160i bk3: 384a 7767537i bk4: 448a 7767931i bk5: 448a 7767826i bk6: 484a 7767181i bk7: 484a 7767332i bk8: 512a 7767486i bk9: 512a 7767545i bk10: 512a 7767080i bk11: 512a 7767033i bk12: 472a 7767371i bk13: 472a 7767885i bk14: 440a 7767989i bk15: 440a 7767901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00571991
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7770928 n_nop=7761902 n_act=784 n_pre=768 n_req=2020 n_rd=7272 n_write=202 bw_util=0.001924
n_activity=42262 dram_eff=0.3537
bk0: 384a 7767966i bk1: 384a 7767813i bk2: 384a 7768035i bk3: 384a 7767648i bk4: 448a 7768056i bk5: 448a 7767587i bk6: 484a 7767203i bk7: 484a 7767042i bk8: 512a 7767864i bk9: 512a 7767627i bk10: 512a 7767345i bk11: 512a 7767043i bk12: 472a 7767587i bk13: 472a 7767558i bk14: 440a 7768062i bk15: 440a 7768135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00688837
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7770928 n_nop=7761999 n_act=743 n_pre=727 n_req=2011 n_rd=7264 n_write=195 bw_util=0.00192
n_activity=41442 dram_eff=0.36
bk0: 384a 7768147i bk1: 384a 7767571i bk2: 384a 7768083i bk3: 384a 7767719i bk4: 448a 7767855i bk5: 448a 7767865i bk6: 484a 7767422i bk7: 484a 7766967i bk8: 512a 7767829i bk9: 512a 7767738i bk10: 512a 7767372i bk11: 512a 7767377i bk12: 472a 7767653i bk13: 472a 7767592i bk14: 436a 7768291i bk15: 436a 7767524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0063107
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7770928 n_nop=7761958 n_act=760 n_pre=744 n_req=2015 n_rd=7268 n_write=198 bw_util=0.001922
n_activity=41255 dram_eff=0.3619
bk0: 384a 7768436i bk1: 384a 7767842i bk2: 384a 7768118i bk3: 384a 7767800i bk4: 448a 7767865i bk5: 448a 7767804i bk6: 484a 7767509i bk7: 484a 7767429i bk8: 512a 7768104i bk9: 512a 7767526i bk10: 512a 7767466i bk11: 512a 7766957i bk12: 476a 7767518i bk13: 472a 7767677i bk14: 436a 7767906i bk15: 436a 7767767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00482555
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7770928 n_nop=7761973 n_act=755 n_pre=739 n_req=2019 n_rd=7256 n_write=205 bw_util=0.00192
n_activity=42013 dram_eff=0.3552
bk0: 384a 7768262i bk1: 384a 7768037i bk2: 384a 7767999i bk3: 384a 7767564i bk4: 448a 7767821i bk5: 448a 7767655i bk6: 484a 7767643i bk7: 484a 7767344i bk8: 512a 7767400i bk9: 512a 7767521i bk10: 512a 7767341i bk11: 512a 7767145i bk12: 468a 7767643i bk13: 468a 7767559i bk14: 436a 7768173i bk15: 436a 7767888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00525651
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7770928 n_nop=7761952 n_act=771 n_pre=755 n_req=2008 n_rd=7256 n_write=194 bw_util=0.001917
n_activity=41846 dram_eff=0.3561
bk0: 384a 7768436i bk1: 384a 7767974i bk2: 384a 7768300i bk3: 384a 7768065i bk4: 448a 7767958i bk5: 448a 7767964i bk6: 484a 7767540i bk7: 484a 7767447i bk8: 512a 7767853i bk9: 512a 7767558i bk10: 512a 7767198i bk11: 512a 7767087i bk12: 468a 7767547i bk13: 468a 7767630i bk14: 436a 7767804i bk15: 436a 7767866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0053713

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54454, Miss = 909, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[1]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[2]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 53703, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[5]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[7]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[8]: Access = 53132, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[10]: Access = 53495, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 53060, Miss = 909, Miss_rate = 0.017, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[12]: Access = 53240, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 53229, Miss = 909, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[14]: Access = 53115, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 53245, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[16]: Access = 61891, Miss = 909, Miss_rate = 0.015, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[17]: Access = 53294, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[18]: Access = 53014, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[19]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[20]: Access = 52725, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3682
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.44908
	minimum = 6
	maximum = 33
Network latency average = 8.24614
	minimum = 6
	maximum = 29
Slowest packet = 2362898
Flit latency average = 8.05615
	minimum = 6
	maximum = 28
Slowest flit = 4064694
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0353282
	minimum = 0.0272805 (at node 0)
	maximum = 0.0439045 (at node 44)
Accepted packet rate average = 0.0353282
	minimum = 0.0272805 (at node 0)
	maximum = 0.0439045 (at node 44)
Injected flit rate average = 0.0529923
	minimum = 0.0272805 (at node 0)
	maximum = 0.0848252 (at node 44)
Accepted flit rate average= 0.0529923
	minimum = 0.0392157 (at node 32)
	maximum = 0.0699062 (at node 8)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.8008 (18 samples)
	minimum = 6 (18 samples)
	maximum = 338.5 (18 samples)
Network latency average = 19.0284 (18 samples)
	minimum = 6 (18 samples)
	maximum = 243.889 (18 samples)
Flit latency average = 20.5116 (18 samples)
	minimum = 6 (18 samples)
	maximum = 243.167 (18 samples)
Fragmentation average = 0.00250545 (18 samples)
	minimum = 0 (18 samples)
	maximum = 73.5556 (18 samples)
Injected packet rate average = 0.0104662 (18 samples)
	minimum = 0.00765518 (18 samples)
	maximum = 0.0241788 (18 samples)
Accepted packet rate average = 0.0104662 (18 samples)
	minimum = 0.00765518 (18 samples)
	maximum = 0.0241788 (18 samples)
Injected flit rate average = 0.0160996 (18 samples)
	minimum = 0.00881323 (18 samples)
	maximum = 0.0360703 (18 samples)
Accepted flit rate average = 0.0160996 (18 samples)
	minimum = 0.0118481 (18 samples)
	maximum = 0.0426463 (18 samples)
Injected packet size average = 1.53824 (18 samples)
Accepted packet size average = 1.53824 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 9 min, 57 sec (7797 sec)
gpgpu_simulation_rate = 3743 (inst/sec)
gpgpu_simulation_rate = 1055 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 3985
gpu_sim_insn = 1245371
gpu_ipc =     312.5147
gpu_tot_sim_cycle = 8458031
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       3.5985
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 338887
gpu_stall_icnt2sh    = 1465982
partiton_reqs_in_parallel = 87670
partiton_reqs_in_parallel_total    = 91731377
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.8558
partiton_reqs_in_parallel_util = 87670
partiton_reqs_in_parallel_util_total    = 91731377
gpu_sim_cycle_parition_util = 3985
gpu_tot_sim_cycle_parition_util    = 4184019
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9243
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      49.4732 GB/Sec
L2_BW_total  =      13.2822 GB/Sec
gpu_total_sim_rate=3900

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295070
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1513, 1252, 1590, 1606, 1537, 1480, 1376, 1370, 1847, 1577, 1313, 1530, 1793, 1672, 1569, 1669, 1618, 1937, 1565, 1793, 1638, 1823, 1855, 1640, 1459, 1435, 1722, 1595, 1649, 1711, 1732, 1658, 1568, 1358, 1097, 1112, 1511, 1508, 1042, 1590, 1416, 1392, 1381, 1236, 1217, 1331, 1523, 1315, 1597, 1772, 1656, 1991, 1542, 1604, 2236, 1394, 1828, 1869, 1641, 1360, 1850, 1886, 1714, 1765, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 1763297
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1749017
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9394
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1630659	W0_Idle:14006093	W0_Scoreboard:159503912	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
maxmrqlatency = 423 
maxdqlatency = 0 
maxmflatency = 687645 
averagemflatency = 7081 
max_icnt2mem_latency = 687395 
max_icnt2sh_latency = 8455207 
mrq_lat_table:17245 	272 	436 	1338 	731 	641 	757 	619 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1018577 	121978 	3346 	1569 	1563 	1318 	3666 	4881 	2992 	3475 	8412 	9228 	4059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	720183 	102207 	128363 	68466 	61992 	53507 	8552 	1160 	1354 	1416 	1349 	3676 	4846 	2981 	3475 	8415 	9225 	4059 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	397093 	215547 	201924 	50708 	21089 	3351 	42 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5238 	77245 	212668 	6 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5152 	96 	19 	30 	51 	121 	255 	355 	400 	306 	134 	40 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        15        16        16        20        14        22        16        10        16        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        22        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        18        13        14        21        16        16        22        18        16        16 
dram[3]:        16        16        16        17         9        11        10        15        13        18        18        18        12        11        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        12        14        14        15 
dram[5]:        16        17        17        17        12        17         8        12        16        14        13        17        18        16        16        12 
dram[6]:        17        16        16        16        13        13        17        10        16        19        10        14        10        14        15        16 
dram[7]:        16        16        17        16        11        10        15        12        14        19        12        14        22        10        16        15 
dram[8]:        16        16        16        16        13        12        14        11        12        14        14        17        10        14        15        16 
dram[9]:        16        16        16        16        15         8        15        14        16        21        16        18        21        12        15        16 
dram[10]:        16        16        16        16        11         8        17        12        16        14        17        15        13        14        16        15 
maximum service time to same row:
dram[0]:    211011    192769    419410    369904    513486    416620    398578    380329    471502    310011    418068    317796    241091    330827    435038    280841 
dram[1]:    268140    160781    270913    388141    347429    455873    393353    380354    231813    218780    299584    278740    354296    243426    187562    531421 
dram[2]:    158904    193608    408961    406361    328233    359318    380355    382967    273548    216186    323004    196585    317834    346460    323017    323020 
dram[3]:    247001    209150    448053    422033    521034    730958    315204    346466    289157    195376    268327    255301    343882    341264    272111    323022 
dram[4]:    196942    231854    408990    484516    511871    515201    299582    301163    276144    296975    252691    258792    307395    303159    291748    433738 
dram[5]:    260485    151121    427188    448048    621378    535350    434589    401173    270922    310003    347167    450686    244869    507325    283964    250089 
dram[6]:    317796    310001    427202    427239    457085    565383    398550    333435    289162    273531    432450    290645    362080    411585    242262    328716 
dram[7]:    214280    169330    427206    349079    460550    433661    429822    401168    307373    515770    481920    218815    354279    427236    286520    200575 
dram[8]:    237884    179756    448082    427228    352821    566670    413016    385528    297423    406378    232125    319209    302194    323007    278710    281341 
dram[9]:    320398    132855    367300    239838    393383    558156    315212    625192    519817    310010    325622    320429    356894    317802    174544    234447 
dram[10]:    226632    182340    218840    190172    448064    569607    268301    273526    518393    299575    268322    248639    343855    354261    208405    289139 
average row accesses per activate:
dram[0]:  2.255814  2.594594  2.341463  2.285714  2.953488  2.804348  2.666667  3.090909  2.666667  2.769231  3.173913  2.618182  2.250000  2.509091  3.100000  2.818182 
dram[1]:  2.000000  2.341463  2.487180  2.086957  2.612245  2.388889  2.615385  2.854167  2.735849  2.938776  2.826923  2.526316  2.481482  2.454545  2.346154  3.210526 
dram[2]:  2.285714  2.461539  2.285714  2.181818  2.560000  3.047619  2.760000  2.634615  2.823529  2.900000  2.607143  2.285714  2.680000  2.680000  2.680851  2.772727 
dram[3]:  2.042553  2.181818  2.042553  2.425000  3.000000  2.509804  2.490909  2.875000  2.900000  3.063830  2.938776  3.000000  2.913043  2.379310  2.837209  2.904762 
dram[4]:  3.096774  2.400000  2.552632  2.461539  2.976744  3.368421  2.740000  2.740000  2.735849  2.500000  2.959184  2.571429  2.547170  2.076923  3.153846  2.638298 
dram[5]:  2.285714  2.063830  2.852941  2.365854  2.782609  3.583333  2.603774  2.464286  2.716981  2.938776  2.788461  2.703704  2.379310  2.978261  2.860465  2.860465 
dram[6]:  2.309524  2.181818  2.341463  2.400000  3.000000  2.632653  2.300000  2.592592  2.843137  2.959184  2.636364  2.543860  2.379310  2.454545  2.617021  3.153846 
dram[7]:  2.461539  2.086957  2.621622  2.594594  2.866667  3.047619  2.555556  2.262295  3.272727  3.625000  2.716981  2.666667  2.720000  2.596154  2.928571  2.595745 
dram[8]:  2.181818  2.461539  2.461539  2.400000  2.480769  2.844445  2.653846  2.686275  3.000000  3.130435  2.482759  2.900000  2.465517  2.755102  2.772727  2.711111 
dram[9]:  2.341463  2.181818  2.742857  2.232558  2.888889  2.708333  3.066667  2.740000  2.920000  3.127660  2.722222  2.716981  2.528302  2.472727  2.733333  2.617021 
dram[10]:  2.341463  2.086957  2.400000  2.526316  2.509804  2.765957  2.509091  2.362069  3.625000  3.000000  2.900000  2.807692  2.436364  2.333333  2.541667  2.711111 
average row locality = 22144/8385 = 2.640906
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        17        16        16        16        16        18        16        17        20        14        14 
dram[1]:         0         0         1         0        16        17        16        17        17        16        19        16        16        17        13        13 
dram[2]:         0         0         0         0        16        16        18        17        16        17        18        16        16        16        17        13 
dram[3]:         0         0         0         1        17        16        16        17        17        16        16        16        16        20        13        13 
dram[4]:         0         0         1         0        16        16        16        16        17        17        17        16        17        17        13        14 
dram[5]:         0         1         1         1        16        17        17        17        16        16        17        18        20        19        13        13 
dram[6]:         1         0         0         0        17        17        17        19        17        17        17        17        20        17        13        13 
dram[7]:         0         0         1         0        17        16        17        17        16        17        16        16        18        17        14        13 
dram[8]:         0         0         0         0        17        16        17        16        16        16        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        18        17        16        18        19        19        16        17        19        14        14 
dram[10]:         0         0         0         0        16        18        17        16        17        16        17        18        17        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 205/193 = 1.06
average mf latency per bank:
dram[0]:     449515    430531    374168    353168    233909    250108    395650    404940    429716    448361    419624    416048    417024    375434    397425    377429
dram[1]:     418375    449599    376696    341035    270528    246292    387891    369246    517530    513031    414681    395318    387917    396237    397601    403081
dram[2]:     397533    414622    330663    340693    257718    274203    381550    393957    404285    447222    372761    379617    375435    437841    376008    391365
dram[3]:     405366    431395    359207    345122    248011    236442    386675    354860    446130    456273    408558    385228    377754    393391    349717    402120
dram[4]:     374418    412887    332716    364732    264005    247875    371153    397226    437557    390735    402419    404464    380836    393207    393786    372226
dram[5]:     427348    402065    325571    355485    271184    255567    397177    406479    438938    446387    395004    393296    395038    402493    400980    360206
dram[6]:     459653    425586    371086    374435    261880    241665    404208    412036    407139    457675    361566    391542    395270    362877    367373    397009
dram[7]:     442815    426018    376084    363487    246388    248449    375667    364903    410321    445198    383643    417390    384234    368783    382199    381167
dram[8]:     426068    439620    352243    364140    223678    246386    409436    365158    402428    402313    428172    377801    369526    390116    363336    401309
dram[9]:     475798    430451    327703    403520    239533    219437    411496    401038    371962    398544    419788    409077    424567    427455    392222    405245
dram[10]:     406747    423655    344419    404010    239643    239017    349007    338666    410222    421935    403615    425485    389775    403467    365939    395766
maximum mf latency per bank:
dram[0]:     636973    636849    668704    679690    682363    682365    671447    671454    674232    674238    682306    687538    617100    685029    682023    682024
dram[1]:     636968    636970    679562    679688    682365    679688    671436    671443    674231    671654    687538    682308    664176    685033    682052    661205
dram[2]:     636383    629217    679689    677104    682346    679707    638002    668842    674232    674296    669117    687541    684909    684910    682025    682025
dram[3]:     636256    636257    679675    679688    682330    682332    671447    668842    674273    674160    687566    687542    684901    684903    639354    661227
dram[4]:     592762    636972    666159    677111    682345    682346    671318    671439    674272    674277    687542    687527    684894    684903    661878    661880
dram[5]:     630104    636951    677112    679692    682235    682362    671431    671506    671674    674093    687634    687645    684894    684903    639523    616099
dram[6]:     629940    629860    679692    677227    682356    677140    671450    671505    671602    671675    687525    687420    684894    663867    662162    662162
dram[7]:     636837    629951    679808    679675    677110    682345    671451    671377    671603    674093    682287    682306    684901    617144    615780    639420
dram[8]:     629870    636870    677106    679676    682214    682362    668800    671333    671671    674228    687539    687539    684902    617111    614297    639433
dram[9]:     636870    630036    677106    676978    682329    677140    671447    671451    671686    674239    687566    687562    684902    664095    682055    650833
dram[10]:     629854    636965    679689    679687    682344    679740    638013    671461    671687    671697    687574    687413    664453    684904    682029    682030
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778326 n_nop=7769371 n_act=754 n_pre=738 n_req=2012 n_rd=7268 n_write=195 bw_util=0.001919
n_activity=41015 dram_eff=0.3639
bk0: 388a 7775513i bk1: 384a 7775540i bk2: 384a 7775583i bk3: 384a 7774866i bk4: 448a 7775319i bk5: 448a 7774992i bk6: 480a 7775092i bk7: 480a 7774898i bk8: 512a 7774879i bk9: 512a 7774753i bk10: 512a 7774683i bk11: 512a 7774488i bk12: 472a 7774880i bk13: 472a 7774909i bk14: 440a 7775608i bk15: 440a 7775239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.00592261
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778326 n_nop=7769318 n_act=787 n_pre=771 n_req=2008 n_rd=7256 n_write=194 bw_util=0.001916
n_activity=41250 dram_eff=0.3612
bk0: 384a 7775414i bk1: 384a 7775374i bk2: 384a 7775617i bk3: 384a 7775349i bk4: 448a 7775396i bk5: 448a 7775140i bk6: 480a 7774789i bk7: 480a 7774775i bk8: 512a 7775149i bk9: 512a 7775067i bk10: 512a 7774935i bk11: 512a 7774486i bk12: 472a 7775428i bk13: 472a 7774885i bk14: 436a 7775100i bk15: 436a 7775544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00479473
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778326 n_nop=7769346 n_act=772 n_pre=756 n_req=2010 n_rd=7256 n_write=196 bw_util=0.001916
n_activity=42095 dram_eff=0.3541
bk0: 384a 7775596i bk1: 384a 7775834i bk2: 384a 7775543i bk3: 384a 7775460i bk4: 448a 7775473i bk5: 448a 7775439i bk6: 480a 7775296i bk7: 480a 7774872i bk8: 512a 7775318i bk9: 512a 7775125i bk10: 512a 7774734i bk11: 512a 7774518i bk12: 472a 7775220i bk13: 472a 7774922i bk14: 436a 7775218i bk15: 436a 7775374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00459469
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778326 n_nop=7769368 n_act=758 n_pre=742 n_req=2010 n_rd=7264 n_write=194 bw_util=0.001918
n_activity=42307 dram_eff=0.3526
bk0: 384a 7775392i bk1: 384a 7775211i bk2: 384a 7775316i bk3: 384a 7775163i bk4: 448a 7775244i bk5: 448a 7774815i bk6: 484a 7774707i bk7: 484a 7774854i bk8: 512a 7775248i bk9: 512a 7775198i bk10: 512a 7774700i bk11: 512a 7774622i bk12: 472a 7775248i bk13: 472a 7774952i bk14: 436a 7775526i bk15: 436a 7775220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00637001
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778326 n_nop=7769379 n_act=749 n_pre=733 n_req=2011 n_rd=7272 n_write=193 bw_util=0.001919
n_activity=41325 dram_eff=0.3613
bk0: 384a 7775452i bk1: 384a 7774764i bk2: 384a 7774986i bk3: 384a 7774773i bk4: 448a 7774973i bk5: 448a 7775392i bk6: 484a 7774527i bk7: 484a 7774287i bk8: 512a 7774745i bk9: 512a 7774140i bk10: 512a 7774510i bk11: 512a 7774233i bk12: 472a 7774981i bk13: 472a 7774645i bk14: 440a 7775370i bk15: 440a 7775195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.00940935
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778326 n_nop=7769362 n_act=753 n_pre=737 n_req=2020 n_rd=7272 n_write=202 bw_util=0.001922
n_activity=41742 dram_eff=0.3581
bk0: 384a 7775224i bk1: 384a 7774994i bk2: 384a 7775558i bk3: 384a 7774935i bk4: 448a 7775329i bk5: 448a 7775224i bk6: 484a 7774579i bk7: 484a 7774730i bk8: 512a 7774884i bk9: 512a 7774943i bk10: 512a 7774478i bk11: 512a 7774431i bk12: 472a 7774769i bk13: 472a 7775283i bk14: 440a 7775387i bk15: 440a 7775299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00571447
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778326 n_nop=7769300 n_act=784 n_pre=768 n_req=2020 n_rd=7272 n_write=202 bw_util=0.001922
n_activity=42262 dram_eff=0.3537
bk0: 384a 7775364i bk1: 384a 7775211i bk2: 384a 7775433i bk3: 384a 7775046i bk4: 448a 7775454i bk5: 448a 7774985i bk6: 484a 7774601i bk7: 484a 7774440i bk8: 512a 7775262i bk9: 512a 7775025i bk10: 512a 7774743i bk11: 512a 7774441i bk12: 472a 7774985i bk13: 472a 7774956i bk14: 440a 7775460i bk15: 440a 7775533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00688181
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778326 n_nop=7769397 n_act=743 n_pre=727 n_req=2011 n_rd=7264 n_write=195 bw_util=0.001918
n_activity=41442 dram_eff=0.36
bk0: 384a 7775545i bk1: 384a 7774969i bk2: 384a 7775481i bk3: 384a 7775117i bk4: 448a 7775253i bk5: 448a 7775263i bk6: 484a 7774820i bk7: 484a 7774365i bk8: 512a 7775227i bk9: 512a 7775136i bk10: 512a 7774770i bk11: 512a 7774775i bk12: 472a 7775051i bk13: 472a 7774990i bk14: 436a 7775689i bk15: 436a 7774922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0063047
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778326 n_nop=7769356 n_act=760 n_pre=744 n_req=2015 n_rd=7268 n_write=198 bw_util=0.00192
n_activity=41255 dram_eff=0.3619
bk0: 384a 7775834i bk1: 384a 7775240i bk2: 384a 7775516i bk3: 384a 7775198i bk4: 448a 7775263i bk5: 448a 7775202i bk6: 484a 7774907i bk7: 484a 7774827i bk8: 512a 7775502i bk9: 512a 7774924i bk10: 512a 7774864i bk11: 512a 7774355i bk12: 476a 7774916i bk13: 472a 7775075i bk14: 436a 7775304i bk15: 436a 7775165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00482096
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778326 n_nop=7769371 n_act=755 n_pre=739 n_req=2019 n_rd=7256 n_write=205 bw_util=0.001918
n_activity=42013 dram_eff=0.3552
bk0: 384a 7775660i bk1: 384a 7775435i bk2: 384a 7775397i bk3: 384a 7774962i bk4: 448a 7775219i bk5: 448a 7775053i bk6: 484a 7775041i bk7: 484a 7774742i bk8: 512a 7774798i bk9: 512a 7774919i bk10: 512a 7774739i bk11: 512a 7774543i bk12: 468a 7775041i bk13: 468a 7774957i bk14: 436a 7775571i bk15: 436a 7775286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00525152
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7778326 n_nop=7769350 n_act=771 n_pre=755 n_req=2008 n_rd=7256 n_write=194 bw_util=0.001916
n_activity=41846 dram_eff=0.3561
bk0: 384a 7775834i bk1: 384a 7775372i bk2: 384a 7775698i bk3: 384a 7775463i bk4: 448a 7775356i bk5: 448a 7775362i bk6: 484a 7774938i bk7: 484a 7774845i bk8: 512a 7775251i bk9: 512a 7774956i bk10: 512a 7774596i bk11: 512a 7774485i bk12: 468a 7774945i bk13: 468a 7775028i bk14: 436a 7775202i bk15: 436a 7775264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00536619

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54547, Miss = 909, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[1]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[2]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 53795, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[5]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[7]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[8]: Access = 53224, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 53435, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[10]: Access = 53595, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 53158, Miss = 909, Miss_rate = 0.017, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[12]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 53328, Miss = 909, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[14]: Access = 53213, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 53341, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[16]: Access = 61986, Miss = 909, Miss_rate = 0.015, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[17]: Access = 53386, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[18]: Access = 53106, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[19]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[20]: Access = 52817, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3682
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868391
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.12548
	minimum = 6
	maximum = 23
Network latency average = 7.12284
	minimum = 6
	maximum = 22
Slowest packet = 2367439
Flit latency average = 6.71827
	minimum = 6
	maximum = 21
Slowest flit = 4069682
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0104418
	minimum = 0.00803213 (at node 5)
	maximum = 0.0125502 (at node 38)
Accepted packet rate average = 0.0104418
	minimum = 0.00803213 (at node 5)
	maximum = 0.0125502 (at node 38)
Injected flit rate average = 0.0156627
	minimum = 0.00803213 (at node 5)
	maximum = 0.0249749 (at node 38)
Accepted flit rate average= 0.0156627
	minimum = 0.0115462 (at node 29)
	maximum = 0.0223394 (at node 27)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.6073 (19 samples)
	minimum = 6 (19 samples)
	maximum = 321.895 (19 samples)
Network latency average = 18.4018 (19 samples)
	minimum = 6 (19 samples)
	maximum = 232.211 (19 samples)
Flit latency average = 19.7857 (19 samples)
	minimum = 6 (19 samples)
	maximum = 231.474 (19 samples)
Fragmentation average = 0.00237359 (19 samples)
	minimum = 0 (19 samples)
	maximum = 69.6842 (19 samples)
Injected packet rate average = 0.0104649 (19 samples)
	minimum = 0.00767502 (19 samples)
	maximum = 0.0235668 (19 samples)
Accepted packet rate average = 0.0104649 (19 samples)
	minimum = 0.00767502 (19 samples)
	maximum = 0.0235668 (19 samples)
Injected flit rate average = 0.0160766 (19 samples)
	minimum = 0.00877212 (19 samples)
	maximum = 0.0354864 (19 samples)
Accepted flit rate average = 0.0160766 (19 samples)
	minimum = 0.0118322 (19 samples)
	maximum = 0.0415775 (19 samples)
Injected packet size average = 1.53623 (19 samples)
Accepted packet size average = 1.53623 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 10 min, 3 sec (7803 sec)
gpgpu_simulation_rate = 3900 (inst/sec)
gpgpu_simulation_rate = 1083 (cycle/sec)
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 968
gpu_sim_insn = 1114112
gpu_ipc =    1150.9421
gpu_tot_sim_cycle = 8681149
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       3.6343
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 338887
gpu_stall_icnt2sh    = 1465985
partiton_reqs_in_parallel = 21296
partiton_reqs_in_parallel_total    = 91819047
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.5793
partiton_reqs_in_parallel_util = 21296
partiton_reqs_in_parallel_util_total    = 91819047
gpu_sim_cycle_parition_util = 968
gpu_tot_sim_cycle_parition_util    = 4188004
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9243
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     200.5347 GB/Sec
L2_BW_total  =      12.9632 GB/Sec
gpu_total_sim_rate=4041

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 5495
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 15477
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1315550
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5495
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15477
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1555, 1294, 1632, 1648, 1579, 1522, 1418, 1412, 1889, 1619, 1355, 1572, 1835, 1714, 1611, 1711, 1639, 1958, 1586, 1814, 1659, 1844, 1876, 1661, 1480, 1456, 1743, 1616, 1670, 1732, 1753, 1679, 1589, 1379, 1118, 1133, 1532, 1529, 1063, 1611, 1437, 1413, 1402, 1257, 1238, 1352, 1544, 1336, 1618, 1793, 1677, 2012, 1563, 1625, 2257, 1415, 1849, 1890, 1662, 1381, 1871, 1907, 1735, 1786, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 1763297
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1749017
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9394
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1634994	W0_Idle:14009226	W0_Scoreboard:159515416	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 423 
maxdqlatency = 0 
maxmflatency = 687645 
averagemflatency = 7077 
max_icnt2mem_latency = 687395 
max_icnt2sh_latency = 8455207 
mrq_lat_table:17245 	272 	436 	1338 	731 	641 	757 	619 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1020625 	121978 	3346 	1569 	1563 	1318 	3666 	4881 	2992 	3475 	8412 	9228 	4059 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	722192 	102246 	128363 	68466 	61992 	53507 	8552 	1160 	1354 	1416 	1349 	3676 	4846 	2981 	3475 	8415 	9225 	4059 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	398835 	215851 	201926 	50708 	21089 	3351 	42 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	136 	5238 	77245 	212668 	6 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5153 	96 	19 	31 	51 	121 	255 	355 	400 	306 	134 	40 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        10        15        16        16        20        14        22        16        10        16        14        14 
dram[1]:        16        16        17        16        14         9        10        13        10        22        14        14        14        22        14        14 
dram[2]:        16        16        16        16        18        10        18        13        14        21        16        16        22        18        16        16 
dram[3]:        16        16        16        17         9        11        10        15        13        18        18        18        12        11        14        14 
dram[4]:        16        16        17        16        10        14        12        12        15        25        16        12        12        14        14        15 
dram[5]:        16        17        17        17        12        17         8        12        16        14        13        17        18        16        16        12 
dram[6]:        17        16        16        16        13        13        17        10        16        19        10        14        10        14        15        16 
dram[7]:        16        16        17        16        11        10        15        12        14        19        12        14        22        10        16        15 
dram[8]:        16        16        16        16        13        12        14        11        12        14        14        17        10        14        15        16 
dram[9]:        16        16        16        16        15         8        15        14        16        21        16        18        21        12        15        16 
dram[10]:        16        16        16        16        11         8        17        12        16        14        17        15        13        14        16        15 
maximum service time to same row:
dram[0]:    211011    192769    419410    369904    513486    416620    398578    380329    471502    310011    418068    317796    241091    330827    435038    280841 
dram[1]:    268140    160781    270913    388141    347429    455873    393353    380354    231813    218780    299584    278740    354296    243426    187562    531421 
dram[2]:    158904    193608    408961    406361    328233    359318    380355    382967    273548    216186    323004    196585    317834    346460    323017    323020 
dram[3]:    247001    209150    448053    422033    521034    730958    315204    346466    289157    195376    268327    255301    343882    341264    272111    323022 
dram[4]:    196942    231854    408990    484516    511871    515201    299582    301163    276144    296975    252691    258792    307395    303159    291748    433738 
dram[5]:    260485    151121    427188    448048    621378    535350    434589    401173    270922    310003    347167    450686    244869    507325    283964    250089 
dram[6]:    317796    310001    427202    427239    457085    565383    398550    333435    289162    273531    432450    290645    362080    411585    242262    328716 
dram[7]:    214280    169330    427206    349079    460550    433661    429822    401168    307373    515770    481920    218815    354279    427236    286520    200575 
dram[8]:    237884    179756    448082    427228    352821    566670    413016    385528    297423    406378    232125    319209    302194    323007    278710    281341 
dram[9]:    320398    132855    367300    239838    393383    558156    315212    625192    519817    310010    325622    320429    356894    317802    174544    234447 
dram[10]:    226632    182340    218840    190172    448064    569607    268301    273526    518393    299575    268322    248639    343855    354261    208405    289139 
average row accesses per activate:
dram[0]:  2.255814  2.594594  2.341463  2.285714  2.953488  2.804348  2.666667  3.090909  2.666667  2.769231  3.173913  2.618182  2.250000  2.509091  3.100000  2.818182 
dram[1]:  2.000000  2.341463  2.487180  2.086957  2.612245  2.388889  2.615385  2.854167  2.735849  2.938776  2.826923  2.526316  2.481482  2.454545  2.346154  3.210526 
dram[2]:  2.285714  2.461539  2.285714  2.181818  2.560000  3.047619  2.760000  2.634615  2.823529  2.900000  2.607143  2.285714  2.680000  2.680000  2.680851  2.772727 
dram[3]:  2.042553  2.181818  2.042553  2.425000  3.000000  2.509804  2.490909  2.875000  2.900000  3.063830  2.938776  3.000000  2.913043  2.379310  2.837209  2.904762 
dram[4]:  3.096774  2.400000  2.552632  2.461539  2.976744  3.368421  2.740000  2.740000  2.735849  2.500000  2.959184  2.571429  2.547170  2.076923  3.153846  2.638298 
dram[5]:  2.285714  2.063830  2.852941  2.365854  2.782609  3.583333  2.603774  2.464286  2.716981  2.938776  2.788461  2.703704  2.379310  2.978261  2.860465  2.860465 
dram[6]:  2.309524  2.181818  2.341463  2.400000  3.000000  2.632653  2.300000  2.592592  2.843137  2.959184  2.636364  2.543860  2.379310  2.454545  2.617021  3.153846 
dram[7]:  2.461539  2.086957  2.621622  2.594594  2.866667  3.047619  2.555556  2.262295  3.272727  3.625000  2.716981  2.666667  2.720000  2.596154  2.928571  2.595745 
dram[8]:  2.181818  2.461539  2.461539  2.400000  2.480769  2.844445  2.653846  2.686275  3.000000  3.130435  2.482759  2.900000  2.465517  2.755102  2.772727  2.711111 
dram[9]:  2.341463  2.181818  2.742857  2.232558  2.888889  2.708333  3.066667  2.740000  2.920000  3.127660  2.722222  2.716981  2.528302  2.472727  2.733333  2.617021 
dram[10]:  2.341463  2.086957  2.400000  2.526316  2.509804  2.765957  2.509091  2.362069  3.625000  3.000000  2.900000  2.807692  2.436364  2.333333  2.541667  2.711111 
average row locality = 22144/8385 = 2.640906
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        97        96        96        96       112       112       120       120       128       128       128       128       118       118       110       110 
dram[1]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[2]:        96        96        96        96       112       112       120       120       128       128       128       128       118       118       109       109 
dram[3]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[4]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[5]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[6]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       110       110 
dram[7]:        96        96        96        96       112       112       121       121       128       128       128       128       118       118       109       109 
dram[8]:        96        96        96        96       112       112       121       121       128       128       128       128       119       118       109       109 
dram[9]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
dram[10]:        96        96        96        96       112       112       121       121       128       128       128       128       117       117       109       109 
total reads: 19976
bank skew: 128/96 = 1.33
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        15        17        16        16        16        16        18        16        17        20        14        14 
dram[1]:         0         0         1         0        16        17        16        17        17        16        19        16        16        17        13        13 
dram[2]:         0         0         0         0        16        16        18        17        16        17        18        16        16        16        17        13 
dram[3]:         0         0         0         1        17        16        16        17        17        16        16        16        16        20        13        13 
dram[4]:         0         0         1         0        16        16        16        16        17        17        17        16        17        17        13        14 
dram[5]:         0         1         1         1        16        17        17        17        16        16        17        18        20        19        13        13 
dram[6]:         1         0         0         0        17        17        17        19        17        17        17        17        20        17        13        13 
dram[7]:         0         0         1         0        17        16        17        17        16        17        16        16        18        17        14        13 
dram[8]:         0         0         0         0        17        16        17        16        16        16        16        17        24        17        13        13 
dram[9]:         0         0         0         0        18        18        17        16        18        19        19        16        17        19        14        14 
dram[10]:         0         0         0         0        16        18        17        16        17        16        17        18        17        16        13        13 
total reads: 2168
min_bank_accesses = 0!
chip skew: 205/193 = 1.06
average mf latency per bank:
dram[0]:     449554    430570    374256    353257    233909    250108    395650    404940    429716    448361    419624    416048    417024    375434    397425    377429
dram[1]:     418414    449637    376783    341123    270528    246292    387891    369246    517530    513031    414681    395318    387917    396237    397601    403081
dram[2]:     397572    414661    330751    340781    257718    274203    381550    393957    404285    447222    372761    379617    375435    437841    376008    391365
dram[3]:     405405    431433    359295    345209    248011    236442    386675    354860    446130    456273    408558    385228    377754    393391    349717    402120
dram[4]:     374457    412926    332803    364820    264005    247875    371153    397226    437557    390735    402419    404464    380836    393207    393786    372226
dram[5]:     427387    402103    325658    355572    271184    255567    397177    406479    438938    446387    395004    393296    395038    402493    400980    360206
dram[6]:     459692    425625    371174    374523    261880    241665    404208    412036    407139    457675    361566    391542    395270    362877    367373    397009
dram[7]:     442854    426056    376171    363575    246388    248449    375667    364903    410321    445198    383643    417390    384234    368783    382199    381167
dram[8]:     426112    439664    352331    364228    223678    246386    409436    365158    402428    402313    428172    377801    369526    390116    363336    401309
dram[9]:     475842    430495    327791    403608    239533    219437    411496    401038    371962    398544    419788    409077    424567    427455    392222    405245
dram[10]:     406792    423700    344507    404099    239643    239017    349007    338666    410222    421935    403615    425485    389775    403467    365939    395766
maximum mf latency per bank:
dram[0]:     636973    636849    668704    679690    682363    682365    671447    671454    674232    674238    682306    687538    617100    685029    682023    682024
dram[1]:     636968    636970    679562    679688    682365    679688    671436    671443    674231    671654    687538    682308    664176    685033    682052    661205
dram[2]:     636383    629217    679689    677104    682346    679707    638002    668842    674232    674296    669117    687541    684909    684910    682025    682025
dram[3]:     636256    636257    679675    679688    682330    682332    671447    668842    674273    674160    687566    687542    684901    684903    639354    661227
dram[4]:     592762    636972    666159    677111    682345    682346    671318    671439    674272    674277    687542    687527    684894    684903    661878    661880
dram[5]:     630104    636951    677112    679692    682235    682362    671431    671506    671674    674093    687634    687645    684894    684903    639523    616099
dram[6]:     629940    629860    679692    677227    682356    677140    671450    671505    671602    671675    687525    687420    684894    663867    662162    662162
dram[7]:     636837    629951    679808    679675    677110    682345    671451    671377    671603    674093    682287    682306    684901    617144    615780    639420
dram[8]:     629870    636870    677106    679676    682214    682362    668800    671333    671671    674228    687539    687539    684902    617111    614297    639433
dram[9]:     636870    630036    677106    676978    682329    677140    671447    671451    671686    674239    687566    687562    684902    664095    682055    650833
dram[10]:     629854    636965    679689    679687    682344    679740    638013    671461    671687    671697    687574    687413    664453    684904    682029    682030
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7780122 n_nop=7771167 n_act=754 n_pre=738 n_req=2012 n_rd=7268 n_write=195 bw_util=0.001918
n_activity=41015 dram_eff=0.3639
bk0: 388a 7777309i bk1: 384a 7777336i bk2: 384a 7777379i bk3: 384a 7776662i bk4: 448a 7777115i bk5: 448a 7776788i bk6: 480a 7776888i bk7: 480a 7776694i bk8: 512a 7776675i bk9: 512a 7776549i bk10: 512a 7776479i bk11: 512a 7776284i bk12: 472a 7776676i bk13: 472a 7776705i bk14: 440a 7777404i bk15: 440a 7777035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.00592124
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7780122 n_nop=7771114 n_act=787 n_pre=771 n_req=2008 n_rd=7256 n_write=194 bw_util=0.001915
n_activity=41250 dram_eff=0.3612
bk0: 384a 7777210i bk1: 384a 7777170i bk2: 384a 7777413i bk3: 384a 7777145i bk4: 448a 7777192i bk5: 448a 7776936i bk6: 480a 7776585i bk7: 480a 7776571i bk8: 512a 7776945i bk9: 512a 7776863i bk10: 512a 7776731i bk11: 512a 7776282i bk12: 472a 7777224i bk13: 472a 7776681i bk14: 436a 7776896i bk15: 436a 7777340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00479363
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7780122 n_nop=7771142 n_act=772 n_pre=756 n_req=2010 n_rd=7256 n_write=196 bw_util=0.001916
n_activity=42095 dram_eff=0.3541
bk0: 384a 7777392i bk1: 384a 7777630i bk2: 384a 7777339i bk3: 384a 7777256i bk4: 448a 7777269i bk5: 448a 7777235i bk6: 480a 7777092i bk7: 480a 7776668i bk8: 512a 7777114i bk9: 512a 7776921i bk10: 512a 7776530i bk11: 512a 7776314i bk12: 472a 7777016i bk13: 472a 7776718i bk14: 436a 7777014i bk15: 436a 7777170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00459363
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7780122 n_nop=7771164 n_act=758 n_pre=742 n_req=2010 n_rd=7264 n_write=194 bw_util=0.001917
n_activity=42307 dram_eff=0.3526
bk0: 384a 7777188i bk1: 384a 7777007i bk2: 384a 7777112i bk3: 384a 7776959i bk4: 448a 7777040i bk5: 448a 7776611i bk6: 484a 7776503i bk7: 484a 7776650i bk8: 512a 7777044i bk9: 512a 7776994i bk10: 512a 7776496i bk11: 512a 7776418i bk12: 472a 7777044i bk13: 472a 7776748i bk14: 436a 7777322i bk15: 436a 7777016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00636854
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7780122 n_nop=7771175 n_act=749 n_pre=733 n_req=2011 n_rd=7272 n_write=193 bw_util=0.001919
n_activity=41325 dram_eff=0.3613
bk0: 384a 7777248i bk1: 384a 7776560i bk2: 384a 7776782i bk3: 384a 7776569i bk4: 448a 7776769i bk5: 448a 7777188i bk6: 484a 7776323i bk7: 484a 7776083i bk8: 512a 7776541i bk9: 512a 7775936i bk10: 512a 7776306i bk11: 512a 7776029i bk12: 472a 7776777i bk13: 472a 7776441i bk14: 440a 7777166i bk15: 440a 7776991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.00940718
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7780122 n_nop=7771158 n_act=753 n_pre=737 n_req=2020 n_rd=7272 n_write=202 bw_util=0.001921
n_activity=41742 dram_eff=0.3581
bk0: 384a 7777020i bk1: 384a 7776790i bk2: 384a 7777354i bk3: 384a 7776731i bk4: 448a 7777125i bk5: 448a 7777020i bk6: 484a 7776375i bk7: 484a 7776526i bk8: 512a 7776680i bk9: 512a 7776739i bk10: 512a 7776274i bk11: 512a 7776227i bk12: 472a 7776565i bk13: 472a 7777079i bk14: 440a 7777183i bk15: 440a 7777095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00571315
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7780122 n_nop=7771096 n_act=784 n_pre=768 n_req=2020 n_rd=7272 n_write=202 bw_util=0.001921
n_activity=42262 dram_eff=0.3537
bk0: 384a 7777160i bk1: 384a 7777007i bk2: 384a 7777229i bk3: 384a 7776842i bk4: 448a 7777250i bk5: 448a 7776781i bk6: 484a 7776397i bk7: 484a 7776236i bk8: 512a 7777058i bk9: 512a 7776821i bk10: 512a 7776539i bk11: 512a 7776237i bk12: 472a 7776781i bk13: 472a 7776752i bk14: 440a 7777256i bk15: 440a 7777329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.00688023
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7780122 n_nop=7771193 n_act=743 n_pre=727 n_req=2011 n_rd=7264 n_write=195 bw_util=0.001917
n_activity=41442 dram_eff=0.36
bk0: 384a 7777341i bk1: 384a 7776765i bk2: 384a 7777277i bk3: 384a 7776913i bk4: 448a 7777049i bk5: 448a 7777059i bk6: 484a 7776616i bk7: 484a 7776161i bk8: 512a 7777023i bk9: 512a 7776932i bk10: 512a 7776566i bk11: 512a 7776571i bk12: 472a 7776847i bk13: 472a 7776786i bk14: 436a 7777485i bk15: 436a 7776718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.00630324
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7780122 n_nop=7771152 n_act=760 n_pre=744 n_req=2015 n_rd=7268 n_write=198 bw_util=0.001919
n_activity=41255 dram_eff=0.3619
bk0: 384a 7777630i bk1: 384a 7777036i bk2: 384a 7777312i bk3: 384a 7776994i bk4: 448a 7777059i bk5: 448a 7776998i bk6: 484a 7776703i bk7: 484a 7776623i bk8: 512a 7777298i bk9: 512a 7776720i bk10: 512a 7776660i bk11: 512a 7776151i bk12: 476a 7776712i bk13: 472a 7776871i bk14: 436a 7777100i bk15: 436a 7776961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00481985
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7780122 n_nop=7771167 n_act=755 n_pre=739 n_req=2019 n_rd=7256 n_write=205 bw_util=0.001918
n_activity=42013 dram_eff=0.3552
bk0: 384a 7777456i bk1: 384a 7777231i bk2: 384a 7777193i bk3: 384a 7776758i bk4: 448a 7777015i bk5: 448a 7776849i bk6: 484a 7776837i bk7: 484a 7776538i bk8: 512a 7776594i bk9: 512a 7776715i bk10: 512a 7776535i bk11: 512a 7776339i bk12: 468a 7776837i bk13: 468a 7776753i bk14: 436a 7777367i bk15: 436a 7777082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0052503
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7780122 n_nop=7771146 n_act=771 n_pre=755 n_req=2008 n_rd=7256 n_write=194 bw_util=0.001915
n_activity=41846 dram_eff=0.3561
bk0: 384a 7777630i bk1: 384a 7777168i bk2: 384a 7777494i bk3: 384a 7777259i bk4: 448a 7777152i bk5: 448a 7777158i bk6: 484a 7776734i bk7: 484a 7776641i bk8: 512a 7777047i bk9: 512a 7776752i bk10: 512a 7776392i bk11: 512a 7776281i bk12: 468a 7776741i bk13: 468a 7776824i bk14: 436a 7776998i bk15: 436a 7777060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00536495

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54639, Miss = 909, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[1]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[2]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[3]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[4]: Access = 53887, Miss = 907, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[5]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[6]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[7]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[8]: Access = 53316, Miss = 909, Miss_rate = 0.017, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[9]: Access = 53527, Miss = 909, Miss_rate = 0.017, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[10]: Access = 53687, Miss = 909, Miss_rate = 0.017, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 53250, Miss = 909, Miss_rate = 0.017, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[12]: Access = 53430, Miss = 909, Miss_rate = 0.017, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[13]: Access = 53420, Miss = 909, Miss_rate = 0.017, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[14]: Access = 53305, Miss = 908, Miss_rate = 0.017, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[15]: Access = 53433, Miss = 908, Miss_rate = 0.017, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[16]: Access = 62082, Miss = 909, Miss_rate = 0.015, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[17]: Access = 53482, Miss = 908, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[18]: Access = 53202, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[19]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[20]: Access = 52913, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[21]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 162, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3682
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870439
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.43799
	minimum = 6
	maximum = 31
Network latency average = 8.30591
	minimum = 6
	maximum = 24
Slowest packet = 2371297
Flit latency average = 8.09473
	minimum = 6
	maximum = 23
Slowest flit = 4077199
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0423578
	minimum = 0.033092 (at node 5)
	maximum = 0.0496381 (at node 44)
Accepted packet rate average = 0.0423578
	minimum = 0.033092 (at node 5)
	maximum = 0.0496381 (at node 44)
Injected flit rate average = 0.0635367
	minimum = 0.033092 (at node 5)
	maximum = 0.0992761 (at node 44)
Accepted flit rate average= 0.0635367
	minimum = 0.0475698 (at node 28)
	maximum = 0.0827301 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.5989 (20 samples)
	minimum = 6 (20 samples)
	maximum = 307.35 (20 samples)
Network latency average = 17.897 (20 samples)
	minimum = 6 (20 samples)
	maximum = 221.8 (20 samples)
Flit latency average = 19.2011 (20 samples)
	minimum = 6 (20 samples)
	maximum = 221.05 (20 samples)
Fragmentation average = 0.00225491 (20 samples)
	minimum = 0 (20 samples)
	maximum = 66.2 (20 samples)
Injected packet rate average = 0.0120596 (20 samples)
	minimum = 0.00894587 (20 samples)
	maximum = 0.0248703 (20 samples)
Accepted packet rate average = 0.0120596 (20 samples)
	minimum = 0.00894587 (20 samples)
	maximum = 0.0248703 (20 samples)
Injected flit rate average = 0.0184496 (20 samples)
	minimum = 0.00998811 (20 samples)
	maximum = 0.0386759 (20 samples)
Accepted flit rate average = 0.0184496 (20 samples)
	minimum = 0.0136191 (20 samples)
	maximum = 0.0436351 (20 samples)
Injected packet size average = 1.52987 (20 samples)
Accepted packet size average = 1.52987 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 10 min, 7 sec (7807 sec)
gpgpu_simulation_rate = 4041 (inst/sec)
gpgpu_simulation_rate = 1111 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 42314 Tlb_hit: 40258 Tlb_miss: 2056 Tlb_hit_rate: 0.951411
Shader1: Tlb_access: 38628 Tlb_hit: 36756 Tlb_miss: 1872 Tlb_hit_rate: 0.951538
Shader2: Tlb_access: 36383 Tlb_hit: 34399 Tlb_miss: 1984 Tlb_hit_rate: 0.945469
Shader3: Tlb_access: 39022 Tlb_hit: 36997 Tlb_miss: 2025 Tlb_hit_rate: 0.948106
Shader4: Tlb_access: 40431 Tlb_hit: 38287 Tlb_miss: 2144 Tlb_hit_rate: 0.946971
Shader5: Tlb_access: 41543 Tlb_hit: 39527 Tlb_miss: 2016 Tlb_hit_rate: 0.951472
Shader6: Tlb_access: 44672 Tlb_hit: 42358 Tlb_miss: 2314 Tlb_hit_rate: 0.948200
Shader7: Tlb_access: 40924 Tlb_hit: 38925 Tlb_miss: 1999 Tlb_hit_rate: 0.951153
Shader8: Tlb_access: 42044 Tlb_hit: 39884 Tlb_miss: 2160 Tlb_hit_rate: 0.948625
Shader9: Tlb_access: 47505 Tlb_hit: 45381 Tlb_miss: 2124 Tlb_hit_rate: 0.955289
Shader10: Tlb_access: 41124 Tlb_hit: 38739 Tlb_miss: 2385 Tlb_hit_rate: 0.942005
Shader11: Tlb_access: 42589 Tlb_hit: 40271 Tlb_miss: 2318 Tlb_hit_rate: 0.945573
Shader12: Tlb_access: 42760 Tlb_hit: 40565 Tlb_miss: 2195 Tlb_hit_rate: 0.948667
Shader13: Tlb_access: 45751 Tlb_hit: 43289 Tlb_miss: 2462 Tlb_hit_rate: 0.946187
Shader14: Tlb_access: 40933 Tlb_hit: 38696 Tlb_miss: 2237 Tlb_hit_rate: 0.945350
Shader15: Tlb_access: 40763 Tlb_hit: 38810 Tlb_miss: 1953 Tlb_hit_rate: 0.952089
Shader16: Tlb_access: 46318 Tlb_hit: 44088 Tlb_miss: 2230 Tlb_hit_rate: 0.951855
Shader17: Tlb_access: 42061 Tlb_hit: 39902 Tlb_miss: 2159 Tlb_hit_rate: 0.948670
Shader18: Tlb_access: 39272 Tlb_hit: 36926 Tlb_miss: 2346 Tlb_hit_rate: 0.940263
Shader19: Tlb_access: 42790 Tlb_hit: 40416 Tlb_miss: 2374 Tlb_hit_rate: 0.944520
Shader20: Tlb_access: 43768 Tlb_hit: 41392 Tlb_miss: 2376 Tlb_hit_rate: 0.945714
Shader21: Tlb_access: 45914 Tlb_hit: 43626 Tlb_miss: 2288 Tlb_hit_rate: 0.950168
Shader22: Tlb_access: 37105 Tlb_hit: 35362 Tlb_miss: 1743 Tlb_hit_rate: 0.953025
Shader23: Tlb_access: 41593 Tlb_hit: 39595 Tlb_miss: 1998 Tlb_hit_rate: 0.951963
Shader24: Tlb_access: 44467 Tlb_hit: 42294 Tlb_miss: 2173 Tlb_hit_rate: 0.951132
Shader25: Tlb_access: 44303 Tlb_hit: 42040 Tlb_miss: 2263 Tlb_hit_rate: 0.948920
Shader26: Tlb_access: 42776 Tlb_hit: 40476 Tlb_miss: 2300 Tlb_hit_rate: 0.946232
Shader27: Tlb_access: 40974 Tlb_hit: 38844 Tlb_miss: 2130 Tlb_hit_rate: 0.948016
Tlb_tot_access: 1178727 Tlb_tot_hit: 1118103, Tlb_tot_miss: 60624, Tlb_tot_hit_rate: 0.948568
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 247 Tlb_invalidate: 211 Tlb_evict: 0 Tlb_page_evict: 211
Shader1: Tlb_validate: 252 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader2: Tlb_validate: 260 Tlb_invalidate: 217 Tlb_evict: 0 Tlb_page_evict: 217
Shader3: Tlb_validate: 260 Tlb_invalidate: 227 Tlb_evict: 0 Tlb_page_evict: 227
Shader4: Tlb_validate: 260 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader5: Tlb_validate: 260 Tlb_invalidate: 228 Tlb_evict: 0 Tlb_page_evict: 228
Shader6: Tlb_validate: 266 Tlb_invalidate: 228 Tlb_evict: 0 Tlb_page_evict: 228
Shader7: Tlb_validate: 261 Tlb_invalidate: 224 Tlb_evict: 0 Tlb_page_evict: 224
Shader8: Tlb_validate: 266 Tlb_invalidate: 222 Tlb_evict: 0 Tlb_page_evict: 222
Shader9: Tlb_validate: 258 Tlb_invalidate: 228 Tlb_evict: 0 Tlb_page_evict: 228
Shader10: Tlb_validate: 268 Tlb_invalidate: 224 Tlb_evict: 0 Tlb_page_evict: 224
Shader11: Tlb_validate: 261 Tlb_invalidate: 225 Tlb_evict: 0 Tlb_page_evict: 225
Shader12: Tlb_validate: 266 Tlb_invalidate: 225 Tlb_evict: 0 Tlb_page_evict: 225
Shader13: Tlb_validate: 278 Tlb_invalidate: 245 Tlb_evict: 0 Tlb_page_evict: 245
Shader14: Tlb_validate: 263 Tlb_invalidate: 225 Tlb_evict: 0 Tlb_page_evict: 225
Shader15: Tlb_validate: 250 Tlb_invalidate: 219 Tlb_evict: 0 Tlb_page_evict: 219
Shader16: Tlb_validate: 268 Tlb_invalidate: 235 Tlb_evict: 0 Tlb_page_evict: 235
Shader17: Tlb_validate: 284 Tlb_invalidate: 242 Tlb_evict: 0 Tlb_page_evict: 242
Shader18: Tlb_validate: 272 Tlb_invalidate: 231 Tlb_evict: 0 Tlb_page_evict: 231
Shader19: Tlb_validate: 270 Tlb_invalidate: 237 Tlb_evict: 0 Tlb_page_evict: 237
Shader20: Tlb_validate: 273 Tlb_invalidate: 234 Tlb_evict: 0 Tlb_page_evict: 234
Shader21: Tlb_validate: 269 Tlb_invalidate: 230 Tlb_evict: 0 Tlb_page_evict: 230
Shader22: Tlb_validate: 250 Tlb_invalidate: 216 Tlb_evict: 0 Tlb_page_evict: 216
Shader23: Tlb_validate: 258 Tlb_invalidate: 210 Tlb_evict: 0 Tlb_page_evict: 210
Shader24: Tlb_validate: 268 Tlb_invalidate: 223 Tlb_evict: 0 Tlb_page_evict: 223
Shader25: Tlb_validate: 266 Tlb_invalidate: 229 Tlb_evict: 0 Tlb_page_evict: 229
Shader26: Tlb_validate: 271 Tlb_invalidate: 234 Tlb_evict: 0 Tlb_page_evict: 234
Shader27: Tlb_validate: 263 Tlb_invalidate: 223 Tlb_evict: 0 Tlb_page_evict: 223
Tlb_tot_valiate: 7388 Tlb_invalidate: 6332, Tlb_tot_evict: 0, Tlb_tot_evict page: 6332
========================================TLB statistics(threshing)==============================
Shader0: Page: 524871 Treshed: 1 | Page: 524887 Treshed: 1 | Page: 524915 Treshed: 1 | Page: 524927 Treshed: 1 | Page: 524943 Treshed: 1 | Page: 524971 Treshed: 2 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 3 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525012 Treshed: 3 | Page: 525013 Treshed: 1 | Page: 525096 Treshed: 1 | Page: 525097 Treshed: 1 | Page: 525098 Treshed: 1 | Page: 525265 Treshed: 1 | Page: 525266 Treshed: 1 | Page: 525267 Treshed: 1 | Page: 525349 Treshed: 1 | Page: 525350 Treshed: 2 | Page: 525582 Treshed: 1 | Total 51
Shader1: Page: 524872 Treshed: 1 | Page: 524881 Treshed: 1 | Page: 524888 Treshed: 1 | Page: 524916 Treshed: 1 | Page: 524928 Treshed: 1 | Page: 524944 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 3 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 1 | Page: 525012 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525102 Treshed: 1 | Page: 525185 Treshed: 1 | Page: 525269 Treshed: 1 | Page: 525270 Treshed: 2 | Page: 525271 Treshed: 1 | Page: 525352 Treshed: 1 | Page: 525353 Treshed: 2 | Page: 525354 Treshed: 1 | Page: 525582 Treshed: 1 | Total 54
Shader2: Page: 524882 Treshed: 1 | Page: 524889 Treshed: 1 | Page: 524917 Treshed: 1 | Page: 524945 Treshed: 1 | Page: 524957 Treshed: 1 | Page: 524973 Treshed: 2 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 5 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 5 | Page: 525011 Treshed: 1 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 2 | Page: 525084 Treshed: 1 | Page: 525103 Treshed: 2 | Page: 525104 Treshed: 1 | Page: 525187 Treshed: 2 | Page: 525189 Treshed: 1 | Page: 525271 Treshed: 2 | Page: 525272 Treshed: 2 | Page: 525273 Treshed: 1 | Page: 525274 Treshed: 1 | Page: 525354 Treshed: 1 | Page: 525355 Treshed: 1 | Page: 525356 Treshed: 2 | Page: 525582 Treshed: 1 | Page: 525603 Treshed: 1 | Total 66
Shader3: Page: 524874 Treshed: 1 | Page: 524918 Treshed: 2 | Page: 524930 Treshed: 1 | Page: 524946 Treshed: 1 | Page: 524974 Treshed: 2 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 4 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 3 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 3 | Page: 525013 Treshed: 1 | Page: 525058 Treshed: 1 | Page: 525106 Treshed: 1 | Page: 525107 Treshed: 1 | Page: 525189 Treshed: 1 | Page: 525190 Treshed: 2 | Page: 525191 Treshed: 2 | Page: 525192 Treshed: 2 | Page: 525274 Treshed: 1 | Page: 525275 Treshed: 1 | Page: 525276 Treshed: 1 | Page: 525277 Treshed: 1 | Page: 525357 Treshed: 1 | Page: 525358 Treshed: 1 | Page: 525359 Treshed: 1 | Page: 525360 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525603 Treshed: 1 | Total 65
Shader4: Page: 524891 Treshed: 1 | Page: 524919 Treshed: 2 | Page: 524931 Treshed: 1 | Page: 524947 Treshed: 1 | Page: 524975 Treshed: 2 | Page: 524989 Treshed: 1 | Page: 524998 Treshed: 3 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 3 | Page: 525013 Treshed: 2 | Page: 525109 Treshed: 1 | Page: 525110 Treshed: 1 | Page: 525192 Treshed: 1 | Page: 525193 Treshed: 1 | Page: 525194 Treshed: 2 | Page: 525195 Treshed: 1 | Page: 525277 Treshed: 1 | Page: 525278 Treshed: 2 | Page: 525279 Treshed: 2 | Page: 525280 Treshed: 1 | Page: 525361 Treshed: 1 | Page: 525362 Treshed: 1 | Page: 525363 Treshed: 1 | Page: 525403 Treshed: 1 | Page: 525404 Treshed: 1 | Page: 525405 Treshed: 1 | Page: 525406 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525603 Treshed: 1 | Total 65
Shader5: Page: 524885 Treshed: 1 | Page: 524892 Treshed: 2 | Page: 524904 Treshed: 1 | Page: 524920 Treshed: 1 | Page: 524976 Treshed: 1 | Page: 524998 Treshed: 3 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 1 | Page: 525092 Treshed: 1 | Page: 525112 Treshed: 1 | Page: 525113 Treshed: 2 | Page: 525114 Treshed: 1 | Page: 525195 Treshed: 1 | Page: 525197 Treshed: 1 | Page: 525280 Treshed: 1 | Page: 525281 Treshed: 2 | Page: 525283 Treshed: 1 | Page: 525364 Treshed: 1 | Page: 525365 Treshed: 2 | Page: 525366 Treshed: 1 | Page: 525367 Treshed: 1 | Page: 525582 Treshed: 1 | Total 60
Shader6: Page: 524893 Treshed: 2 | Page: 524921 Treshed: 1 | Page: 524949 Treshed: 2 | Page: 524977 Treshed: 1 | Page: 524996 Treshed: 2 | Page: 524998 Treshed: 3 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 5 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 5 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 1 | Page: 525114 Treshed: 1 | Page: 525115 Treshed: 1 | Page: 525116 Treshed: 1 | Page: 525117 Treshed: 1 | Page: 525199 Treshed: 1 | Page: 525200 Treshed: 1 | Page: 525284 Treshed: 1 | Page: 525285 Treshed: 2 | Page: 525286 Treshed: 1 | Page: 525367 Treshed: 1 | Page: 525368 Treshed: 1 | Page: 525369 Treshed: 1 | Page: 525425 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525603 Treshed: 1 | Total 63
Shader7: Page: 524906 Treshed: 1 | Page: 524922 Treshed: 1 | Page: 524978 Treshed: 2 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 4 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 4 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 1 | Page: 525153 Treshed: 1 | Page: 525154 Treshed: 1 | Page: 525155 Treshed: 1 | Page: 525156 Treshed: 1 | Page: 525203 Treshed: 2 | Page: 525204 Treshed: 1 | Page: 525286 Treshed: 2 | Page: 525288 Treshed: 2 | Page: 525289 Treshed: 2 | Page: 525370 Treshed: 1 | Page: 525372 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525587 Treshed: 1 | Page: 525603 Treshed: 1 | Total 60
Shader8: Page: 524888 Treshed: 1 | Page: 524895 Treshed: 2 | Page: 524907 Treshed: 1 | Page: 524916 Treshed: 1 | Page: 524951 Treshed: 1 | Page: 524963 Treshed: 1 | Page: 524979 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 3 | Page: 525100 Treshed: 1 | Page: 525101 Treshed: 1 | Page: 525102 Treshed: 1 | Page: 525120 Treshed: 1 | Page: 525121 Treshed: 1 | Page: 525122 Treshed: 2 | Page: 525123 Treshed: 1 | Page: 525156 Treshed: 1 | Page: 525205 Treshed: 1 | Page: 525207 Treshed: 1 | Page: 525289 Treshed: 2 | Page: 525290 Treshed: 1 | Page: 525291 Treshed: 1 | Page: 525373 Treshed: 1 | Page: 525374 Treshed: 1 | Page: 525375 Treshed: 1 | Page: 525582 Treshed: 1 | Total 59
Shader9: Page: 524896 Treshed: 3 | Page: 524924 Treshed: 1 | Page: 524945 Treshed: 1 | Page: 524952 Treshed: 1 | Page: 524980 Treshed: 1 | Page: 524989 Treshed: 1 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 2 | Page: 525123 Treshed: 1 | Page: 525124 Treshed: 1 | Page: 525125 Treshed: 3 | Page: 525208 Treshed: 1 | Page: 525209 Treshed: 1 | Page: 525210 Treshed: 1 | Page: 525293 Treshed: 2 | Page: 525295 Treshed: 1 | Page: 525376 Treshed: 1 | Page: 525377 Treshed: 1 | Page: 525403 Treshed: 1 | Page: 525404 Treshed: 1 | Page: 525405 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525603 Treshed: 1 | Total 61
Shader10: Page: 524881 Treshed: 1 | Page: 524897 Treshed: 2 | Page: 524909 Treshed: 1 | Page: 524925 Treshed: 1 | Page: 524937 Treshed: 1 | Page: 524953 Treshed: 2 | Page: 524974 Treshed: 1 | Page: 524981 Treshed: 2 | Page: 524998 Treshed: 1 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 5 | Page: 525005 Treshed: 1 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 5 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 1 | Page: 525079 Treshed: 1 | Page: 525080 Treshed: 1 | Page: 525081 Treshed: 1 | Page: 525129 Treshed: 1 | Page: 525211 Treshed: 1 | Page: 525213 Treshed: 1 | Page: 525295 Treshed: 3 | Page: 525296 Treshed: 2 | Page: 525297 Treshed: 1 | Page: 525379 Treshed: 1 | Page: 525380 Treshed: 1 | Page: 525381 Treshed: 2 | Page: 525382 Treshed: 2 | Page: 525582 Treshed: 1 | Total 69
Shader11: Page: 524870 Treshed: 2 | Page: 524891 Treshed: 1 | Page: 524898 Treshed: 1 | Page: 524919 Treshed: 1 | Page: 524926 Treshed: 3 | Page: 524938 Treshed: 1 | Page: 524954 Treshed: 2 | Page: 524975 Treshed: 1 | Page: 524998 Treshed: 3 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 4 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 4 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 1 | Page: 525046 Treshed: 2 | Page: 525047 Treshed: 2 | Page: 525048 Treshed: 2 | Page: 525129 Treshed: 1 | Page: 525130 Treshed: 1 | Page: 525193 Treshed: 1 | Page: 525213 Treshed: 1 | Page: 525214 Treshed: 2 | Page: 525215 Treshed: 1 | Page: 525216 Treshed: 1 | Page: 525298 Treshed: 1 | Page: 525299 Treshed: 1 | Page: 525300 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525603 Treshed: 1 | Total 66
Shader12: Page: 524871 Treshed: 2 | Page: 524883 Treshed: 1 | Page: 524899 Treshed: 1 | Page: 524927 Treshed: 1 | Page: 524939 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525048 Treshed: 1 | Page: 525049 Treshed: 1 | Page: 525050 Treshed: 2 | Page: 525051 Treshed: 1 | Page: 525133 Treshed: 1 | Page: 525134 Treshed: 1 | Page: 525135 Treshed: 1 | Page: 525216 Treshed: 1 | Page: 525217 Treshed: 1 | Page: 525218 Treshed: 1 | Page: 525219 Treshed: 1 | Page: 525301 Treshed: 1 | Page: 525302 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525603 Treshed: 1 | Total 54
Shader13: Page: 524872 Treshed: 2 | Page: 524884 Treshed: 1 | Page: 524900 Treshed: 1 | Page: 524928 Treshed: 3 | Page: 524949 Treshed: 1 | Page: 524956 Treshed: 2 | Page: 524977 Treshed: 1 | Page: 524982 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 1 | Page: 525051 Treshed: 1 | Page: 525052 Treshed: 1 | Page: 525053 Treshed: 1 | Page: 525054 Treshed: 2 | Page: 525088 Treshed: 1 | Page: 525089 Treshed: 1 | Page: 525135 Treshed: 1 | Page: 525136 Treshed: 1 | Page: 525137 Treshed: 1 | Page: 525220 Treshed: 2 | Page: 525221 Treshed: 2 | Page: 525222 Treshed: 2 | Page: 525304 Treshed: 1 | Page: 525305 Treshed: 1 | Page: 525306 Treshed: 2 | Page: 525307 Treshed: 1 | Page: 525382 Treshed: 1 | Page: 525383 Treshed: 1 | Page: 525384 Treshed: 1 | Page: 525385 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525603 Treshed: 1 | Total 76
Shader14: Page: 524873 Treshed: 2 | Page: 524894 Treshed: 1 | Page: 524901 Treshed: 1 | Page: 524913 Treshed: 1 | Page: 524941 Treshed: 1 | Page: 524969 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 5 | Page: 525002 Treshed: 1 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 5 | Page: 525009 Treshed: 1 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525054 Treshed: 1 | Page: 525055 Treshed: 1 | Page: 525056 Treshed: 2 | Page: 525057 Treshed: 2 | Page: 525118 Treshed: 1 | Page: 525119 Treshed: 1 | Page: 525140 Treshed: 1 | Page: 525308 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525603 Treshed: 1 | Total 57
Shader15: Page: 524874 Treshed: 2 | Page: 524902 Treshed: 1 | Page: 524991 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 4 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 4 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 1 | Page: 525013 Treshed: 1 | Page: 525058 Treshed: 2 | Page: 525059 Treshed: 1 | Page: 525060 Treshed: 1 | Page: 525226 Treshed: 1 | Page: 525227 Treshed: 1 | Page: 525229 Treshed: 1 | Page: 525311 Treshed: 1 | Page: 525313 Treshed: 1 | Page: 525409 Treshed: 1 | Page: 525582 Treshed: 1 | Total 50
Shader16: Page: 524875 Treshed: 2 | Page: 524931 Treshed: 3 | Page: 524943 Treshed: 1 | Page: 524959 Treshed: 1 | Page: 524971 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 2 | Page: 525063 Treshed: 1 | Page: 525147 Treshed: 1 | Page: 525229 Treshed: 2 | Page: 525230 Treshed: 2 | Page: 525231 Treshed: 1 | Page: 525232 Treshed: 1 | Page: 525314 Treshed: 1 | Page: 525316 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525603 Treshed: 1 | Total 55
Shader17: Page: 524876 Treshed: 1 | Page: 524932 Treshed: 2 | Page: 524944 Treshed: 1 | Page: 524960 Treshed: 3 | Page: 524987 Treshed: 1 | Page: 524998 Treshed: 3 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 3 | Page: 525013 Treshed: 3 | Page: 525064 Treshed: 1 | Page: 525065 Treshed: 1 | Page: 525147 Treshed: 1 | Page: 525232 Treshed: 1 | Page: 525233 Treshed: 2 | Page: 525234 Treshed: 2 | Page: 525316 Treshed: 2 | Page: 525317 Treshed: 2 | Page: 525318 Treshed: 1 | Page: 525319 Treshed: 1 | Page: 525391 Treshed: 1 | Page: 525403 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525603 Treshed: 1 | Total 67
Shader18: Page: 524877 Treshed: 2 | Page: 524889 Treshed: 1 | Page: 524898 Treshed: 1 | Page: 524917 Treshed: 1 | Page: 524933 Treshed: 1 | Page: 524961 Treshed: 3 | Page: 524973 Treshed: 1 | Page: 524998 Treshed: 5 | Page: 524999 Treshed: 1 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 5 | Page: 525006 Treshed: 1 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525067 Treshed: 1 | Page: 525068 Treshed: 1 | Page: 525103 Treshed: 1 | Page: 525129 Treshed: 1 | Page: 525130 Treshed: 1 | Page: 525131 Treshed: 1 | Page: 525132 Treshed: 1 | Page: 525151 Treshed: 2 | Page: 525153 Treshed: 2 | Page: 525188 Treshed: 1 | Page: 525236 Treshed: 1 | Page: 525237 Treshed: 1 | Page: 525319 Treshed: 1 | Page: 525320 Treshed: 2 | Page: 525321 Treshed: 2 | Page: 525388 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525603 Treshed: 1 | Total 71
Shader19: Page: 524878 Treshed: 3 | Page: 524899 Treshed: 1 | Page: 524906 Treshed: 2 | Page: 524918 Treshed: 1 | Page: 524934 Treshed: 1 | Page: 524946 Treshed: 1 | Page: 524962 Treshed: 1 | Page: 524997 Treshed: 2 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 2 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 4 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 2 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 4 | Page: 525012 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525070 Treshed: 1 | Page: 525071 Treshed: 1 | Page: 525072 Treshed: 1 | Page: 525132 Treshed: 1 | Page: 525133 Treshed: 1 | Page: 525134 Treshed: 1 | Page: 525153 Treshed: 1 | Page: 525154 Treshed: 2 | Page: 525155 Treshed: 2 | Page: 525156 Treshed: 2 | Page: 525238 Treshed: 1 | Page: 525239 Treshed: 2 | Page: 525240 Treshed: 1 | Page: 525325 Treshed: 1 | Page: 525428 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525603 Treshed: 1 | Total 71
Shader20: Page: 524879 Treshed: 3 | Page: 524907 Treshed: 2 | Page: 524919 Treshed: 1 | Page: 524935 Treshed: 2 | Page: 524956 Treshed: 1 | Page: 524963 Treshed: 2 | Page: 524998 Treshed: 3 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 3 | Page: 525013 Treshed: 2 | Page: 525074 Treshed: 1 | Page: 525075 Treshed: 1 | Page: 525156 Treshed: 1 | Page: 525157 Treshed: 2 | Page: 525158 Treshed: 2 | Page: 525159 Treshed: 2 | Page: 525193 Treshed: 1 | Page: 525194 Treshed: 1 | Page: 525195 Treshed: 1 | Page: 525241 Treshed: 1 | Page: 525242 Treshed: 1 | Page: 525243 Treshed: 1 | Page: 525325 Treshed: 1 | Page: 525327 Treshed: 1 | Page: 525328 Treshed: 1 | Page: 525394 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525603 Treshed: 1 | Total 68
Shader21: Page: 524880 Treshed: 2 | Page: 524908 Treshed: 1 | Page: 524929 Treshed: 1 | Page: 524936 Treshed: 1 | Page: 524976 Treshed: 1 | Page: 524998 Treshed: 3 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 3 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 3 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 2 | Page: 525076 Treshed: 1 | Page: 525077 Treshed: 1 | Page: 525159 Treshed: 1 | Page: 525160 Treshed: 1 | Page: 525161 Treshed: 1 | Page: 525162 Treshed: 1 | Page: 525329 Treshed: 1 | Page: 525330 Treshed: 1 | Page: 525331 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525603 Treshed: 1 | Total 54
Shader22: Page: 524893 Treshed: 1 | Page: 524909 Treshed: 1 | Page: 524930 Treshed: 1 | Page: 524937 Treshed: 1 | Page: 524998 Treshed: 3 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 5 | Page: 525003 Treshed: 1 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 4 | Page: 525010 Treshed: 1 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 1 | Page: 525079 Treshed: 1 | Page: 525164 Treshed: 1 | Page: 525165 Treshed: 1 | Page: 525248 Treshed: 1 | Page: 525249 Treshed: 1 | Page: 525250 Treshed: 1 | Page: 525331 Treshed: 2 | Page: 525332 Treshed: 1 | Page: 525334 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525599 Treshed: 1 | Page: 525603 Treshed: 1 | Total 55
Shader23: Page: 524875 Treshed: 1 | Page: 524882 Treshed: 2 | Page: 524910 Treshed: 1 | Page: 524938 Treshed: 2 | Page: 524966 Treshed: 1 | Page: 524998 Treshed: 3 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 4 | Page: 525002 Treshed: 2 | Page: 525003 Treshed: 3 | Page: 525004 Treshed: 2 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 4 | Page: 525009 Treshed: 2 | Page: 525010 Treshed: 3 | Page: 525011 Treshed: 2 | Page: 525012 Treshed: 1 | Page: 525013 Treshed: 2 | Page: 525061 Treshed: 1 | Page: 525063 Treshed: 1 | Page: 525084 Treshed: 1 | Page: 525166 Treshed: 1 | Page: 525250 Treshed: 2 | Page: 525251 Treshed: 2 | Page: 525252 Treshed: 1 | Page: 525336 Treshed: 1 | Page: 525582 Treshed: 1 | Total 55
Shader24: Page: 524883 Treshed: 2 | Page: 524895 Treshed: 1 | Page: 524911 Treshed: 1 | Page: 524939 Treshed: 1 | Page: 524960 Treshed: 1 | Page: 524967 Treshed: 1 | Page: 524998 Treshed: 3 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 1 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 1 | Page: 525009 Treshed: 3 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 3 | Page: 525013 Treshed: 1 | Page: 525085 Treshed: 2 | Page: 525086 Treshed: 2 | Page: 525087 Treshed: 1 | Page: 525120 Treshed: 1 | Page: 525169 Treshed: 1 | Page: 525253 Treshed: 1 | Page: 525254 Treshed: 1 | Page: 525318 Treshed: 1 | Page: 525337 Treshed: 1 | Page: 525338 Treshed: 1 | Page: 525582 Treshed: 1 | Total 54
Shader25: Page: 524884 Treshed: 3 | Page: 524912 Treshed: 1 | Page: 524933 Treshed: 1 | Page: 524940 Treshed: 1 | Page: 524961 Treshed: 1 | Page: 524990 Treshed: 1 | Page: 524998 Treshed: 3 | Page: 524999 Treshed: 3 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 3 | Page: 525006 Treshed: 3 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 3 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 3 | Page: 525013 Treshed: 2 | Page: 525087 Treshed: 1 | Page: 525088 Treshed: 1 | Page: 525089 Treshed: 1 | Page: 525090 Treshed: 2 | Page: 525172 Treshed: 1 | Page: 525257 Treshed: 2 | Page: 525258 Treshed: 2 | Page: 525259 Treshed: 1 | Page: 525341 Treshed: 2 | Page: 525406 Treshed: 1 | Page: 525407 Treshed: 1 | Page: 525408 Treshed: 1 | Page: 525409 Treshed: 1 | Page: 525582 Treshed: 1 | Total 65
Shader26: Page: 524878 Treshed: 1 | Page: 524885 Treshed: 2 | Page: 524906 Treshed: 1 | Page: 524913 Treshed: 1 | Page: 524941 Treshed: 2 | Page: 524953 Treshed: 1 | Page: 524969 Treshed: 1 | Page: 524998 Treshed: 2 | Page: 524999 Treshed: 5 | Page: 525000 Treshed: 1 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 3 | Page: 525005 Treshed: 2 | Page: 525006 Treshed: 5 | Page: 525007 Treshed: 1 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 3 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 3 | Page: 525012 Treshed: 2 | Page: 525013 Treshed: 2 | Page: 525070 Treshed: 1 | Page: 525071 Treshed: 1 | Page: 525072 Treshed: 1 | Page: 525092 Treshed: 1 | Page: 525154 Treshed: 1 | Page: 525175 Treshed: 2 | Page: 525176 Treshed: 2 | Page: 525177 Treshed: 1 | Page: 525259 Treshed: 2 | Page: 525260 Treshed: 1 | Page: 525261 Treshed: 1 | Page: 525262 Treshed: 1 | Page: 525344 Treshed: 1 | Page: 525345 Treshed: 2 | Page: 525346 Treshed: 1 | Page: 525582 Treshed: 1 | Page: 525603 Treshed: 1 | Total 70
Shader27: Page: 524914 Treshed: 1 | Page: 524926 Treshed: 1 | Page: 524935 Treshed: 1 | Page: 524954 Treshed: 1 | Page: 524995 Treshed: 1 | Page: 524998 Treshed: 4 | Page: 524999 Treshed: 2 | Page: 525000 Treshed: 3 | Page: 525001 Treshed: 2 | Page: 525002 Treshed: 3 | Page: 525003 Treshed: 2 | Page: 525004 Treshed: 1 | Page: 525005 Treshed: 4 | Page: 525006 Treshed: 2 | Page: 525007 Treshed: 3 | Page: 525008 Treshed: 2 | Page: 525009 Treshed: 3 | Page: 525010 Treshed: 2 | Page: 525011 Treshed: 1 | Page: 525012 Treshed: 3 | Page: 525013 Treshed: 2 | Page: 525178 Treshed: 1 | Page: 525179 Treshed: 1 | Page: 525262 Treshed: 1 | Page: 525264 Treshed: 1 | Page: 525265 Treshed: 1 | Page: 525346 Treshed: 1 | Page: 525347 Treshed: 1 | Page: 525348 Treshed: 2 | Page: 525582 Treshed: 1 | Page: 525603 Treshed: 1 | Total 55
Tlb_tot_thresh: 1716
========================================Page fault statistics==============================
Shader0: Page_table_access:2056 Page_hit: 723 Page_miss: 1333 Page_hit_rate: 0.351654 Page_fault: 44 Page_pending: 1289
Shader1: Page_table_access:1872 Page_hit: 705 Page_miss: 1167 Page_hit_rate: 0.376603 Page_fault: 52 Page_pending: 1115
Shader2: Page_table_access:1984 Page_hit: 934 Page_miss: 1050 Page_hit_rate: 0.470766 Page_fault: 43 Page_pending: 1007
Shader3: Page_table_access:2025 Page_hit: 910 Page_miss: 1115 Page_hit_rate: 0.449383 Page_fault: 36 Page_pending: 1079
Shader4: Page_table_access:2144 Page_hit: 775 Page_miss: 1369 Page_hit_rate: 0.361474 Page_fault: 53 Page_pending: 1316
Shader5: Page_table_access:2016 Page_hit: 854 Page_miss: 1162 Page_hit_rate: 0.423611 Page_fault: 52 Page_pending: 1110
Shader6: Page_table_access:2314 Page_hit: 775 Page_miss: 1539 Page_hit_rate: 0.334918 Page_fault: 51 Page_pending: 1488
Shader7: Page_table_access:1999 Page_hit: 742 Page_miss: 1257 Page_hit_rate: 0.371186 Page_fault: 47 Page_pending: 1210
Shader8: Page_table_access:2160 Page_hit: 708 Page_miss: 1452 Page_hit_rate: 0.327778 Page_fault: 65 Page_pending: 1387
Shader9: Page_table_access:2124 Page_hit: 756 Page_miss: 1368 Page_hit_rate: 0.355932 Page_fault: 65 Page_pending: 1303
Shader10: Page_table_access:2385 Page_hit: 812 Page_miss: 1573 Page_hit_rate: 0.340461 Page_fault: 61 Page_pending: 1512
Shader11: Page_table_access:2318 Page_hit: 958 Page_miss: 1360 Page_hit_rate: 0.413287 Page_fault: 50 Page_pending: 1310
Shader12: Page_table_access:2195 Page_hit: 833 Page_miss: 1362 Page_hit_rate: 0.379499 Page_fault: 56 Page_pending: 1306
Shader13: Page_table_access:2462 Page_hit: 868 Page_miss: 1594 Page_hit_rate: 0.352559 Page_fault: 73 Page_pending: 1521
Shader14: Page_table_access:2237 Page_hit: 861 Page_miss: 1376 Page_hit_rate: 0.384890 Page_fault: 46 Page_pending: 1330
Shader15: Page_table_access:1953 Page_hit: 984 Page_miss: 969 Page_hit_rate: 0.503840 Page_fault: 36 Page_pending: 933
Shader16: Page_table_access:2230 Page_hit: 652 Page_miss: 1578 Page_hit_rate: 0.292377 Page_fault: 58 Page_pending: 1520
Shader17: Page_table_access:2159 Page_hit: 758 Page_miss: 1401 Page_hit_rate: 0.351088 Page_fault: 64 Page_pending: 1337
Shader18: Page_table_access:2346 Page_hit: 699 Page_miss: 1647 Page_hit_rate: 0.297954 Page_fault: 61 Page_pending: 1586
Shader19: Page_table_access:2374 Page_hit: 828 Page_miss: 1546 Page_hit_rate: 0.348778 Page_fault: 60 Page_pending: 1486
Shader20: Page_table_access:2376 Page_hit: 818 Page_miss: 1558 Page_hit_rate: 0.344276 Page_fault: 57 Page_pending: 1501
Shader21: Page_table_access:2289 Page_hit: 791 Page_miss: 1498 Page_hit_rate: 0.345566 Page_fault: 58 Page_pending: 1439
Shader22: Page_table_access:1743 Page_hit: 872 Page_miss: 871 Page_hit_rate: 0.500287 Page_fault: 38 Page_pending: 833
Shader23: Page_table_access:1998 Page_hit: 801 Page_miss: 1197 Page_hit_rate: 0.400901 Page_fault: 43 Page_pending: 1154
Shader24: Page_table_access:2173 Page_hit: 807 Page_miss: 1366 Page_hit_rate: 0.371376 Page_fault: 50 Page_pending: 1316
Shader25: Page_table_access:2263 Page_hit: 746 Page_miss: 1517 Page_hit_rate: 0.329651 Page_fault: 66 Page_pending: 1451
Shader26: Page_table_access:2300 Page_hit: 1004 Page_miss: 1296 Page_hit_rate: 0.436522 Page_fault: 52 Page_pending: 1244
Shader27: Page_table_access:2130 Page_hit: 694 Page_miss: 1436 Page_hit_rate: 0.325822 Page_fault: 54 Page_pending: 1382
Page_talbe_tot_access: 60625 Page_tot_hit: 22668, Page_tot_miss 37957, Page_tot_hit_rate: 0.373905 Page_tot_fault: 1491 Page_tot_pending: 36465
Total_memory_access_page_fault: 15, Average_latency 4311411.000000
========================================Page threshing statistics==============================
Page_validate: 1972 Page_evict_diry: 105 Page_evict_not_diry: 1345
Page: 524870 Treshed: 2
Page: 524871 Treshed: 2
Page: 524872 Treshed: 2
Page: 524873 Treshed: 2
Page: 524874 Treshed: 2
Page: 524875 Treshed: 4
Page: 524876 Treshed: 2
Page: 524877 Treshed: 3
Page: 524878 Treshed: 4
Page: 524879 Treshed: 4
Page: 524880 Treshed: 3
Page: 524881 Treshed: 3
Page: 524882 Treshed: 3
Page: 524883 Treshed: 2
Page: 524884 Treshed: 3
Page: 524885 Treshed: 4
Page: 524886 Treshed: 2
Page: 524887 Treshed: 1
Page: 524888 Treshed: 1
Page: 524889 Treshed: 1
Page: 524890 Treshed: 1
Page: 524891 Treshed: 2
Page: 524892 Treshed: 2
Page: 524893 Treshed: 2
Page: 524894 Treshed: 2
Page: 524895 Treshed: 2
Page: 524896 Treshed: 3
Page: 524897 Treshed: 3
Page: 524898 Treshed: 3
Page: 524899 Treshed: 3
Page: 524900 Treshed: 2
Page: 524901 Treshed: 1
Page: 524902 Treshed: 3
Page: 524904 Treshed: 2
Page: 524906 Treshed: 3
Page: 524907 Treshed: 2
Page: 524908 Treshed: 2
Page: 524909 Treshed: 1
Page: 524910 Treshed: 1
Page: 524911 Treshed: 3
Page: 524912 Treshed: 2
Page: 524913 Treshed: 1
Page: 524914 Treshed: 1
Page: 524915 Treshed: 1
Page: 524916 Treshed: 1
Page: 524917 Treshed: 1
Page: 524918 Treshed: 2
Page: 524919 Treshed: 3
Page: 524920 Treshed: 1
Page: 524921 Treshed: 2
Page: 524922 Treshed: 1
Page: 524923 Treshed: 1
Page: 524924 Treshed: 2
Page: 524925 Treshed: 1
Page: 524926 Treshed: 3
Page: 524927 Treshed: 3
Page: 524928 Treshed: 3
Page: 524929 Treshed: 3
Page: 524930 Treshed: 2
Page: 524931 Treshed: 3
Page: 524932 Treshed: 2
Page: 524933 Treshed: 2
Page: 524934 Treshed: 1
Page: 524935 Treshed: 2
Page: 524936 Treshed: 1
Page: 524937 Treshed: 1
Page: 524938 Treshed: 2
Page: 524939 Treshed: 1
Page: 524940 Treshed: 1
Page: 524941 Treshed: 2
Page: 524943 Treshed: 1
Page: 524944 Treshed: 1
Page: 524945 Treshed: 1
Page: 524946 Treshed: 1
Page: 524947 Treshed: 1
Page: 524949 Treshed: 3
Page: 524951 Treshed: 1
Page: 524952 Treshed: 1
Page: 524953 Treshed: 2
Page: 524954 Treshed: 2
Page: 524955 Treshed: 1
Page: 524956 Treshed: 2
Page: 524957 Treshed: 1
Page: 524959 Treshed: 1
Page: 524960 Treshed: 3
Page: 524961 Treshed: 3
Page: 524962 Treshed: 1
Page: 524963 Treshed: 2
Page: 524966 Treshed: 1
Page: 524967 Treshed: 1
Page: 524969 Treshed: 1
Page: 524971 Treshed: 2
Page: 524973 Treshed: 2
Page: 524974 Treshed: 2
Page: 524975 Treshed: 2
Page: 524976 Treshed: 1
Page: 524977 Treshed: 2
Page: 524978 Treshed: 2
Page: 524979 Treshed: 1
Page: 524980 Treshed: 1
Page: 524981 Treshed: 2
Page: 524982 Treshed: 4
Page: 524983 Treshed: 4
Page: 524984 Treshed: 4
Page: 524985 Treshed: 4
Page: 524986 Treshed: 4
Page: 524987 Treshed: 5
Page: 524988 Treshed: 4
Page: 524989 Treshed: 4
Page: 524990 Treshed: 3
Page: 524991 Treshed: 5
Page: 524992 Treshed: 3
Page: 524993 Treshed: 4
Page: 524994 Treshed: 5
Page: 524995 Treshed: 4
Page: 524996 Treshed: 4
Page: 524997 Treshed: 4
Page: 524998 Treshed: 5
Page: 524999 Treshed: 5
Page: 525000 Treshed: 5
Page: 525001 Treshed: 5
Page: 525002 Treshed: 5
Page: 525003 Treshed: 5
Page: 525004 Treshed: 5
Page: 525005 Treshed: 5
Page: 525006 Treshed: 5
Page: 525007 Treshed: 5
Page: 525008 Treshed: 5
Page: 525009 Treshed: 4
Page: 525010 Treshed: 5
Page: 525011 Treshed: 5
Page: 525012 Treshed: 4
Page: 525013 Treshed: 3
Page: 525046 Treshed: 3
Page: 525047 Treshed: 2
Page: 525048 Treshed: 2
Page: 525049 Treshed: 2
Page: 525050 Treshed: 2
Page: 525051 Treshed: 2
Page: 525052 Treshed: 2
Page: 525053 Treshed: 2
Page: 525054 Treshed: 2
Page: 525055 Treshed: 2
Page: 525056 Treshed: 2
Page: 525057 Treshed: 2
Page: 525058 Treshed: 2
Page: 525059 Treshed: 2
Page: 525060 Treshed: 1
Page: 525061 Treshed: 3
Page: 525062 Treshed: 2
Page: 525063 Treshed: 3
Page: 525064 Treshed: 2
Page: 525065 Treshed: 3
Page: 525066 Treshed: 3
Page: 525067 Treshed: 3
Page: 525068 Treshed: 3
Page: 525069 Treshed: 2
Page: 525070 Treshed: 3
Page: 525071 Treshed: 2
Page: 525072 Treshed: 3
Page: 525073 Treshed: 2
Page: 525074 Treshed: 2
Page: 525075 Treshed: 3
Page: 525076 Treshed: 3
Page: 525077 Treshed: 3
Page: 525078 Treshed: 1
Page: 525079 Treshed: 2
Page: 525080 Treshed: 1
Page: 525081 Treshed: 2
Page: 525082 Treshed: 2
Page: 525084 Treshed: 1
Page: 525085 Treshed: 2
Page: 525086 Treshed: 2
Page: 525087 Treshed: 3
Page: 525088 Treshed: 2
Page: 525089 Treshed: 1
Page: 525090 Treshed: 1
Page: 525091 Treshed: 1
Page: 525092 Treshed: 3
Page: 525093 Treshed: 2
Page: 525094 Treshed: 1
Page: 525095 Treshed: 3
Page: 525096 Treshed: 2
Page: 525097 Treshed: 1
Page: 525098 Treshed: 2
Page: 525099 Treshed: 1
Page: 525100 Treshed: 3
Page: 525101 Treshed: 1
Page: 525102 Treshed: 2
Page: 525103 Treshed: 2
Page: 525104 Treshed: 1
Page: 525105 Treshed: 1
Page: 525106 Treshed: 3
Page: 525107 Treshed: 3
Page: 525108 Treshed: 3
Page: 525109 Treshed: 3
Page: 525110 Treshed: 3
Page: 525112 Treshed: 2
Page: 525113 Treshed: 1
Page: 525114 Treshed: 2
Page: 525115 Treshed: 2
Page: 525116 Treshed: 2
Page: 525117 Treshed: 1
Page: 525118 Treshed: 2
Page: 525119 Treshed: 2
Page: 525120 Treshed: 2
Page: 525121 Treshed: 2
Page: 525122 Treshed: 2
Page: 525123 Treshed: 2
Page: 525124 Treshed: 2
Page: 525125 Treshed: 2
Page: 525126 Treshed: 1
Page: 525127 Treshed: 3
Page: 525128 Treshed: 2
Page: 525129 Treshed: 3
Page: 525130 Treshed: 3
Page: 525131 Treshed: 3
Page: 525132 Treshed: 3
Page: 525133 Treshed: 3
Page: 525134 Treshed: 3
Page: 525135 Treshed: 3
Page: 525136 Treshed: 3
Page: 525137 Treshed: 3
Page: 525138 Treshed: 4
Page: 525139 Treshed: 2
Page: 525140 Treshed: 3
Page: 525141 Treshed: 3
Page: 525142 Treshed: 3
Page: 525143 Treshed: 4
Page: 525144 Treshed: 3
Page: 525145 Treshed: 3
Page: 525146 Treshed: 2
Page: 525147 Treshed: 2
Page: 525148 Treshed: 1
Page: 525149 Treshed: 3
Page: 525150 Treshed: 2
Page: 525151 Treshed: 3
Page: 525152 Treshed: 2
Page: 525153 Treshed: 1
Page: 525154 Treshed: 3
Page: 525155 Treshed: 2
Page: 525156 Treshed: 2
Page: 525157 Treshed: 2
Page: 525158 Treshed: 3
Page: 525159 Treshed: 2
Page: 525160 Treshed: 2
Page: 525161 Treshed: 2
Page: 525162 Treshed: 1
Page: 525163 Treshed: 1
Page: 525164 Treshed: 3
Page: 525165 Treshed: 1
Page: 525166 Treshed: 2
Page: 525167 Treshed: 3
Page: 525169 Treshed: 3
Page: 525170 Treshed: 2
Page: 525171 Treshed: 2
Page: 525172 Treshed: 3
Page: 525173 Treshed: 2
Page: 525174 Treshed: 2
Page: 525175 Treshed: 2
Page: 525176 Treshed: 2
Page: 525177 Treshed: 1
Page: 525178 Treshed: 1
Page: 525179 Treshed: 2
Page: 525180 Treshed: 2
Page: 525181 Treshed: 2
Page: 525182 Treshed: 2
Page: 525183 Treshed: 1
Page: 525184 Treshed: 2
Page: 525185 Treshed: 2
Page: 525186 Treshed: 3
Page: 525187 Treshed: 1
Page: 525188 Treshed: 2
Page: 525189 Treshed: 2
Page: 525190 Treshed: 2
Page: 525191 Treshed: 3
Page: 525192 Treshed: 3
Page: 525193 Treshed: 3
Page: 525194 Treshed: 2
Page: 525195 Treshed: 2
Page: 525196 Treshed: 3
Page: 525197 Treshed: 4
Page: 525198 Treshed: 2
Page: 525199 Treshed: 3
Page: 525200 Treshed: 3
Page: 525201 Treshed: 3
Page: 525202 Treshed: 1
Page: 525203 Treshed: 2
Page: 525204 Treshed: 1
Page: 525205 Treshed: 3
Page: 525206 Treshed: 2
Page: 525207 Treshed: 2
Page: 525208 Treshed: 3
Page: 525209 Treshed: 3
Page: 525210 Treshed: 2
Page: 525211 Treshed: 2
Page: 525213 Treshed: 2
Page: 525214 Treshed: 1
Page: 525215 Treshed: 1
Page: 525216 Treshed: 1
Page: 525217 Treshed: 1
Page: 525218 Treshed: 2
Page: 525219 Treshed: 1
Page: 525220 Treshed: 1
Page: 525221 Treshed: 1
Page: 525222 Treshed: 1
Page: 525223 Treshed: 2
Page: 525224 Treshed: 2
Page: 525225 Treshed: 2
Page: 525226 Treshed: 1
Page: 525227 Treshed: 1
Page: 525228 Treshed: 2
Page: 525229 Treshed: 2
Page: 525230 Treshed: 2
Page: 525231 Treshed: 1
Page: 525232 Treshed: 2
Page: 525233 Treshed: 3
Page: 525234 Treshed: 3
Page: 525235 Treshed: 1
Page: 525236 Treshed: 3
Page: 525237 Treshed: 2
Page: 525238 Treshed: 3
Page: 525239 Treshed: 3
Page: 525240 Treshed: 3
Page: 525241 Treshed: 3
Page: 525242 Treshed: 4
Page: 525243 Treshed: 4
Page: 525244 Treshed: 1
Page: 525245 Treshed: 2
Page: 525246 Treshed: 2
Page: 525247 Treshed: 2
Page: 525248 Treshed: 2
Page: 525249 Treshed: 3
Page: 525250 Treshed: 2
Page: 525251 Treshed: 2
Page: 525252 Treshed: 1
Page: 525253 Treshed: 2
Page: 525254 Treshed: 2
Page: 525255 Treshed: 2
Page: 525256 Treshed: 3
Page: 525257 Treshed: 4
Page: 525258 Treshed: 4
Page: 525259 Treshed: 2
Page: 525260 Treshed: 1
Page: 525261 Treshed: 1
Page: 525262 Treshed: 2
Page: 525263 Treshed: 2
Page: 525264 Treshed: 1
Page: 525265 Treshed: 2
Page: 525266 Treshed: 3
Page: 525267 Treshed: 2
Page: 525268 Treshed: 2
Page: 525269 Treshed: 3
Page: 525270 Treshed: 3
Page: 525271 Treshed: 4
Page: 525272 Treshed: 4
Page: 525273 Treshed: 3
Page: 525274 Treshed: 2
Page: 525275 Treshed: 2
Page: 525276 Treshed: 3
Page: 525277 Treshed: 2
Page: 525278 Treshed: 3
Page: 525279 Treshed: 4
Page: 525280 Treshed: 3
Page: 525281 Treshed: 5
Page: 525282 Treshed: 3
Page: 525283 Treshed: 3
Page: 525284 Treshed: 2
Page: 525285 Treshed: 3
Page: 525286 Treshed: 3
Page: 525287 Treshed: 2
Page: 525288 Treshed: 4
Page: 525289 Treshed: 4
Page: 525290 Treshed: 4
Page: 525291 Treshed: 3
Page: 525292 Treshed: 2
Page: 525293 Treshed: 3
Page: 525294 Treshed: 1
Page: 525295 Treshed: 3
Page: 525296 Treshed: 3
Page: 525297 Treshed: 2
Page: 525298 Treshed: 3
Page: 525299 Treshed: 2
Page: 525300 Treshed: 3
Page: 525301 Treshed: 3
Page: 525302 Treshed: 3
Page: 525303 Treshed: 3
Page: 525304 Treshed: 4
Page: 525305 Treshed: 2
Page: 525306 Treshed: 3
Page: 525307 Treshed: 3
Page: 525308 Treshed: 3
Page: 525309 Treshed: 2
Page: 525310 Treshed: 2
Page: 525311 Treshed: 4
Page: 525312 Treshed: 2
Page: 525313 Treshed: 4
Page: 525314 Treshed: 3
Page: 525315 Treshed: 2
Page: 525316 Treshed: 4
Page: 525317 Treshed: 4
Page: 525318 Treshed: 4
Page: 525319 Treshed: 4
Page: 525320 Treshed: 4
Page: 525321 Treshed: 4
Page: 525322 Treshed: 2
Page: 525323 Treshed: 3
Page: 525324 Treshed: 3
Page: 525325 Treshed: 3
Page: 525326 Treshed: 2
Page: 525327 Treshed: 3
Page: 525328 Treshed: 3
Page: 525329 Treshed: 2
Page: 525330 Treshed: 2
Page: 525331 Treshed: 4
Page: 525332 Treshed: 1
Page: 525333 Treshed: 2
Page: 525334 Treshed: 3
Page: 525335 Treshed: 2
Page: 525336 Treshed: 3
Page: 525337 Treshed: 3
Page: 525338 Treshed: 3
Page: 525339 Treshed: 2
Page: 525340 Treshed: 2
Page: 525341 Treshed: 4
Page: 525342 Treshed: 2
Page: 525343 Treshed: 2
Page: 525344 Treshed: 3
Page: 525345 Treshed: 4
Page: 525346 Treshed: 2
Page: 525347 Treshed: 3
Page: 525348 Treshed: 4
Page: 525349 Treshed: 1
Page: 525350 Treshed: 2
Page: 525351 Treshed: 2
Page: 525352 Treshed: 2
Page: 525353 Treshed: 4
Page: 525354 Treshed: 4
Page: 525355 Treshed: 3
Page: 525356 Treshed: 4
Page: 525357 Treshed: 1
Page: 525358 Treshed: 1
Page: 525359 Treshed: 3
Page: 525360 Treshed: 3
Page: 525361 Treshed: 4
Page: 525362 Treshed: 4
Page: 525363 Treshed: 4
Page: 525364 Treshed: 4
Page: 525365 Treshed: 2
Page: 525366 Treshed: 3
Page: 525367 Treshed: 3
Page: 525368 Treshed: 3
Page: 525369 Treshed: 3
Page: 525370 Treshed: 2
Page: 525371 Treshed: 2
Page: 525372 Treshed: 4
Page: 525373 Treshed: 2
Page: 525374 Treshed: 3
Page: 525375 Treshed: 3
Page: 525376 Treshed: 2
Page: 525377 Treshed: 1
Page: 525378 Treshed: 1
Page: 525379 Treshed: 2
Page: 525380 Treshed: 3
Page: 525381 Treshed: 3
Page: 525382 Treshed: 3
Page: 525383 Treshed: 4
Page: 525384 Treshed: 3
Page: 525385 Treshed: 4
Page: 525386 Treshed: 4
Page: 525387 Treshed: 3
Page: 525388 Treshed: 3
Page: 525389 Treshed: 4
Page: 525390 Treshed: 3
Page: 525391 Treshed: 3
Page: 525392 Treshed: 4
Page: 525393 Treshed: 3
Page: 525394 Treshed: 4
Page: 525395 Treshed: 3
Page: 525396 Treshed: 4
Page: 525397 Treshed: 3
Page: 525398 Treshed: 5
Page: 525399 Treshed: 4
Page: 525400 Treshed: 4
Page: 525401 Treshed: 4
Page: 525402 Treshed: 3
Page: 525403 Treshed: 4
Page: 525404 Treshed: 5
Page: 525405 Treshed: 4
Page: 525406 Treshed: 3
Page: 525407 Treshed: 2
Page: 525408 Treshed: 3
Page: 525409 Treshed: 3
Page: 525410 Treshed: 4
Page: 525411 Treshed: 4
Page: 525412 Treshed: 4
Page: 525413 Treshed: 3
Page: 525414 Treshed: 3
Page: 525415 Treshed: 4
Page: 525416 Treshed: 4
Page: 525417 Treshed: 4
Page: 525418 Treshed: 3
Page: 525419 Treshed: 5
Page: 525420 Treshed: 3
Page: 525421 Treshed: 4
Page: 525422 Treshed: 4
Page: 525423 Treshed: 4
Page: 525424 Treshed: 3
Page: 525425 Treshed: 4
Page: 525426 Treshed: 4
Page: 525427 Treshed: 3
Page: 525428 Treshed: 3
Page: 525429 Treshed: 3
Page: 525582 Treshed: 1
Page: 525587 Treshed: 1
Page: 525599 Treshed: 1
Page: 525603 Treshed: 1
Page_tot_thresh: 1304
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.161496
[0-25]: 0.935561, [26-50]: 0.003422, [51-75]: 0.061017, [76-100]: 0.000000
Pcie_write_utilization: 0.135522
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   317518 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(62.681973)
F:   225609----T:   229039 	 St: 802c6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: 802ca000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: 80247000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: 802f7000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   261024 	 St: 802e6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   261024----T:   267889 	 St: 802ea000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   267889----T:   270494 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270494----T:   278734 	 St: 804f7000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   278734----T:   282164 	 St: 802d6000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   282164----T:   289029 	 St: 802da000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   289029----T:   297269 	 St: 80526000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   297269----T:   299874 	 St: 80535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299874----T:   309038 	 St: 80506000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   309038----T:   317278 	 St: 80517000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   539668----T:   541681 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1.359217)
F:   541681----T:   544216 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   544217----T:   546752 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   768903----T:   964936 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(132.365295)
F:   769572----T:   775087 	 St: 80266000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   775087----T:   779728 	 St: 8026f000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   779728----T:   783540 	 St: 80256000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   783540----T:   789952 	 St: 8025b000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   789952----T:   798654 	 St: 80276000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   798654----T:   803295 	 St: 80286000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   803295----T:   831197 	 St: 8028d000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   831197----T:   837158 	 St: 80366000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   837158----T:   841377 	 St: 80370000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   841377----T:   849617 	 St: 80376000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   849617----T:   858781 	 St: 80385000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   858781----T:   866561 	 St: 80326000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   866561----T:   891173 	 St: 80334000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(16.618502)
F:   891173----T:   895392 	 St: 803b6000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   895392----T:   953875 	 St: 803bc000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(39.488857)
F:   953875----T:   956480 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   956480----T:   959085 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1187086----T:  1188395 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.883862)
F:  1188395----T:  1190930 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1190931----T:  1193466 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1415617----T:  1466617 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(34.436192)
F:  1416791----T:  1419396 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1419396----T:  1422001 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1422001----T:  1424606 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1424606----T:  1427211 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1427211----T:  1429816 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1429816----T:  1432421 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1432421----T:  1435026 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1435026----T:  1437631 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1437631----T:  1440236 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1440236----T:  1442841 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1442841----T:  1445446 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1445446----T:  1448051 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1448051----T:  1450656 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1450656----T:  1453261 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1453261----T:  1455866 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1455866----T:  1458471 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1688767----T:  1690182 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.955436)
F:  1690182----T:  1692717 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1692718----T:  1695253 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1917404----T:  2169111 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(169.957458)
F:  1918495----T:  1921100 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1918653----T:  1921258 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1921100----T:  1923705 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1921258----T:  1923863 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1923705----T:  1926310 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1923863----T:  1926468 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1926310----T:  1928915 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1926468----T:  1929073 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1928915----T:  1931520 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1929073----T:  1931678 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1931520----T:  1934125 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1931678----T:  1934283 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1934125----T:  1936730 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1934283----T:  1936888 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1936730----T:  1939335 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1936888----T:  1939493 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1939335----T:  1941940 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1939493----T:  1942098 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1941940----T:  1944545 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1942098----T:  1944703 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1944545----T:  1947150 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1944703----T:  1947308 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1947150----T:  1949755 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1947308----T:  1949913 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1949755----T:  1952360 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1949913----T:  1952518 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1952360----T:  1954965 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1952518----T:  1955123 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1954965----T:  1957570 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1955123----T:  1957728 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1957570----T:  1960175 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1960175----T:  1962780 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1962780----T:  1965385 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1965385----T:  1967990 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1967990----T:  1970595 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1970595----T:  1973200 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1973200----T:  1975805 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1975805----T:  1978410 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1978410----T:  1981015 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1981015----T:  1983620 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1983620----T:  1986225 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1986225----T:  1988830 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1988830----T:  1991435 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1991435----T:  1994040 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1994040----T:  1996645 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1994829----T:  1997434 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1996645----T:  1999250 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1999250----T:  2001855 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2001855----T:  2004460 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2004460----T:  2007065 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2007065----T:  2009670 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2009670----T:  2012275 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2012275----T:  2014880 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2014880----T:  2017485 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2017485----T:  2020090 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2018280----T:  2020885 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2020090----T:  2022695 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2022695----T:  2025300 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2025300----T:  2027905 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2027905----T:  2030510 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2030510----T:  2033115 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2033115----T:  2035720 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2035720----T:  2038325 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2038325----T:  2040930 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2040930----T:  2043535 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2043535----T:  2046140 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2046140----T:  2048745 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2048745----T:  2051350 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2051350----T:  2053955 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2053955----T:  2056560 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2056560----T:  2059165 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2059165----T:  2061770 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2061770----T:  2064375 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2064375----T:  2066980 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2066980----T:  2069585 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2069585----T:  2072190 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2072190----T:  2074795 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2074795----T:  2077400 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2077400----T:  2080005 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2080005----T:  2082610 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2082610----T:  2085215 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2085215----T:  2087820 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2087820----T:  2090425 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2090425----T:  2093030 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2093030----T:  2095635 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2095635----T:  2098240 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2098240----T:  2100845 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2100845----T:  2103450 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2103450----T:  2106055 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2106055----T:  2108660 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2108660----T:  2111265 	 St: 8027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2111265----T:  2113870 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2113870----T:  2116475 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2116475----T:  2119080 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2119080----T:  2121685 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2121685----T:  2124290 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2124290----T:  2126895 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2126895----T:  2129500 	 St: 802b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2129500----T:  2132105 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2132105----T:  2134710 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2134710----T:  2137315 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2137315----T:  2139920 	 St: 80298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2139920----T:  2142525 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2142525----T:  2145130 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2145130----T:  2147735 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2147735----T:  2150340 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2150340----T:  2152945 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2152945----T:  2155550 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2155550----T:  2158155 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2158155----T:  2160760 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2160760----T:  2163365 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2163365----T:  2165970 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2391261----T:  2433704 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(28.658339)
F:  2391875----T:  2394480 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2394480----T:  2397085 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2397085----T:  2399690 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2399690----T:  2402295 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2402295----T:  2404900 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2404900----T:  2407505 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2407505----T:  2410110 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2410110----T:  2412715 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2412715----T:  2415320 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2415320----T:  2417925 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2417925----T:  2420530 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2420530----T:  2423135 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2423135----T:  2425740 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2425740----T:  2428345 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2428345----T:  2430950 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2430950----T:  2433555 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2433704----T:  2436239 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2436240----T:  2438775 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2660926----T:  3341186 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(459.324768)
F:  2661471----T:  2664076 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2662313----T:  2664918 	 St: 80523000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2664076----T:  2666681 	 St: 80278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2664918----T:  2667523 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2666681----T:  2669286 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2667523----T:  2670128 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2669286----T:  2671891 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2670128----T:  2672733 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2671891----T:  2674496 	 St: 8026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2672733----T:  2675338 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2674496----T:  2677101 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2675338----T:  2677943 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2677101----T:  2679706 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2677943----T:  2680548 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2679706----T:  2682311 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2680548----T:  2683153 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2682311----T:  2684916 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2683153----T:  2685758 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2684916----T:  2687521 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2685758----T:  2688363 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2687521----T:  2690126 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2688363----T:  2690968 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2690126----T:  2692731 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2690968----T:  2693573 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2692731----T:  2695336 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2693573----T:  2696178 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2695336----T:  2697941 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2696178----T:  2698783 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2697941----T:  2700546 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2698783----T:  2701388 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2700546----T:  2703151 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2701388----T:  2703993 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2703151----T:  2705756 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2703993----T:  2706598 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2705756----T:  2708361 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2708361----T:  2710966 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2710966----T:  2713571 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2713571----T:  2716176 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2716176----T:  2718781 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2718781----T:  2721386 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2721386----T:  2723991 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2723991----T:  2726596 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2726596----T:  2729201 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2729201----T:  2731806 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2731806----T:  2734411 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2734411----T:  2737016 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2737016----T:  2739621 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2739621----T:  2742226 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2742226----T:  2744831 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2744831----T:  2747436 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2747436----T:  2750041 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2750041----T:  2752646 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2752646----T:  2755251 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2755251----T:  2757856 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2757856----T:  2760461 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2760461----T:  2763066 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2763066----T:  2765671 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2765671----T:  2768276 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2768276----T:  2770881 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2770881----T:  2773486 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2773486----T:  2776091 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2776091----T:  2778696 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2778696----T:  2781301 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2781301----T:  2783906 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2783906----T:  2786511 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2786511----T:  2789116 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2789116----T:  2791721 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2791721----T:  2794326 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2794326----T:  2796931 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2796931----T:  2799536 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2799536----T:  2802141 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2802141----T:  2804746 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2804746----T:  2807351 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2807351----T:  2809956 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2809956----T:  2812561 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2812561----T:  2815166 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2815166----T:  2817771 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2817771----T:  2820376 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2820376----T:  2822981 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2822981----T:  2825586 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2825586----T:  2828191 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2828191----T:  2830796 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2830796----T:  2833401 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2833401----T:  2836006 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2836006----T:  2838611 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2838611----T:  2841216 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2841216----T:  2843821 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2843821----T:  2846426 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2846426----T:  2849031 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2849031----T:  2851636 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2851636----T:  2854241 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2854241----T:  2856846 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2856846----T:  2859451 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2859451----T:  2862056 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2862056----T:  2864661 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2864661----T:  2867266 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2867266----T:  2869871 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2869871----T:  2872476 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2872476----T:  2875081 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2875081----T:  2877686 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2877686----T:  2880291 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2880291----T:  2882896 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2882896----T:  2885501 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2885501----T:  2888106 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2888106----T:  2890711 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2890711----T:  2893316 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2893316----T:  2895921 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2895921----T:  2898526 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2898526----T:  2901131 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2901131----T:  2903736 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2903736----T:  2906341 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2906341----T:  2908946 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2908946----T:  2911551 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2911551----T:  2914156 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2914156----T:  2916761 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2916761----T:  2919366 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2919366----T:  2921971 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2921971----T:  2924576 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2924576----T:  2927181 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2927181----T:  2929786 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2929786----T:  2932391 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2932391----T:  2934996 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2934996----T:  2937601 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2937601----T:  2940206 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2940206----T:  2942811 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2942811----T:  2945416 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2945416----T:  2948021 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2948021----T:  2950626 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2950626----T:  2953231 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2953231----T:  2955836 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2955836----T:  2958441 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2958441----T:  2961046 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2961046----T:  2963651 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2963651----T:  2966256 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2966256----T:  2968861 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2968861----T:  2971466 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2971466----T:  2974071 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2974071----T:  2976676 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2976676----T:  2979281 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2979281----T:  2981886 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2981886----T:  2984491 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2984491----T:  2987096 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2987096----T:  2989701 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2989701----T:  2992306 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2992306----T:  2994911 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2994911----T:  2997516 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2997516----T:  3000121 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3000121----T:  3002726 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3002726----T:  3005331 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3005331----T:  3007936 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3007936----T:  3010541 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3010541----T:  3013146 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3013146----T:  3015751 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3015751----T:  3018356 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3018356----T:  3020961 	 St: 80258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3020961----T:  3023566 	 St: 80523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3023566----T:  3026171 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3026171----T:  3028776 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3028776----T:  3031381 	 St: 80263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3031381----T:  3033986 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3033986----T:  3036591 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3036591----T:  3039196 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3039196----T:  3041801 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3041801----T:  3044406 	 St: 80277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3044406----T:  3047011 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3047011----T:  3049616 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3049616----T:  3052221 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3052221----T:  3054826 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3054826----T:  3057431 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3057431----T:  3060036 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3060036----T:  3062641 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3062641----T:  3065246 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3065246----T:  3067851 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3067851----T:  3070456 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3070456----T:  3073061 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3073061----T:  3075666 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3075666----T:  3078271 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3078271----T:  3080876 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3080876----T:  3083481 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3083481----T:  3086086 	 St: 80274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3086086----T:  3088691 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3088691----T:  3091296 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3091296----T:  3093901 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3093901----T:  3096506 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3096506----T:  3099111 	 St: 80291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3099111----T:  3101716 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3101716----T:  3104321 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3104321----T:  3106926 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3106926----T:  3109531 	 St: 802af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3109531----T:  3112136 	 St: 802b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3112136----T:  3114741 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3114741----T:  3117346 	 St: 8031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3117346----T:  3119951 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3119951----T:  3122556 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3122556----T:  3125161 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3125161----T:  3127766 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3127766----T:  3130371 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3130371----T:  3132976 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3132976----T:  3135581 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3135581----T:  3138186 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3138186----T:  3140791 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3140791----T:  3143396 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3143396----T:  3146001 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3146001----T:  3148606 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3148606----T:  3151211 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3151211----T:  3153816 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3153816----T:  3156421 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3156421----T:  3159026 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3159026----T:  3161631 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3161631----T:  3164236 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3164236----T:  3166841 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3166841----T:  3169446 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3169446----T:  3172051 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3172051----T:  3174656 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3174656----T:  3177261 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3177261----T:  3179866 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3179866----T:  3182471 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3182471----T:  3185076 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3185076----T:  3187681 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3187681----T:  3190286 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3190286----T:  3192891 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3192891----T:  3195496 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3195496----T:  3198101 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3198101----T:  3200706 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3200706----T:  3203311 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3203311----T:  3205916 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3205916----T:  3208521 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3208521----T:  3211126 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3211126----T:  3213731 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3213731----T:  3216336 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3216336----T:  3218941 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3218941----T:  3221546 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3221546----T:  3224151 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3224151----T:  3226756 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3226756----T:  3229361 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3229361----T:  3231966 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3231966----T:  3234571 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3234571----T:  3237176 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3237176----T:  3239781 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3239781----T:  3242386 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3242386----T:  3244991 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3244991----T:  3247596 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3247596----T:  3250201 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3250201----T:  3252806 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3252806----T:  3255411 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3255411----T:  3258016 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3258016----T:  3260621 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3260621----T:  3263226 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3263226----T:  3265831 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3265831----T:  3268436 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3268436----T:  3271041 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3271041----T:  3273646 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3273646----T:  3276251 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3276251----T:  3278856 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3278856----T:  3281461 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3281461----T:  3284066 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3284066----T:  3286671 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3286671----T:  3289276 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3289276----T:  3291881 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3291881----T:  3294486 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3294486----T:  3297091 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3297091----T:  3299696 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3299696----T:  3302301 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3302301----T:  3304906 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3304906----T:  3307511 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3307511----T:  3310116 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3310116----T:  3312721 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3312721----T:  3315326 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3315326----T:  3317931 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3317931----T:  3320536 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3320536----T:  3323141 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3323141----T:  3325746 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3325746----T:  3328351 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3328351----T:  3330956 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3330956----T:  3333561 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3333561----T:  3336166 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3563336----T:  3600580 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(25.147873)
F:  3563956----T:  3566561 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3566561----T:  3569166 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3569166----T:  3571771 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3571771----T:  3574376 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3574376----T:  3576981 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3576981----T:  3579586 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3579586----T:  3582191 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3582191----T:  3584796 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3584796----T:  3587401 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3587401----T:  3590006 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3590006----T:  3592611 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3592611----T:  3595216 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3595216----T:  3597821 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3597821----T:  3600426 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3600580----T:  3603115 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3603116----T:  3605651 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3827802----T:  4817118 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(668.005432)
F:  3828419----T:  3831024 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3829926----T:  3832531 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3831024----T:  3833629 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3832531----T:  3835136 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3833629----T:  3836234 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3835136----T:  3837741 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3836234----T:  3838839 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3837741----T:  3840346 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3838839----T:  3841444 	 St: 8027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3840346----T:  3842951 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3841444----T:  3844049 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3842951----T:  3845556 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3844049----T:  3846654 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3845556----T:  3848161 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3846654----T:  3849259 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3848161----T:  3850766 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3849259----T:  3851864 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3850766----T:  3853371 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3851864----T:  3854469 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3853371----T:  3855976 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3854469----T:  3857074 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3855976----T:  3858581 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3857074----T:  3859679 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3858581----T:  3861186 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3859679----T:  3862284 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3861186----T:  3863791 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3862284----T:  3864889 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3863791----T:  3866396 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  3864889----T:  3867494 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3867494----T:  3870099 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3870099----T:  3872704 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3872704----T:  3875309 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3875309----T:  3877914 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3877914----T:  3880519 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3880519----T:  3883124 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3883124----T:  3885729 	 St: 80379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3885729----T:  3888334 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3888334----T:  3890939 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3890939----T:  3893544 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3893544----T:  3896149 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3896149----T:  3898754 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3898754----T:  3901359 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3901359----T:  3903964 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3903964----T:  3906569 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3906569----T:  3909174 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3909174----T:  3911779 	 St: 80304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3911779----T:  3914384 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3914384----T:  3916989 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3916989----T:  3919594 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3919594----T:  3922199 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3922199----T:  3924804 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3924804----T:  3927409 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3927409----T:  3930014 	 St: 8033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3930014----T:  3932619 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3932619----T:  3935224 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3935224----T:  3937829 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3937829----T:  3940434 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3940434----T:  3943039 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3943039----T:  3945644 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3945644----T:  3948249 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3948249----T:  3950854 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3950854----T:  3953459 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3953459----T:  3956064 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3956064----T:  3958669 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3958669----T:  3961274 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3961274----T:  3963879 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3963879----T:  3966484 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3966484----T:  3969089 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3969089----T:  3971694 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3971694----T:  3974299 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3974299----T:  3976904 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3976904----T:  3979509 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3979509----T:  3982114 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3982114----T:  3984719 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3984719----T:  3987324 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3987324----T:  3989929 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3989929----T:  3992534 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3992534----T:  3995139 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3995139----T:  3997744 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3997744----T:  4000349 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4000349----T:  4002954 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4002954----T:  4005559 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4005559----T:  4008164 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4008164----T:  4010769 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4010769----T:  4013374 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4013374----T:  4015979 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4015979----T:  4018584 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4018584----T:  4021189 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4021189----T:  4023794 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4023794----T:  4026399 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4026399----T:  4029004 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4029004----T:  4031609 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4031609----T:  4034214 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4034214----T:  4036819 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4036819----T:  4039424 	 St: 80385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4039424----T:  4042029 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4042029----T:  4044634 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4044634----T:  4047239 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4047239----T:  4049844 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4049844----T:  4052449 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4052449----T:  4055054 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4055054----T:  4057659 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4055775----T:  4058380 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4057659----T:  4060264 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4058380----T:  4060985 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4060264----T:  4062869 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4062869----T:  4065474 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4065474----T:  4068079 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4068079----T:  4070684 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4070684----T:  4073289 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4073289----T:  4075894 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4075894----T:  4078499 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4078499----T:  4081104 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4079195----T:  4081800 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  4081104----T:  4083709 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4083709----T:  4086314 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4086314----T:  4088919 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4088919----T:  4091524 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4091524----T:  4094129 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4094129----T:  4096734 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4096734----T:  4099339 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4099339----T:  4101944 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4101944----T:  4104549 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4104549----T:  4107154 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4107154----T:  4109759 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4109759----T:  4112364 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4112364----T:  4114969 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4114969----T:  4117574 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4117574----T:  4120179 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4120179----T:  4122784 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4122784----T:  4125389 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4125389----T:  4127994 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4127994----T:  4130599 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4130599----T:  4133204 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4133204----T:  4135809 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4135809----T:  4138414 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4138414----T:  4141019 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4141019----T:  4143624 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4143624----T:  4146229 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4146229----T:  4148834 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4148834----T:  4151439 	 St: 8035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4151439----T:  4154044 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4154044----T:  4156649 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4156649----T:  4159254 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4159254----T:  4161859 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4161859----T:  4164464 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4164464----T:  4167069 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4167069----T:  4169674 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4169674----T:  4172279 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4172279----T:  4174884 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4174884----T:  4177489 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4177489----T:  4180094 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4180094----T:  4182699 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4182699----T:  4185304 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4185304----T:  4187909 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4187909----T:  4190514 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4190514----T:  4193119 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4193119----T:  4195724 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4195724----T:  4198329 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4198329----T:  4200934 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4200934----T:  4203539 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4203539----T:  4206144 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4206144----T:  4208749 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4208749----T:  4211354 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4211354----T:  4213959 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4213959----T:  4216564 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4216564----T:  4219169 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4219169----T:  4221774 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4221774----T:  4224379 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4224379----T:  4226984 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4226984----T:  4229589 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4229589----T:  4232194 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4232194----T:  4234799 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4234799----T:  4237404 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4237404----T:  4240009 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4240009----T:  4242614 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4242614----T:  4245219 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4245219----T:  4247824 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4247824----T:  4250429 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4250429----T:  4253034 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4253034----T:  4255639 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4255639----T:  4258244 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4258244----T:  4260849 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4260849----T:  4263454 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4263454----T:  4266059 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4266059----T:  4268664 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4268664----T:  4271269 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4271269----T:  4273874 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4273874----T:  4276479 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4276479----T:  4279084 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4279084----T:  4281689 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4281689----T:  4284294 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4284294----T:  4286899 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4286899----T:  4289504 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4289504----T:  4292109 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4292109----T:  4294714 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4294714----T:  4297319 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4297319----T:  4299924 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4299924----T:  4302529 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4302529----T:  4305134 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4305134----T:  4307739 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4307739----T:  4310344 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4310344----T:  4312949 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4312949----T:  4315554 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4315554----T:  4318159 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4318159----T:  4320764 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4320764----T:  4323369 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4323369----T:  4325974 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4325974----T:  4328579 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4328579----T:  4331184 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4331184----T:  4333789 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4333789----T:  4336394 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4336394----T:  4338999 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4338999----T:  4341604 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4341604----T:  4344209 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4344209----T:  4346814 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4346814----T:  4349419 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4349419----T:  4352024 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4352024----T:  4354629 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4354629----T:  4357234 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4357234----T:  4359839 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4359839----T:  4362444 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4362444----T:  4365049 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4365049----T:  4367654 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4367654----T:  4370259 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4370259----T:  4372864 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4372864----T:  4375469 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4375469----T:  4378074 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4378074----T:  4380679 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4380679----T:  4383284 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4383284----T:  4385889 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4385889----T:  4388494 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4388494----T:  4391099 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4391099----T:  4393704 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4393704----T:  4396309 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4396309----T:  4398914 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4398914----T:  4401519 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4401519----T:  4404124 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4404124----T:  4406729 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4406729----T:  4409334 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4409334----T:  4411939 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4411939----T:  4414544 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4414544----T:  4417149 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4417149----T:  4419754 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4419754----T:  4422359 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4422359----T:  4424964 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4424964----T:  4427569 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4427569----T:  4430174 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4430174----T:  4432779 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4432779----T:  4435384 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4435384----T:  4437989 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4437989----T:  4440594 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4440594----T:  4443199 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4443199----T:  4445804 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4445804----T:  4448409 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4448409----T:  4451014 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4451014----T:  4453619 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4453619----T:  4456224 	 St: 803da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4456224----T:  4458829 	 St: 8032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4458829----T:  4461434 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4461434----T:  4464039 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4464039----T:  4466644 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4466644----T:  4469249 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4469249----T:  4471854 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4471854----T:  4474459 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4474459----T:  4477064 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4477064----T:  4479669 	 St: 80251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4479669----T:  4482274 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4482274----T:  4484879 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4484879----T:  4487484 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4487484----T:  4490089 	 St: 80259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4490089----T:  4492694 	 St: 80275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4492694----T:  4495299 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4495299----T:  4497904 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4497904----T:  4500509 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4500509----T:  4503114 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4503114----T:  4505719 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4505719----T:  4508324 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4508324----T:  4510929 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4510929----T:  4513534 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4513534----T:  4516139 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4516139----T:  4518744 	 St: 80392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4518744----T:  4521349 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4521349----T:  4523954 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4523954----T:  4526559 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4526559----T:  4529164 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4529164----T:  4531769 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4531769----T:  4534374 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4534374----T:  4536979 	 St: 80271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4536979----T:  4539584 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4539584----T:  4542189 	 St: 8026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4542189----T:  4544794 	 St: 80248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4544794----T:  4547399 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4547399----T:  4550004 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4550004----T:  4552609 	 St: 8028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4552609----T:  4555214 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4555214----T:  4557819 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4557819----T:  4560424 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4560424----T:  4563029 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4563029----T:  4565634 	 St: 8028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4565634----T:  4568239 	 St: 80290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4568239----T:  4570844 	 St: 80268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4570844----T:  4573449 	 St: 8029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4573449----T:  4576054 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4576054----T:  4578659 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4578659----T:  4581264 	 St: 80299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4581264----T:  4583869 	 St: 80292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4583869----T:  4586474 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4586474----T:  4589079 	 St: 802a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4589079----T:  4591684 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4591684----T:  4594289 	 St: 8029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4594289----T:  4596894 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4596894----T:  4599499 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4599499----T:  4602104 	 St: 802ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4602104----T:  4604709 	 St: 802b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4604709----T:  4607314 	 St: 802ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4607314----T:  4609919 	 St: 80277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4609919----T:  4612524 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4612524----T:  4615129 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4615129----T:  4617734 	 St: 802d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4617734----T:  4620339 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4620339----T:  4622944 	 St: 80318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4622944----T:  4625549 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4625549----T:  4628154 	 St: 80340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4628154----T:  4630759 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4630759----T:  4633364 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4633364----T:  4635969 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4635969----T:  4638574 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4638574----T:  4641179 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4641179----T:  4643784 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4643784----T:  4646389 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4646389----T:  4648994 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4648994----T:  4651599 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4651599----T:  4654204 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4654204----T:  4656809 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4656809----T:  4659414 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4659414----T:  4662019 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4662019----T:  4664624 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4664624----T:  4667229 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4667229----T:  4669834 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4669834----T:  4672439 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4672439----T:  4675044 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4675044----T:  4677649 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4677649----T:  4680254 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4680254----T:  4682859 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4682859----T:  4685464 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4685464----T:  4688069 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4688069----T:  4690674 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4690674----T:  4693279 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4693279----T:  4695884 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4695884----T:  4698489 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4698489----T:  4701094 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4701094----T:  4703699 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4703699----T:  4706304 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4706304----T:  4708909 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4708909----T:  4711514 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4711514----T:  4714119 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4714119----T:  4716724 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4716724----T:  4719329 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4719329----T:  4721934 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4721934----T:  4724539 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4724539----T:  4727144 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4727144----T:  4729749 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4729749----T:  4732354 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4732354----T:  4734959 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4734959----T:  4737564 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4737564----T:  4740169 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4740169----T:  4742774 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4742774----T:  4745379 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4745379----T:  4747984 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4747984----T:  4750589 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4750589----T:  4753194 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4753194----T:  4755799 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4755799----T:  4758404 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4758404----T:  4761009 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4761009----T:  4763614 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4763614----T:  4766219 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4766219----T:  4768824 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4768824----T:  4771429 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4771429----T:  4774034 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4774034----T:  4776639 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4776639----T:  4779244 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4779244----T:  4781849 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4781849----T:  4784454 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4784454----T:  4787059 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4787059----T:  4789664 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4789664----T:  4792269 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4792269----T:  4794874 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4794874----T:  4797479 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4797479----T:  4800084 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4800084----T:  4802689 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5039268----T:  5076504 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(25.142471)
F:  5039880----T:  5042485 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5042485----T:  5045090 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5045090----T:  5047695 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5047695----T:  5050300 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5050300----T:  5052905 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5052905----T:  5055510 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5055510----T:  5058115 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5058115----T:  5060720 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5060720----T:  5063325 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5063325----T:  5065930 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5065930----T:  5068535 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5068535----T:  5071140 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5071140----T:  5073745 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5073745----T:  5076350 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5076504----T:  5079039 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5079040----T:  5081575 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5303726----T:  6172057 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(586.313965)
F:  5304264----T:  5306869 	 St: 80252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5306869----T:  5309474 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5309474----T:  5312079 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5312079----T:  5314684 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5314684----T:  5317289 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5317289----T:  5319894 	 St: 8025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5319894----T:  5322499 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5322499----T:  5325104 	 St: 80257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5325104----T:  5327709 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5327709----T:  5330314 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5330314----T:  5332919 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5332919----T:  5335524 	 St: 80270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5335421----T:  5338026 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5335524----T:  5338129 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5338026----T:  5340631 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5338129----T:  5340734 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5340631----T:  5343236 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5340734----T:  5343339 	 St: 80263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5343236----T:  5345841 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5343339----T:  5345944 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5345841----T:  5348446 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5345944----T:  5348549 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5348446----T:  5351051 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5348549----T:  5351154 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5351051----T:  5353656 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5351154----T:  5353759 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5353656----T:  5356261 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5353759----T:  5356364 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5356261----T:  5358866 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5356364----T:  5358969 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5358866----T:  5361471 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5358969----T:  5361574 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5361471----T:  5364076 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5361574----T:  5364179 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5364179----T:  5366784 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5364835----T:  5367440 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5366784----T:  5369389 	 St: 8039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5369389----T:  5371994 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5371994----T:  5374599 	 St: 8036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5374599----T:  5377204 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5377204----T:  5379809 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5379809----T:  5382414 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5382414----T:  5385019 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5385019----T:  5387624 	 St: 80360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5387624----T:  5390229 	 St: 8037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5390229----T:  5392834 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5392834----T:  5395439 	 St: 80370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5395439----T:  5398044 	 St: 8032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5398044----T:  5400649 	 St: 8037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5400649----T:  5403254 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5403254----T:  5405859 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5405859----T:  5408464 	 St: 8037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5408464----T:  5411069 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5411069----T:  5413674 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5413674----T:  5416279 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5414385----T:  5416990 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5416279----T:  5418884 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5418884----T:  5421489 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5421489----T:  5424094 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5424094----T:  5426699 	 St: 8037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5426699----T:  5429304 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5429304----T:  5431909 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5431909----T:  5434514 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5434514----T:  5437119 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5437119----T:  5439724 	 St: 8037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5439724----T:  5442329 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5442329----T:  5444934 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5444934----T:  5447539 	 St: 803e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5447539----T:  5450144 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5450144----T:  5452749 	 St: 8036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5452749----T:  5455354 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5455354----T:  5457959 	 St: 80380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5457959----T:  5460564 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5460564----T:  5463169 	 St: 80354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5463169----T:  5465774 	 St: 803ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5465774----T:  5468379 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5468379----T:  5470984 	 St: 803ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5470984----T:  5473589 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5473589----T:  5476194 	 St: 80419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5476194----T:  5478799 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5478799----T:  5481404 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5481404----T:  5484009 	 St: 80416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5484009----T:  5486614 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5486614----T:  5489219 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5489219----T:  5491824 	 St: 8041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5491824----T:  5494429 	 St: 80444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5494429----T:  5497034 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5497034----T:  5499639 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5499639----T:  5502244 	 St: 803b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5502244----T:  5504849 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5504849----T:  5507454 	 St: 803b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5507454----T:  5510059 	 St: 8035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5510059----T:  5512664 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5512664----T:  5515269 	 St: 803bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5515269----T:  5517874 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5517874----T:  5520479 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5520479----T:  5523084 	 St: 80411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5523084----T:  5525689 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5525689----T:  5528294 	 St: 8041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5528294----T:  5530899 	 St: 80443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5530899----T:  5533504 	 St: 8043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5533504----T:  5536109 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5536109----T:  5538714 	 St: 803ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5538714----T:  5541319 	 St: 80423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5541319----T:  5543924 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5543924----T:  5546529 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5546529----T:  5549134 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5549134----T:  5551739 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5551739----T:  5554344 	 St: 803b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5554344----T:  5556949 	 St: 8041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5556949----T:  5559554 	 St: 8043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5559554----T:  5562159 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5562159----T:  5564764 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5564764----T:  5567369 	 St: 803e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5567369----T:  5569974 	 St: 80440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5569974----T:  5572579 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5572579----T:  5575184 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5575184----T:  5577789 	 St: 80402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5577789----T:  5580394 	 St: 8041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5578489----T:  5581094 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5580394----T:  5582999 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5582999----T:  5585604 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5585604----T:  5588209 	 St: 803cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5588209----T:  5590814 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5590814----T:  5593419 	 St: 803bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5593419----T:  5596024 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5596024----T:  5598629 	 St: 80412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5598629----T:  5601234 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5601234----T:  5603839 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5603839----T:  5606444 	 St: 803be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5606444----T:  5609049 	 St: 8043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5609049----T:  5611654 	 St: 80441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5611654----T:  5614259 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5614259----T:  5616864 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5616864----T:  5619469 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5619469----T:  5622074 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5622074----T:  5624679 	 St: 80382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5624679----T:  5627284 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5627284----T:  5629889 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5629889----T:  5632494 	 St: 80414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5632494----T:  5635099 	 St: 803c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5635099----T:  5637704 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5637704----T:  5640309 	 St: 803c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5640309----T:  5642914 	 St: 8042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5642914----T:  5645519 	 St: 80430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5645519----T:  5648124 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5648124----T:  5650729 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5650729----T:  5653334 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5653334----T:  5655939 	 St: 8036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5655939----T:  5658544 	 St: 8040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5658544----T:  5661149 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5661149----T:  5663754 	 St: 8043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5663754----T:  5666359 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5666359----T:  5668964 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5668964----T:  5671569 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5671569----T:  5674174 	 St: 80400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5674174----T:  5676779 	 St: 803d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5676779----T:  5679384 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5679384----T:  5681989 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5681989----T:  5684594 	 St: 8042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5684594----T:  5687199 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5687199----T:  5689804 	 St: 80403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5689804----T:  5692409 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5692409----T:  5695014 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5695014----T:  5697619 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5697619----T:  5700224 	 St: 803fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5700224----T:  5702829 	 St: 803c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5702829----T:  5705434 	 St: 803bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5705434----T:  5708039 	 St: 80384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5708039----T:  5710644 	 St: 803c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5710644----T:  5713249 	 St: 803d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5713249----T:  5715854 	 St: 803dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5715854----T:  5718459 	 St: 80410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5718459----T:  5721064 	 St: 803f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5721064----T:  5723669 	 St: 803f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5723669----T:  5726274 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5726274----T:  5728879 	 St: 803fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5728879----T:  5731484 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5731484----T:  5734089 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5734089----T:  5736694 	 St: 803f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5736694----T:  5739299 	 St: 803f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5739299----T:  5741904 	 St: 803ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5741904----T:  5744509 	 St: 803f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5744509----T:  5747114 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5747114----T:  5749719 	 St: 803c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5749719----T:  5752324 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5752324----T:  5754929 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5754929----T:  5757534 	 St: 80420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5757534----T:  5760139 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5760139----T:  5762744 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5762744----T:  5765349 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5765349----T:  5767954 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5767954----T:  5770559 	 St: 803c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5770559----T:  5773164 	 St: 8040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5773164----T:  5775769 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5775769----T:  5778374 	 St: 8042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5778374----T:  5780979 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5780979----T:  5783584 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5783584----T:  5786189 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5786189----T:  5788794 	 St: 80427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5788794----T:  5791399 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5791399----T:  5794004 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5794004----T:  5796609 	 St: 80426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5796609----T:  5799214 	 St: 80436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5799214----T:  5801819 	 St: 80428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5801819----T:  5804424 	 St: 8041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5804424----T:  5807029 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5807029----T:  5809634 	 St: 803fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5809634----T:  5812239 	 St: 80425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5812239----T:  5814844 	 St: 80434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5814844----T:  5817449 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5817449----T:  5820054 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5820054----T:  5822659 	 St: 8030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5822659----T:  5825264 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5825264----T:  5827869 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5827869----T:  5830474 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5830474----T:  5833079 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5833079----T:  5835684 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5835684----T:  5838289 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5838289----T:  5840894 	 St: 8033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5840894----T:  5843499 	 St: 8033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5843499----T:  5846104 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5846104----T:  5848709 	 St: 8031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5848709----T:  5851314 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5851314----T:  5853919 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5853919----T:  5856524 	 St: 80346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5856524----T:  5859129 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5859129----T:  5861734 	 St: 80348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5861734----T:  5864339 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5864339----T:  5866944 	 St: 80329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5866944----T:  5869549 	 St: 8032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5869549----T:  5872154 	 St: 80328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5872154----T:  5874759 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5874759----T:  5877364 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5877364----T:  5879969 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5879969----T:  5882574 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5882574----T:  5885179 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5885179----T:  5887784 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5887784----T:  5890389 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5890389----T:  5892994 	 St: 80326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5892994----T:  5895599 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5895599----T:  5898204 	 St: 80322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5898204----T:  5900809 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5900809----T:  5903414 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5903414----T:  5906019 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5906019----T:  5908624 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5908624----T:  5911229 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5911229----T:  5913834 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5913834----T:  5916439 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5916439----T:  5919044 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5919044----T:  5921649 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5921649----T:  5924254 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5924254----T:  5926859 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5926859----T:  5929464 	 St: 802c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5929464----T:  5932069 	 St: 802c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5932069----T:  5934674 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5934674----T:  5937279 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5937279----T:  5939884 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5939884----T:  5942489 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5942489----T:  5945094 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5945094----T:  5947699 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5947699----T:  5950304 	 St: 80375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5950304----T:  5952909 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5952909----T:  5955514 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5955514----T:  5958119 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5958119----T:  5960724 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5960724----T:  5963329 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5963329----T:  5965934 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5965934----T:  5968539 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5968539----T:  5971144 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5971144----T:  5973749 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5973749----T:  5976354 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5976354----T:  5978959 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5978959----T:  5981564 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5981564----T:  5984169 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5984169----T:  5986774 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5986774----T:  5989379 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5989379----T:  5991984 	 St: 80265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5991984----T:  5994589 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5994589----T:  5997194 	 St: 80272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5997194----T:  5999799 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5999799----T:  6002404 	 St: 80273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6002404----T:  6005009 	 St: 802a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6005009----T:  6007614 	 St: 802a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6007614----T:  6010219 	 St: 802b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6010219----T:  6012824 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6012824----T:  6015429 	 St: 80288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6015429----T:  6018034 	 St: 802b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6018034----T:  6020639 	 St: 802b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6020639----T:  6023244 	 St: 8029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6023244----T:  6025849 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6025849----T:  6028454 	 St: 802ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6028454----T:  6031059 	 St: 802af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6031059----T:  6033664 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6033664----T:  6036269 	 St: 802ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6036269----T:  6038874 	 St: 802a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6038874----T:  6041479 	 St: 8029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6041479----T:  6044084 	 St: 802a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6044084----T:  6046689 	 St: 802ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6046689----T:  6049294 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6049294----T:  6051899 	 St: 8024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6051899----T:  6054504 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6054504----T:  6057109 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6057109----T:  6059714 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6059714----T:  6062319 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6062319----T:  6064924 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6064924----T:  6067529 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6067529----T:  6070134 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6070134----T:  6072739 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6072739----T:  6075344 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6075344----T:  6077949 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6077949----T:  6080554 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6080554----T:  6083159 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6083159----T:  6085764 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6085764----T:  6088369 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6088369----T:  6090974 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6090974----T:  6093579 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6093579----T:  6096184 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6096184----T:  6098789 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6098789----T:  6101394 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6101394----T:  6103999 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6103999----T:  6106604 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6106604----T:  6109209 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6109209----T:  6111814 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6111814----T:  6114419 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6114419----T:  6117024 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6117024----T:  6119629 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6119629----T:  6122234 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6122234----T:  6124839 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6124839----T:  6127444 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6127444----T:  6130049 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6130049----T:  6132654 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6132654----T:  6135259 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6135259----T:  6137864 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6137864----T:  6140469 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6140469----T:  6143074 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6143074----T:  6145679 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6145679----T:  6148284 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6148284----T:  6150889 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6150889----T:  6153494 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6153494----T:  6156099 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6156099----T:  6158704 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6158704----T:  6161309 	 St: 80474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6161309----T:  6163914 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6394207----T:  6434060 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(26.909521)
F:  6394827----T:  6397432 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6395742----T:  6398347 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6397432----T:  6400037 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6400037----T:  6402642 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6402642----T:  6405247 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6405247----T:  6407852 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6407852----T:  6410457 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6410457----T:  6413062 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6413062----T:  6415667 	 St: 802d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6415667----T:  6418272 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6418272----T:  6420877 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6420877----T:  6423482 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6423482----T:  6426087 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6426087----T:  6428692 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6428692----T:  6431297 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6431297----T:  6433902 	 St: 802d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6434060----T:  6436595 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6436596----T:  6439131 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6661282----T:  7249578 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(397.228912)
F:  6661889----T:  6664494 	 St: 8024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6664494----T:  6667099 	 St: 80254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6667099----T:  6669704 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6669704----T:  6672309 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6672309----T:  6674914 	 St: 8025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6674914----T:  6677519 	 St: 80260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6677519----T:  6680124 	 St: 80253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6678739----T:  6681344 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6680124----T:  6682729 	 St: 8026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6681344----T:  6683949 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6682729----T:  6685334 	 St: 8026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6683949----T:  6686554 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6685334----T:  6687939 	 St: 8026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6686554----T:  6689159 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6687939----T:  6690544 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6689159----T:  6691764 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6690544----T:  6693149 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6691764----T:  6694369 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6693149----T:  6695754 	 St: 802fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6694369----T:  6696974 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6695754----T:  6698359 	 St: 802fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6698359----T:  6700964 	 St: 802fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6700964----T:  6703569 	 St: 80342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6703569----T:  6706174 	 St: 802f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6706174----T:  6708779 	 St: 802f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6708779----T:  6711384 	 St: 802fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6711384----T:  6713989 	 St: 80338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6713989----T:  6716594 	 St: 802fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6716594----T:  6719199 	 St: 80317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6719199----T:  6721804 	 St: 80339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6721804----T:  6724409 	 St: 8032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6724409----T:  6727014 	 St: 8033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6727014----T:  6729619 	 St: 8038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6729619----T:  6732224 	 St: 80341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6730981----T:  6733586 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6732224----T:  6734829 	 St: 80383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6734829----T:  6737434 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6737434----T:  6740039 	 St: 80343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6740039----T:  6742644 	 St: 80377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6742644----T:  6745249 	 St: 80386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6745249----T:  6747854 	 St: 80387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6747854----T:  6750459 	 St: 80389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6750459----T:  6753064 	 St: 80393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6753064----T:  6755669 	 St: 80388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6755669----T:  6758274 	 St: 8038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6758274----T:  6760879 	 St: 8035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6760879----T:  6763484 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6763484----T:  6766089 	 St: 803cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6766089----T:  6768694 	 St: 803aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6768694----T:  6771299 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6771299----T:  6773904 	 St: 8039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6773904----T:  6776509 	 St: 803ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6776509----T:  6779114 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6779114----T:  6781719 	 St: 803a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6781719----T:  6784324 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6784324----T:  6786929 	 St: 803d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6786929----T:  6789534 	 St: 803a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6789534----T:  6792139 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6792139----T:  6794744 	 St: 803ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6794744----T:  6797349 	 St: 8039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6797349----T:  6799954 	 St: 80422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6799954----T:  6802559 	 St: 803e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6802559----T:  6805164 	 St: 803a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6805164----T:  6807769 	 St: 803e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6807769----T:  6810374 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6810374----T:  6812979 	 St: 803d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6812979----T:  6815584 	 St: 80438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6815584----T:  6818189 	 St: 80435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6818189----T:  6820794 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6820794----T:  6823399 	 St: 803e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6823399----T:  6826004 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6826004----T:  6828609 	 St: 803c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6828609----T:  6831214 	 St: 803e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6831214----T:  6833819 	 St: 803a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6833819----T:  6836424 	 St: 803b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6836424----T:  6839029 	 St: 803ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6839029----T:  6841634 	 St: 803a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6841634----T:  6844239 	 St: 8041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6844239----T:  6846844 	 St: 803ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6846844----T:  6849449 	 St: 803a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6849449----T:  6852054 	 St: 803b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6852054----T:  6854659 	 St: 803dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6854659----T:  6857264 	 St: 803df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6857264----T:  6859869 	 St: 80361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6859869----T:  6862474 	 St: 80421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6862474----T:  6865079 	 St: 803d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6865079----T:  6867684 	 St: 803de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6867684----T:  6870289 	 St: 8043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6870289----T:  6872894 	 St: 803d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6872894----T:  6875499 	 St: 803fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6875499----T:  6878104 	 St: 803b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6878104----T:  6880709 	 St: 803b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6880709----T:  6883314 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6883314----T:  6885919 	 St: 803e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6885919----T:  6888524 	 St: 803e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6888524----T:  6891129 	 St: 80437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6891129----T:  6893734 	 St: 80439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6893734----T:  6896339 	 St: 803f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6896339----T:  6898944 	 St: 8042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6898944----T:  6901549 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6901549----T:  6904154 	 St: 80412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6904154----T:  6906759 	 St: 803b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6906759----T:  6909364 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6909364----T:  6911969 	 St: 80413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6911969----T:  6914574 	 St: 80408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6914574----T:  6917179 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6917179----T:  6919784 	 St: 803d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6919784----T:  6922389 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6922389----T:  6924994 	 St: 8040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6924994----T:  6927599 	 St: 8042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6927599----T:  6930204 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6930204----T:  6932809 	 St: 80424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6932809----T:  6935414 	 St: 80404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6935414----T:  6938019 	 St: 80405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6938019----T:  6940624 	 St: 80406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6940624----T:  6943229 	 St: 8043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6943229----T:  6945834 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6945834----T:  6948439 	 St: 803f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6948439----T:  6951044 	 St: 80445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6951044----T:  6953649 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6953649----T:  6956254 	 St: 80320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6956254----T:  6958859 	 St: 803ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6958859----T:  6961464 	 St: 80302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6961464----T:  6964069 	 St: 80321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6964069----T:  6966674 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6966674----T:  6969279 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6969279----T:  6971884 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6971884----T:  6974489 	 St: 802b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6974489----T:  6977094 	 St: 80300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6977094----T:  6979699 	 St: 80301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6979699----T:  6982304 	 St: 802ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6982304----T:  6984909 	 St: 8033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6984909----T:  6987514 	 St: 8033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6987514----T:  6990119 	 St: 80446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6990119----T:  6992724 	 St: 802b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6992724----T:  6995329 	 St: 803c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6993159----T:  6995764 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6995329----T:  6997934 	 St: 802b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6997934----T:  7000539 	 St: 802b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6998361----T:  7000966 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7000539----T:  7003144 	 St: 802ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7001004----T:  7003609 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7003144----T:  7005749 	 St: 802bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7005749----T:  7008354 	 St: 802bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7006253----T:  7008858 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7008354----T:  7010959 	 St: 802be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7010959----T:  7013564 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7013564----T:  7016169 	 St: 802bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7016169----T:  7018774 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7018774----T:  7021379 	 St: 802c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7021379----T:  7023984 	 St: 80344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7023984----T:  7026589 	 St: 80345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7026589----T:  7029194 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7029194----T:  7031799 	 St: 802c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7031799----T:  7034404 	 St: 8046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7034404----T:  7037009 	 St: 8046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7037009----T:  7039614 	 St: 80473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7039614----T:  7042219 	 St: 8046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7042219----T:  7044824 	 St: 80475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7044824----T:  7047429 	 St: 80470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7047429----T:  7050034 	 St: 8031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7050034----T:  7052639 	 St: 8031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7052639----T:  7055244 	 St: 80367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7055244----T:  7057849 	 St: 80368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7057849----T:  7060454 	 St: 80369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7060454----T:  7063059 	 St: 8036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7063059----T:  7065664 	 St: 80362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7065664----T:  7068269 	 St: 80363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7068269----T:  7070874 	 St: 80364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7070874----T:  7073479 	 St: 80365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7073479----T:  7076084 	 St: 80366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7076084----T:  7078689 	 St: 803c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7078689----T:  7081294 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7081294----T:  7083899 	 St: 803ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7083899----T:  7086504 	 St: 803af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7086504----T:  7089109 	 St: 80248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7089109----T:  7091714 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7091714----T:  7094319 	 St: 8025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7094319----T:  7096924 	 St: 8025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7096924----T:  7099529 	 St: 80277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7099529----T:  7102134 	 St: 80276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7102134----T:  7104739 	 St: 8027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7104739----T:  7107344 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7107344----T:  7109949 	 St: 8027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7109949----T:  7112554 	 St: 8028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7112554----T:  7115159 	 St: 802b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7115159----T:  7117764 	 St: 80284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7117764----T:  7120369 	 St: 80297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7120369----T:  7122974 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7122974----T:  7125579 	 St: 80286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7125579----T:  7128184 	 St: 80293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7128184----T:  7130789 	 St: 80295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7130789----T:  7133394 	 St: 8029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7133394----T:  7135999 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7135999----T:  7138604 	 St: 802a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7138604----T:  7141209 	 St: 802a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7141209----T:  7143814 	 St: 80447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7143814----T:  7146419 	 St: 80448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7146419----T:  7149024 	 St: 80449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7149024----T:  7151629 	 St: 8044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7151629----T:  7154234 	 St: 8044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7154234----T:  7156839 	 St: 8044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7156839----T:  7159444 	 St: 8044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7159444----T:  7162049 	 St: 8044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7162049----T:  7164654 	 St: 8044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7164654----T:  7167259 	 St: 80450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7167259----T:  7169864 	 St: 80452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7169864----T:  7172469 	 St: 80451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7172469----T:  7175074 	 St: 80453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7175074----T:  7177679 	 St: 80454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7177679----T:  7180284 	 St: 80455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7180284----T:  7182889 	 St: 80456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7182889----T:  7185494 	 St: 80457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7185494----T:  7188099 	 St: 80458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7188099----T:  7190704 	 St: 80459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7190704----T:  7193309 	 St: 8045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7193309----T:  7195914 	 St: 8045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7195914----T:  7198519 	 St: 8045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7198519----T:  7201124 	 St: 80460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7201124----T:  7203729 	 St: 8045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7203729----T:  7206334 	 St: 80461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7206334----T:  7208939 	 St: 8045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7208939----T:  7211544 	 St: 8045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7211544----T:  7214149 	 St: 80462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7214149----T:  7216754 	 St: 80463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7216754----T:  7219359 	 St: 80464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7219359----T:  7221964 	 St: 80465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7221964----T:  7224569 	 St: 80466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7224569----T:  7227174 	 St: 80467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7227174----T:  7229779 	 St: 80468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7229779----T:  7232384 	 St: 80469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7232384----T:  7234989 	 St: 8046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7234989----T:  7237594 	 St: 8046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7237594----T:  7240199 	 St: 8046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7240199----T:  7242804 	 St: 80471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7242804----T:  7245409 	 St: 80472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7471728----T:  7506344 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(23.373396)
F:  7472334----T:  7474939 	 St: 802cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7472334----T:  7474939 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7474939----T:  7477544 	 St: 802cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7477544----T:  7480149 	 St: 802ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7480149----T:  7482754 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7482754----T:  7485359 	 St: 802c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7485359----T:  7487964 	 St: 802c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7487964----T:  7490569 	 St: 802c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7490569----T:  7493174 	 St: 802ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7493174----T:  7495779 	 St: 802cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7495779----T:  7498384 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7498384----T:  7500989 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7500989----T:  7503594 	 St: 802d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7503594----T:  7506199 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7506344----T:  7508879 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7508880----T:  7511415 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  7733566----T:  8003500 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(182.264679)
F:  7734182----T:  7736787 	 St: 8024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7736787----T:  7739392 	 St: 8025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7739392----T:  7741997 	 St: 80261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7741997----T:  7744602 	 St: 8024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7744602----T:  7747207 	 St: 8025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7747207----T:  7749812 	 St: 8024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7749812----T:  7752417 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7752417----T:  7755022 	 St: 8024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7755022----T:  7757627 	 St: 80255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7757627----T:  7760232 	 St: 80256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7758057----T:  7760662 	 St: 804f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7760232----T:  7762837 	 St: 80264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7762837----T:  7765442 	 St: 80270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7763255----T:  7765860 	 St: 8051a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7765442----T:  7768047 	 St: 80263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7768047----T:  7770652 	 St: 80266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7768465----T:  7771070 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7770652----T:  7773257 	 St: 8027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7771077----T:  7773682 	 St: 8051d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7773257----T:  7775862 	 St: 8027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7773682----T:  7776287 	 St: 8052f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7775862----T:  7778467 	 St: 8026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7776287----T:  7778892 	 St: 804fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7778467----T:  7781072 	 St: 80279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7778892----T:  7781497 	 St: 80528000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7781072----T:  7783677 	 St: 80262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7781497----T:  7784102 	 St: 80524000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7783677----T:  7786282 	 St: 80281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7784102----T:  7786707 	 St: 804f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7786282----T:  7788887 	 St: 8029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7786707----T:  7789312 	 St: 8050f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7788887----T:  7791492 	 St: 8030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7789312----T:  7791917 	 St: 8050c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7791492----T:  7794097 	 St: 8032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7791917----T:  7794522 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7794097----T:  7796702 	 St: 8031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7794522----T:  7797127 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7796702----T:  7799307 	 St: 80310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7797127----T:  7799732 	 St: 804fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7799307----T:  7801912 	 St: 80352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7799732----T:  7802337 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7801912----T:  7804517 	 St: 80331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7802337----T:  7804942 	 St: 80501000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7804517----T:  7807122 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7804942----T:  7807547 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7807122----T:  7809727 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7807547----T:  7810152 	 St: 80527000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7809727----T:  7812332 	 St: 80359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7810152----T:  7812757 	 St: 80532000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7812332----T:  7814937 	 St: 80355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7812757----T:  7815362 	 St: 8052c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7814937----T:  7817542 	 St: 8035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7815362----T:  7817967 	 St: 8051c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7817542----T:  7820147 	 St: 8036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7817967----T:  7820572 	 St: 80530000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7820147----T:  7822752 	 St: 8038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7820572----T:  7823177 	 St: 80500000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7822752----T:  7825357 	 St: 80381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7823177----T:  7825782 	 St: 80519000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7825357----T:  7827962 	 St: 8038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7827962----T:  7830567 	 St: 803ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7830567----T:  7833172 	 St: 803ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7833172----T:  7835777 	 St: 8040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7835777----T:  7838382 	 St: 803f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7838382----T:  7840987 	 St: 80431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7840987----T:  7843592 	 St: 803e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7843592----T:  7846197 	 St: 80401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7846197----T:  7848802 	 St: 8040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7848802----T:  7851407 	 St: 80432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7851407----T:  7854012 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7854012----T:  7856617 	 St: 80433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7856617----T:  7859222 	 St: 80308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7859222----T:  7861827 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7861827----T:  7864432 	 St: 8030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7864432----T:  7867037 	 St: 80335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7867037----T:  7869642 	 St: 80336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7869642----T:  7872247 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7872247----T:  7874852 	 St: 80347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7874852----T:  7877457 	 St: 80349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7877457----T:  7880062 	 St: 80305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7880062----T:  7882667 	 St: 80306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7882667----T:  7885272 	 St: 80307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7885272----T:  7887877 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7887877----T:  7890482 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7890482----T:  7893087 	 St: 8030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7893087----T:  7895692 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7895692----T:  7898297 	 St: 8030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7898297----T:  7900902 	 St: 80315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7900902----T:  7903507 	 St: 80316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7903507----T:  7906112 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7906112----T:  7908717 	 St: 80311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7908717----T:  7911322 	 St: 80312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7911322----T:  7913927 	 St: 80313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7913927----T:  7916532 	 St: 80324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7916532----T:  7919137 	 St: 80325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7919137----T:  7921742 	 St: 80327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7921742----T:  7924347 	 St: 80350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7924347----T:  7926952 	 St: 8034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7926952----T:  7929557 	 St: 80351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7929557----T:  7932162 	 St: 80374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7932162----T:  7934767 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7934767----T:  7937372 	 St: 8034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7937372----T:  7939977 	 St: 8034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7939977----T:  7942582 	 St: 8034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7942582----T:  7945187 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7945187----T:  7947792 	 St: 80357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7947792----T:  7950397 	 St: 80358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7950397----T:  7953002 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7953002----T:  7955607 	 St: 80399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7955607----T:  7958212 	 St: 8039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7958212----T:  7960817 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7960817----T:  7963422 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7963422----T:  7966027 	 St: 80396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7966027----T:  7968632 	 St: 80371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7968632----T:  7971237 	 St: 80372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7971237----T:  7973842 	 St: 80373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7973842----T:  7976447 	 St: 8038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7976447----T:  7979052 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7979052----T:  7981657 	 St: 80391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7981657----T:  7984262 	 St: 8034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7984262----T:  7986867 	 St: 8034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7986867----T:  7989472 	 St: 803a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7989472----T:  7992077 	 St: 803a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7992077----T:  7994682 	 St: 803a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7992809----T:  7995414 	 St: 80507000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7994682----T:  7997287 	 St: 803f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7997287----T:  7999892 	 St: 803f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7999892----T:  8002497 	 St: 80513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8225650----T:  8226824 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.792708)
F:  8226824----T:  8229359 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8229360----T:  8231895 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8454046----T:  8458031 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(2.690749)
F:  8455103----T:  8457708 	 St: 8031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8455103----T:  8457708 	 St: 80511000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  8680181----T:  8681149 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.653612)
F:  8681149----T:  8683684 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8683685----T:  8686290 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8683685----T:  8691925 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8694530----T:  8697135 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8694530----T:  8702770 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8705375----T:  8707980 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8705375----T:  8721070 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8723675----T:  8726280 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8723675----T:  8734697 	 St: 0 Sz: 86016 	 Sm: 0 	 T: device_sync(7.442269)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 4189965(cycle), 2829.145752(us)
Tot_kernel_exec_time_and_fault_time: 103557660(cycle), 69924.148438(us)
Tot_memcpy_h2d_time: 4146302(cycle), 2799.663818(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 4171652(cycle), 2816.780518(us)
Tot_devicesync_time: 53617(cycle), 36.203239(us)
Tot_writeback_time: 273525(cycle), 184.689392(us)
Tot_memcpy_d2h_sync_wb_time: 352492(cycle), 238.009460(us)
GPGPU-Sim: *** exit detected ***
