# RISC-V-core

I'm currently working on creating a RISC-V processor.
My implementation is in /src and the version for blog post (https://yoshi-ki.medium.com) is in /practice-files

## Description


## Practice files

/ver1: This core can execute add.

/ver2: This core can execute almost all of the rv32i instructions (not tested yet)

/ver3: Start implementing easy memory using registers (plan to make fibonacci executable)

/ver4: finish implemetation of instructions for fibonacci

/ver5: pipelined version