/******************************************************************************
 * Copyright (c) ETSI 2017.
 *
 * This file is subject to copyrights owned by ETSI. Non-exclusive permission
 * is hereby granted, free of charge, to copy, reproduce and amend this file
 * under the following conditions: It is provided "as is", without warranty of any
 * kind, expressed or implied.
 * 
 * ETSI shall never be liable for any claim, damages, or other liability arising
 * from its use or inability of use.This permission does not apply to any documentation
 * associated with this file for which ETSI keeps all rights reserved. The present
 * copyright notice shall be included in all copies of whole or part of this
 * file and shall not imply any sub-license right.
 *
 * Modified by: Adrien Kirjak
 *
 ** @version  0.0.1
 ** @purpose  1:5.4.2, verify that component ports can be passed to port parameters
 ** @verdict  pass accept, ttcn3verdict:pass
 ***************************************************/

// The following requirement is tested:
// Actual parameters that are passed to formal port parameters shall be component 
// ports or formal port parameters of the current scope.

module Sem_050402_actual_parameters_160 { 

    type port IntPort message {
        inout integer;
    } with {extension "internal"}
    
    type component GeneralComp {
        port IntPort p;
	}
    
    function f_test(IntPort p_port) {
        p_port.stop;
    }

    testcase TC_Sem_050402_actual_parameters_160() runs on GeneralComp {
        f_test(p); // tested parameter passing

		setverdict(pass);
        //if (p.checkstate("Stopped")) { setverdict(pass); }
        //else { setverdict(fail); }
	}

	control {
		execute(TC_Sem_050402_actual_parameters_160());
	}
}
