\hypertarget{_t_p_m___p_d_d_8h}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+T\+P\+M\+\_\+\+P\+DD.h File Reference}
\label{_t_p_m___p_d_d_8h}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+T\+P\+M\+\_\+\+P\+D\+D.\+h@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+T\+P\+M\+\_\+\+P\+D\+D.\+h}}
{\ttfamily \#include \char`\"{}P\+D\+D\+\_\+\+Types.\+h\char`\"{}}\newline
Include dependency graph for T\+P\+M\+\_\+\+P\+D\+D.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a8141d48b21deda73f5c80c9231778e37}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0}~0U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_aba2135ea563cd804abcb23ee24a7ec59}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}~0x1U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_ab28813c227cf9d2b83122bef8e4a5670}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}~0x2U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_af5b864b565ea3b885b7a4f4e55908e89}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}~0x3U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a01f77286a3961ca291928de7111cc71c}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}~0x4U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a35441075d98900b68f2c82c39e430c75}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5}~0x5U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a92c6bbc7cfdd7174d7ea999a07a1c8f3}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6}~0x6U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a8ea315f907cb6d942be526c0dd269135}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7}~0x7U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_af1f5eb91660a306a9befa7e865a5d2cf}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+1}~0U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a1cabb18a24593cdfc7420475eaec9f1d}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+2}~0x1U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_af721a7ffe79f7e916ee5bedaa979837c}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+4}~0x2U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_ad4d9150a9255b1117b02a15001470207}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+8}~0x3U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a014c6b22c74889a63b256de966f2511e}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+16}~0x4U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a82f244944ba44aafbe2f48c00d7080de}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+32}~0x5U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_ae9bcd3fd9cec34437d456d60e7277d7e}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+64}~0x6U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a02c5729fb436ad3c0feef2476e2bcca4}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+128}~0x7U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a38099f899ad761f64872cea2ad3f66f4}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+A\+L\+I\+G\+N\+ED}~0U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a9c296276da4358c09690746260008895}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+E\+N\+T\+E\+R\+\_\+\+A\+L\+I\+G\+N\+ED}~\hyperlink{group___t_p_m___register___masks_ga2ed4f55ed6ec313d2f5c0cef0d9606e7}{T\+P\+M\+\_\+\+S\+C\+\_\+\+C\+P\+W\+M\+S\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a79ae854325f941e903062c7a6e6c4211}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+0}~\hyperlink{group___t_p_m___register___masks_ga2441823dbe4ebc3b7f88773a95eff6d6}{T\+P\+M\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+H0\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a49e77c2aa6983ecaa5678853b2c62328}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+1}~\hyperlink{group___t_p_m___register___masks_gaed654f625ebff2d9f8a2cc89ef410330}{T\+P\+M\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+H1\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a1b7e9c6ff0fba06070fafa68fd93c2df}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+2}~\hyperlink{group___t_p_m___register___masks_ga151f2aa4b0d2eef94e75170580ca4c13}{T\+P\+M\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+H2\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_af9be36d8a4a296c420e58e24a04eba53}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+3}~\hyperlink{group___t_p_m___register___masks_gaf38a26c12fe2fb6eaa5bc39bba39a500}{T\+P\+M\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+H3\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a26b094e4546a147e93297b5d9336325d}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+4}~\hyperlink{group___t_p_m___register___masks_ga6d71ec16664cd555736bd39d2b0aef50}{T\+P\+M\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+H4\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a9852324960bdb49a7296117382ae68e3}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+5}~\hyperlink{group___t_p_m___register___masks_ga0f6acd45c21170be3a793e3fa9107938}{T\+P\+M\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+H5\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a9ff82314a5782c6f8856495340aa80b6}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+ED}~0U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a61de0f50273c0d295cd276da634fb9e7}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+EM}~0x8U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_ad537f349085ce3056ae4c5bb97f6b2aa}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+AL}~0x10U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_af02d3d0071bead3ba9bed74e6c5dd541}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+N\+O\+NE}~0U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a441d5a139912451a4cb10b8f6a2e1700}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+R\+I\+S\+I\+NG}~0x4U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_ab91233a367f258f11799e5fedfc08810}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+F\+A\+L\+L\+I\+NG}~0x8U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a6a092bcac69cbc6df73cf378f461e35e}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+B\+O\+TH}~0x\+CU
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a977f4ab0a3656d12725883b26c492775}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+N\+O\+NE}~0U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a27ab77bfdd6027726796ffaf40c2d3fd}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+T\+O\+G\+G\+LE}~0x10U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a271d4a174f79166f90fee95a381a9275}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+C\+L\+E\+AR}~0x20U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a21b7f9e43f41e5176da6e099832b8702}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+ET}~0x30U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a7008534baa3b6ad4a444e91309ed7fe7}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+B\+G\+\_\+00}~0U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a1d23ef1905007ae95679e7995d598dbb}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+B\+G\+\_\+11}~0x\+C0U
\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a9469fde36f46cc244df359e0ad178228}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Prescaler}(Peripheral\+Base,  Prescaler)
\begin{DoxyCompactList}\small\item\em Sets prescale value. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_af62c9090576dd862ebf2a3c0b7692f73}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Prescaler\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Select clock source. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_aa173857113ebbfb55eb5ad2ebe5ff29d}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Enable\+Device\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns current state of T\+PM device. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a590ddc56e55626fc83588856eefc1202}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Pwm\+Align\+Mode}(Peripheral\+Base,  Mode)
\begin{DoxyCompactList}\small\item\em Configures P\+WM aligned mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_aca726e9f6784cbcb2c1280b4f75e458c}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Overflow\+Interrupt\+Mask}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns overflow interrupt mask. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a5fd8bdf9908c25ea0686f70eaf467a56}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Overflow\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Enables the T\+PM overflow interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_ac62556e139def1e6fb313261533c0563}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Overflow\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Disables the T\+PM overflow interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a10533fbf951714e081ebf19a68645202}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Overflow\+Interrupt\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns overflow interrupt flag bit. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a6bc9c9d900d7c7bc6e46195229c2258a}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Overflow\+Interrupt\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Clears overflow interrupt flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_ad002473d3b8ffad4b04afc0ab2af7fa3}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the status and control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_ae59f7f274d37305f0171d5f248fcf074}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the status and control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a002ea5a4c33598c6b653fb9940adcaaf}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Counter\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the counter register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a850362c9955f3ab60f3ca554ab70c899}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Initialize\+Counter}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Writes value 0 to the counter register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_aa9c31032f7c18e3788463a341f9d79f0}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Modulo\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the modulo register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a43ef271109fbb5e29744ff43718a7b3a}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Modulo\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the modulo register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_ae301f6c4fda4fc2325015b7ba775b600}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Channel\+Dma}(Peripheral\+Base,  Channel\+Idx)
\begin{DoxyCompactList}\small\item\em Enables the T\+PM channel D\+MA. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_ae1b07335aeb71a1383695c265b4869e5}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Channel\+Dma}(Peripheral\+Base,  Channel\+Idx)
\begin{DoxyCompactList}\small\item\em Disables the T\+PM channel D\+MA. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_abb4fb96e9b762e4e63581ce3d0473484}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Edge\+Level}(Peripheral\+Base,  Channel\+Idx,  E\+L\+S\+B\+A\+\_\+val)
\begin{DoxyCompactList}\small\item\em Selects the T\+PM channel edge and level. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a09fe0afe68e43b04e0f27644a1be4b8c}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Mode}(Peripheral\+Base,  Channel\+Idx,  M\+S\+B\+A\+\_\+val)
\begin{DoxyCompactList}\small\item\em Selects the T\+PM channel mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_aaaff23002066d4547fbe811fd1c48013}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Interrupt\+Mask}(Peripheral\+Base,  Channel\+Idx)
\begin{DoxyCompactList}\small\item\em Returns channel interrupt mask. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a4a7c974fe19913fbed5c37514f07f37a}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Channel\+Interrupt}(Peripheral\+Base,  Channel\+Idx)
\begin{DoxyCompactList}\small\item\em Enables the T\+PM channel interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a09d1ad874b9960bb2a9f28015095bffa}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Channel\+Interrupt}(Peripheral\+Base,  Channel\+Idx)
\begin{DoxyCompactList}\small\item\em Disables the T\+PM channel interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_add59b65f57cc2af054ca87cc969cf6cd}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Interrupt\+Flag}(Peripheral\+Base,  Channel\+Idx)
\begin{DoxyCompactList}\small\item\em Returns channel interrupt flag bit. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a20699b5fd1c7992fa8e8a3dbf083fcfe}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Interrupt\+Flag}(Peripheral\+Base,  Channel\+Idx)
\begin{DoxyCompactList}\small\item\em Clears channel interrupt flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a53c9d2702df81d9d3d3c3d7cd992a7a1}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Control\+Reg}(Peripheral\+Base,  Channel\+Idx)
\begin{DoxyCompactList}\small\item\em Returns the content of the channel status and control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_ac8e4922c3389d1854866d6bfa82ca2bb}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Control\+Reg}(Peripheral\+Base,  Channel\+Idx,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the channel status and control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_ab1edb5908244d9c5159ccabdfda5c78e}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Value\+Reg}(Peripheral\+Base,  Channel\+Idx)
\begin{DoxyCompactList}\small\item\em Returns the content of the channel value register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a2531ea629632e4c712d9947763f1969c}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Value\+Reg}(Peripheral\+Base,  Channel\+Idx,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the channel value register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a4275def6328eef65630204ab25015c62}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Flags}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the capture and compare status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_afe5bac771238be683a5e9a246aa7d2db}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Flags}(Peripheral\+Base,  Mask)
\begin{DoxyCompactList}\small\item\em Clears channel interrupt flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a2aa5b9df90dec44e64101677465533bb}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Time\+Base}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables the T\+PM to use an external global time base signal that is generated by another T\+PM. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_acb899129cfcaccf8d1288169b89a3de0}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+D\+B\+G\+Mode}(Peripheral\+Base,  Mode)
\begin{DoxyCompactList}\small\item\em Selects the T\+PM behavior in D\+BG mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_a7ae6c4565d4ca6309854d411ecd0005c}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Doze\+Enable}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Configures the T\+PM behavior in doze mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_af1ba293a25828b717634f58bfde6faf7}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes value to the configuration register. \end{DoxyCompactList}\item 
\#define \hyperlink{_t_p_m___p_d_d_8h_aa566da9c6a1807807e212429c7e456df}{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the configuration register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a9c296276da4358c09690746260008895}\label{_t_p_m___p_d_d_8h_a9c296276da4358c09690746260008895}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+E\+N\+T\+E\+R\+\_\+\+A\+L\+I\+G\+N\+ED@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+E\+N\+T\+E\+R\+\_\+\+A\+L\+I\+G\+N\+ED}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+E\+N\+T\+E\+R\+\_\+\+A\+L\+I\+G\+N\+ED@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+E\+N\+T\+E\+R\+\_\+\+A\+L\+I\+G\+N\+ED}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+E\+N\+T\+E\+R\+\_\+\+A\+L\+I\+G\+N\+ED}{TPM\_PDD\_CENTER\_ALIGNED}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+E\+N\+T\+E\+R\+\_\+\+A\+L\+I\+G\+N\+ED~\hyperlink{group___t_p_m___register___masks_ga2ed4f55ed6ec313d2f5c0cef0d9606e7}{T\+P\+M\+\_\+\+S\+C\+\_\+\+C\+P\+W\+M\+S\+\_\+\+M\+A\+SK}}

Center aligned \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a8141d48b21deda73f5c80c9231778e37}\label{_t_p_m___p_d_d_8h_a8141d48b21deda73f5c80c9231778e37}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0}{TPM\_PDD\_CHANNEL\_0}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0~0U}

0 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_aba2135ea563cd804abcb23ee24a7ec59}\label{_t_p_m___p_d_d_8h_aba2135ea563cd804abcb23ee24a7ec59}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}{TPM\_PDD\_CHANNEL\_1}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1~0x1U}

1 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_ab28813c227cf9d2b83122bef8e4a5670}\label{_t_p_m___p_d_d_8h_ab28813c227cf9d2b83122bef8e4a5670}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}{TPM\_PDD\_CHANNEL\_2}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2~0x2U}

2 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_af5b864b565ea3b885b7a4f4e55908e89}\label{_t_p_m___p_d_d_8h_af5b864b565ea3b885b7a4f4e55908e89}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}{TPM\_PDD\_CHANNEL\_3}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3~0x3U}

3 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a01f77286a3961ca291928de7111cc71c}\label{_t_p_m___p_d_d_8h_a01f77286a3961ca291928de7111cc71c}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}{TPM\_PDD\_CHANNEL\_4}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4~0x4U}

4 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a35441075d98900b68f2c82c39e430c75}\label{_t_p_m___p_d_d_8h_a35441075d98900b68f2c82c39e430c75}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5}{TPM\_PDD\_CHANNEL\_5}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5~0x5U}

5 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a92c6bbc7cfdd7174d7ea999a07a1c8f3}\label{_t_p_m___p_d_d_8h_a92c6bbc7cfdd7174d7ea999a07a1c8f3}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6}{TPM\_PDD\_CHANNEL\_6}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6~0x6U}

6 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a8ea315f907cb6d942be526c0dd269135}\label{_t_p_m___p_d_d_8h_a8ea315f907cb6d942be526c0dd269135}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7}{TPM\_PDD\_CHANNEL\_7}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7~0x7U}

7 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_afe5bac771238be683a5e9a246aa7d2db}\label{_t_p_m___p_d_d_8h_afe5bac771238be683a5e9a246aa7d2db}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Flags@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Flags}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Flags@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Flags}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Flags}{TPM\_PDD\_ClearChannelFlags}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mask }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_STATUS\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)((uint32\_t)(~(uint32\_t)(Mask)) & (uint32\_t)0xFFU) \(\backslash\)
  )
\end{DoxyCode}


Clears channel interrupt flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mask} & Interrupt flag mask. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+S\+T\+A\+T\+US, T\+P\+M1\+\_\+\+S\+T\+A\+T\+US, T\+P\+M2\+\_\+\+S\+T\+A\+T\+US (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_afe5bac771238be683a5e9a246aa7d2db}{TPM\_PDD\_ClearChannelFlags}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a20699b5fd1c7992fa8e8a3dbf083fcfe}\label{_t_p_m___p_d_d_8h_a20699b5fd1c7992fa8e8a3dbf083fcfe}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Interrupt\+Flag@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Interrupt\+Flag}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Interrupt\+Flag@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Interrupt\+Flag}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Interrupt\+Flag}{TPM\_PDD\_ClearChannelInterruptFlag}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Channel\+Interrupt\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel\+Idx }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CnSC\_REG(PeripheralBase,(ChannelIdx)) |= \(\backslash\)
     TPM\_CnSC\_CHF\_MASK \(\backslash\)
  )
\end{DoxyCode}


Clears channel interrupt flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel\+Idx} & T\+PM channel index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: Cn\+SC\mbox{[}Channel\+Idx\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_a20699b5fd1c7992fa8e8a3dbf083fcfe}{TPM\_PDD\_ClearChannelInterruptFlag}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a6bc9c9d900d7c7bc6e46195229c2258a}\label{_t_p_m___p_d_d_8h_a6bc9c9d900d7c7bc6e46195229c2258a}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Overflow\+Interrupt\+Flag@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Overflow\+Interrupt\+Flag}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Overflow\+Interrupt\+Flag@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Overflow\+Interrupt\+Flag}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Overflow\+Interrupt\+Flag}{TPM\_PDD\_ClearOverflowInterruptFlag}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Overflow\+Interrupt\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_SC\_REG(PeripheralBase) |= \(\backslash\)
     TPM\_SC\_TOF\_MASK \(\backslash\)
  )
\end{DoxyCode}


Clears overflow interrupt flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+SC, T\+P\+M1\+\_\+\+SC, T\+P\+M2\+\_\+\+SC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_a6bc9c9d900d7c7bc6e46195229c2258a}{TPM\_PDD\_ClearOverflowInterruptFlag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a7008534baa3b6ad4a444e91309ed7fe7}\label{_t_p_m___p_d_d_8h_a7008534baa3b6ad4a444e91309ed7fe7}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+B\+G\+\_\+00@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+B\+G\+\_\+00}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+B\+G\+\_\+00@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+B\+G\+\_\+00}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+B\+G\+\_\+00}{TPM\_PDD\_DBG\_00}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+B\+G\+\_\+00~0U}

T\+PM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored. \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a1d23ef1905007ae95679e7995d598dbb}\label{_t_p_m___p_d_d_8h_a1d23ef1905007ae95679e7995d598dbb}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+B\+G\+\_\+11@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+B\+G\+\_\+11}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+B\+G\+\_\+11@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+B\+G\+\_\+11}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+B\+G\+\_\+11}{TPM\_PDD\_DBG\_11}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+B\+G\+\_\+11~0x\+C0U}

T\+PM counter continues in debug mode. \mbox{\Hypertarget{_t_p_m___p_d_d_8h_ae1b07335aeb71a1383695c265b4869e5}\label{_t_p_m___p_d_d_8h_ae1b07335aeb71a1383695c265b4869e5}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Channel\+Dma@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Channel\+Dma}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Channel\+Dma@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Channel\+Dma}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Channel\+Dma}{TPM\_PDD\_DisableChannelDma}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Channel\+Dma(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel\+Idx }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CnSC\_REG(PeripheralBase,(ChannelIdx)) &= \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_ga22ac77707a11ee299dc16d5a6b738739}{TPM\_CnSC\_DMA\_MASK})) & ( \(\backslash\)
      (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_gac8ec8543edea61f3ebe7c98f09addd6c}{TPM\_CnSC\_CHF\_MASK}))) \(\backslash\)
  )
\end{DoxyCode}


Disables the T\+PM channel D\+MA. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel\+Idx} & T\+PM channel index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: Cn\+SC\mbox{[}Channel\+Idx\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_ae1b07335aeb71a1383695c265b4869e5}{TPM\_PDD\_DisableChannelDma}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a09d1ad874b9960bb2a9f28015095bffa}\label{_t_p_m___p_d_d_8h_a09d1ad874b9960bb2a9f28015095bffa}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Channel\+Interrupt@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Channel\+Interrupt}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Channel\+Interrupt@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Channel\+Interrupt}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Channel\+Interrupt}{TPM\_PDD\_DisableChannelInterrupt}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Channel\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel\+Idx }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CnSC\_REG(PeripheralBase,(ChannelIdx)) &= \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_ga10d745a2f031a572b8d871ac2d6199a8}{TPM\_CnSC\_CHIE\_MASK})) & ( \(\backslash\)
      (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_gac8ec8543edea61f3ebe7c98f09addd6c}{TPM\_CnSC\_CHF\_MASK}))) \(\backslash\)
  )
\end{DoxyCode}


Disables the T\+PM channel interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel\+Idx} & T\+PM channel index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: Cn\+SC\mbox{[}Channel\+Idx\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_a09d1ad874b9960bb2a9f28015095bffa}{TPM\_PDD\_DisableChannelInterrupt}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a9ff82314a5782c6f8856495340aa80b6}\label{_t_p_m___p_d_d_8h_a9ff82314a5782c6f8856495340aa80b6}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{TPM\_PDD\_DISABLED}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+ED~0U}

Disabled \mbox{\Hypertarget{_t_p_m___p_d_d_8h_ac62556e139def1e6fb313261533c0563}\label{_t_p_m___p_d_d_8h_ac62556e139def1e6fb313261533c0563}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Overflow\+Interrupt@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Overflow\+Interrupt}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Overflow\+Interrupt@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Overflow\+Interrupt}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Overflow\+Interrupt}{TPM\_PDD\_DisableOverflowInterrupt}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Overflow\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_SC\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_ga67bad1290533531584e40005c865380d}{TPM\_SC\_TOIE\_MASK})) & ( \(\backslash\)
      (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_gae25305cad922790ffe882f8d4d423439}{TPM\_SC\_TOF\_MASK}))) \(\backslash\)
  )
\end{DoxyCode}


Disables the T\+PM overflow interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+SC, T\+P\+M1\+\_\+\+SC, T\+P\+M2\+\_\+\+SC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_ac62556e139def1e6fb313261533c0563}{TPM\_PDD\_DisableOverflowInterrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_af1f5eb91660a306a9befa7e865a5d2cf}\label{_t_p_m___p_d_d_8h_af1f5eb91660a306a9befa7e865a5d2cf}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+1@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+1}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+1@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+1}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+1}{TPM\_PDD\_DIVIDE\_1}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+1~0U}

1 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a02c5729fb436ad3c0feef2476e2bcca4}\label{_t_p_m___p_d_d_8h_a02c5729fb436ad3c0feef2476e2bcca4}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+128@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+128}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+128@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+128}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+128}{TPM\_PDD\_DIVIDE\_128}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+128~0x7U}

128 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a014c6b22c74889a63b256de966f2511e}\label{_t_p_m___p_d_d_8h_a014c6b22c74889a63b256de966f2511e}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+16@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+16}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+16@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+16}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+16}{TPM\_PDD\_DIVIDE\_16}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+16~0x4U}

16 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a1cabb18a24593cdfc7420475eaec9f1d}\label{_t_p_m___p_d_d_8h_a1cabb18a24593cdfc7420475eaec9f1d}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+2@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+2}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+2@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+2}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+2}{TPM\_PDD\_DIVIDE\_2}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+2~0x1U}

2 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a82f244944ba44aafbe2f48c00d7080de}\label{_t_p_m___p_d_d_8h_a82f244944ba44aafbe2f48c00d7080de}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+32@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+32}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+32@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+32}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+32}{TPM\_PDD\_DIVIDE\_32}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+32~0x5U}

32 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_af721a7ffe79f7e916ee5bedaa979837c}\label{_t_p_m___p_d_d_8h_af721a7ffe79f7e916ee5bedaa979837c}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+4@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+4}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+4@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+4}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+4}{TPM\_PDD\_DIVIDE\_4}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+4~0x2U}

4 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_ae9bcd3fd9cec34437d456d60e7277d7e}\label{_t_p_m___p_d_d_8h_ae9bcd3fd9cec34437d456d60e7277d7e}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+64@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+64}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+64@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+64}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+64}{TPM\_PDD\_DIVIDE\_64}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+64~0x6U}

64 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_ad4d9150a9255b1117b02a15001470207}\label{_t_p_m___p_d_d_8h_ad4d9150a9255b1117b02a15001470207}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+8@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+8}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+8@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+8}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+8}{TPM\_PDD\_DIVIDE\_8}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+D\+I\+V\+I\+D\+E\+\_\+8~0x3U}

8 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a38099f899ad761f64872cea2ad3f66f4}\label{_t_p_m___p_d_d_8h_a38099f899ad761f64872cea2ad3f66f4}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+A\+L\+I\+G\+N\+ED@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+A\+L\+I\+G\+N\+ED}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+A\+L\+I\+G\+N\+ED@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+A\+L\+I\+G\+N\+ED}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+A\+L\+I\+G\+N\+ED}{TPM\_PDD\_EDGE\_ALIGNED}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+A\+L\+I\+G\+N\+ED~0U}

Edge aligned \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a6a092bcac69cbc6df73cf378f461e35e}\label{_t_p_m___p_d_d_8h_a6a092bcac69cbc6df73cf378f461e35e}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+B\+O\+TH@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+B\+O\+TH}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+B\+O\+TH@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+B\+O\+TH}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+B\+O\+TH}{TPM\_PDD\_EDGE\_BOTH}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+B\+O\+TH~0x\+CU}

Both \mbox{\Hypertarget{_t_p_m___p_d_d_8h_ab91233a367f258f11799e5fedfc08810}\label{_t_p_m___p_d_d_8h_ab91233a367f258f11799e5fedfc08810}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+F\+A\+L\+L\+I\+NG@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+F\+A\+L\+L\+I\+NG}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+F\+A\+L\+L\+I\+NG@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+F\+A\+L\+L\+I\+NG}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+F\+A\+L\+L\+I\+NG}{TPM\_PDD\_EDGE\_FALLING}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+F\+A\+L\+L\+I\+NG~0x8U}

Falling \mbox{\Hypertarget{_t_p_m___p_d_d_8h_af02d3d0071bead3ba9bed74e6c5dd541}\label{_t_p_m___p_d_d_8h_af02d3d0071bead3ba9bed74e6c5dd541}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+N\+O\+NE@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+N\+O\+NE}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+N\+O\+NE@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+N\+O\+NE}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+N\+O\+NE}{TPM\_PDD\_EDGE\_NONE}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+N\+O\+NE~0U}

Disabled \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a441d5a139912451a4cb10b8f6a2e1700}\label{_t_p_m___p_d_d_8h_a441d5a139912451a4cb10b8f6a2e1700}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+R\+I\+S\+I\+NG@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+R\+I\+S\+I\+NG}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+R\+I\+S\+I\+NG@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+R\+I\+S\+I\+NG}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+R\+I\+S\+I\+NG}{TPM\_PDD\_EDGE\_RISING}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+D\+G\+E\+\_\+\+R\+I\+S\+I\+NG~0x4U}

Rising \mbox{\Hypertarget{_t_p_m___p_d_d_8h_ae301f6c4fda4fc2325015b7ba775b600}\label{_t_p_m___p_d_d_8h_ae301f6c4fda4fc2325015b7ba775b600}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Channel\+Dma@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Channel\+Dma}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Channel\+Dma@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Channel\+Dma}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Channel\+Dma}{TPM\_PDD\_EnableChannelDma}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Channel\+Dma(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel\+Idx }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CnSC\_REG(PeripheralBase,(ChannelIdx)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___t_p_m___register___accessor___macros_gaa96e657221c499960f64bc004e348b6c}{TPM\_CnSC\_REG}(PeripheralBase,(ChannelIdx)) | 
      \hyperlink{group___t_p_m___register___masks_ga22ac77707a11ee299dc16d5a6b738739}{TPM\_CnSC\_DMA\_MASK})) & ( \(\backslash\)
      (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_gac8ec8543edea61f3ebe7c98f09addd6c}{TPM\_CnSC\_CHF\_MASK}))) \(\backslash\)
  )
\end{DoxyCode}


Enables the T\+PM channel D\+MA. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel\+Idx} & T\+PM channel index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: Cn\+SC\mbox{[}Channel\+Idx\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_ae301f6c4fda4fc2325015b7ba775b600}{TPM\_PDD\_EnableChannelDma}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a4a7c974fe19913fbed5c37514f07f37a}\label{_t_p_m___p_d_d_8h_a4a7c974fe19913fbed5c37514f07f37a}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Channel\+Interrupt@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Channel\+Interrupt}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Channel\+Interrupt@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Channel\+Interrupt}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Channel\+Interrupt}{TPM\_PDD\_EnableChannelInterrupt}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Channel\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel\+Idx }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CnSC\_REG(PeripheralBase,(ChannelIdx)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___t_p_m___register___accessor___macros_gaa96e657221c499960f64bc004e348b6c}{TPM\_CnSC\_REG}(PeripheralBase,(ChannelIdx)) | 
      \hyperlink{group___t_p_m___register___masks_ga10d745a2f031a572b8d871ac2d6199a8}{TPM\_CnSC\_CHIE\_MASK})) & ( \(\backslash\)
      (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_gac8ec8543edea61f3ebe7c98f09addd6c}{TPM\_CnSC\_CHF\_MASK}))) \(\backslash\)
  )
\end{DoxyCode}


Enables the T\+PM channel interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel\+Idx} & T\+PM channel index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: Cn\+SC\mbox{[}Channel\+Idx\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_a4a7c974fe19913fbed5c37514f07f37a}{TPM\_PDD\_EnableChannelInterrupt}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a5fd8bdf9908c25ea0686f70eaf467a56}\label{_t_p_m___p_d_d_8h_a5fd8bdf9908c25ea0686f70eaf467a56}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Overflow\+Interrupt@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Overflow\+Interrupt}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Overflow\+Interrupt@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Overflow\+Interrupt}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Overflow\+Interrupt}{TPM\_PDD\_EnableOverflowInterrupt}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Overflow\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_SC\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___t_p_m___register___accessor___macros_ga1f49370b3669ba7395db93597d3d5c4c}{TPM\_SC\_REG}(PeripheralBase) | \hyperlink{group___t_p_m___register___masks_ga67bad1290533531584e40005c865380d}{TPM\_SC\_TOIE\_MASK})) & ( \(\backslash\)
      (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_gae25305cad922790ffe882f8d4d423439}{TPM\_SC\_TOF\_MASK}))) \(\backslash\)
  )
\end{DoxyCode}


Enables the T\+PM overflow interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+SC, T\+P\+M1\+\_\+\+SC, T\+P\+M2\+\_\+\+SC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_a5fd8bdf9908c25ea0686f70eaf467a56}{TPM\_PDD\_EnableOverflowInterrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_ad537f349085ce3056ae4c5bb97f6b2aa}\label{_t_p_m___p_d_d_8h_ad537f349085ce3056ae4c5bb97f6b2aa}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+AL@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+AL}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+AL@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+AL}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+AL}{TPM\_PDD\_EXTERNAL}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+AL~0x10U}

External clock \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a79ae854325f941e903062c7a6e6c4211}\label{_t_p_m___p_d_d_8h_a79ae854325f941e903062c7a6e6c4211}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+0@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+0}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+0@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+0}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+0}{TPM\_PDD\_FLAG\_0}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+0~\hyperlink{group___t_p_m___register___masks_ga2441823dbe4ebc3b7f88773a95eff6d6}{T\+P\+M\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+H0\+F\+\_\+\+M\+A\+SK}}

0 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a49e77c2aa6983ecaa5678853b2c62328}\label{_t_p_m___p_d_d_8h_a49e77c2aa6983ecaa5678853b2c62328}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+1@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+1}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+1@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+1}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+1}{TPM\_PDD\_FLAG\_1}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+1~\hyperlink{group___t_p_m___register___masks_gaed654f625ebff2d9f8a2cc89ef410330}{T\+P\+M\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+H1\+F\+\_\+\+M\+A\+SK}}

1 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a1b7e9c6ff0fba06070fafa68fd93c2df}\label{_t_p_m___p_d_d_8h_a1b7e9c6ff0fba06070fafa68fd93c2df}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+2@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+2}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+2@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+2}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+2}{TPM\_PDD\_FLAG\_2}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+2~\hyperlink{group___t_p_m___register___masks_ga151f2aa4b0d2eef94e75170580ca4c13}{T\+P\+M\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+H2\+F\+\_\+\+M\+A\+SK}}

2 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_af9be36d8a4a296c420e58e24a04eba53}\label{_t_p_m___p_d_d_8h_af9be36d8a4a296c420e58e24a04eba53}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+3@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+3}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+3@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+3}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+3}{TPM\_PDD\_FLAG\_3}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+3~\hyperlink{group___t_p_m___register___masks_gaf38a26c12fe2fb6eaa5bc39bba39a500}{T\+P\+M\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+H3\+F\+\_\+\+M\+A\+SK}}

3 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a26b094e4546a147e93297b5d9336325d}\label{_t_p_m___p_d_d_8h_a26b094e4546a147e93297b5d9336325d}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+4@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+4}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+4@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+4}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+4}{TPM\_PDD\_FLAG\_4}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+4~\hyperlink{group___t_p_m___register___masks_ga6d71ec16664cd555736bd39d2b0aef50}{T\+P\+M\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+H4\+F\+\_\+\+M\+A\+SK}}

4 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a9852324960bdb49a7296117382ae68e3}\label{_t_p_m___p_d_d_8h_a9852324960bdb49a7296117382ae68e3}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+5@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+5}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+5@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+5}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+5}{TPM\_PDD\_FLAG\_5}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+F\+L\+A\+G\+\_\+5~\hyperlink{group___t_p_m___register___masks_ga0f6acd45c21170be3a793e3fa9107938}{T\+P\+M\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+H5\+F\+\_\+\+M\+A\+SK}}

5 \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a4275def6328eef65630204ab25015c62}\label{_t_p_m___p_d_d_8h_a4275def6328eef65630204ab25015c62}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Flags@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Flags}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Flags@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Flags}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Flags}{TPM\_PDD\_GetChannelFlags}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Flags(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_STATUS\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the capture and compare status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+S\+T\+A\+T\+US, T\+P\+M1\+\_\+\+S\+T\+A\+T\+US, T\+P\+M2\+\_\+\+S\+T\+A\+T\+US (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_t_p_m___p_d_d_8h_a4275def6328eef65630204ab25015c62}{TPM\_PDD\_GetChannelFlags}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_add59b65f57cc2af054ca87cc969cf6cd}\label{_t_p_m___p_d_d_8h_add59b65f57cc2af054ca87cc969cf6cd}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Interrupt\+Flag@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Interrupt\+Flag}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Interrupt\+Flag@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Interrupt\+Flag}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Interrupt\+Flag}{TPM\_PDD\_GetChannelInterruptFlag}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Interrupt\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel\+Idx }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___t_p_m___register___accessor___macros_gaa96e657221c499960f64bc004e348b6c}{TPM\_CnSC\_REG}(PeripheralBase,(ChannelIdx)) & 
      \hyperlink{group___t_p_m___register___masks_gac8ec8543edea61f3ebe7c98f09addd6c}{TPM\_CnSC\_CHF\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns channel interrupt flag bit. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel\+Idx} & T\+PM channel index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: Cn\+SC\mbox{[}Channel\+Idx\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_t_p_m___p_d_d_8h_add59b65f57cc2af054ca87cc969cf6cd}{TPM\_PDD\_GetChannelInterruptFlag}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_aaaff23002066d4547fbe811fd1c48013}\label{_t_p_m___p_d_d_8h_aaaff23002066d4547fbe811fd1c48013}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Interrupt\+Mask@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Interrupt\+Mask}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Interrupt\+Mask@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Interrupt\+Mask}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Interrupt\+Mask}{TPM\_PDD\_GetChannelInterruptMask}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Channel\+Interrupt\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel\+Idx }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___t_p_m___register___accessor___macros_gaa96e657221c499960f64bc004e348b6c}{TPM\_CnSC\_REG}(PeripheralBase,(ChannelIdx)) & 
      \hyperlink{group___t_p_m___register___masks_ga10d745a2f031a572b8d871ac2d6199a8}{TPM\_CnSC\_CHIE\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns channel interrupt mask. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel\+Idx} & T\+PM channel index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: Cn\+SC\mbox{[}Channel\+Idx\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_t_p_m___p_d_d_8h_aaaff23002066d4547fbe811fd1c48013}{TPM\_PDD\_GetChannelInterruptMask}(<peripheral>\_BASE\_PTR, periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_aa173857113ebbfb55eb5ad2ebe5ff29d}\label{_t_p_m___p_d_d_8h_aa173857113ebbfb55eb5ad2ebe5ff29d}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Enable\+Device\+Status@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Enable\+Device\+Status}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Enable\+Device\+Status@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Enable\+Device\+Status}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Enable\+Device\+Status}{TPM\_PDD\_GetEnableDeviceStatus}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Enable\+Device\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___t_p_m___register___accessor___macros_ga1f49370b3669ba7395db93597d3d5c4c}{TPM\_SC\_REG}(PeripheralBase) & \hyperlink{group___t_p_m___register___masks_ga86346adaa1aec83adbcf3a21289d6400}{TPM\_SC\_CMOD\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns current state of T\+PM device. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+SC, T\+P\+M1\+\_\+\+SC, T\+P\+M2\+\_\+\+SC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_t_p_m___p_d_d_8h_aa173857113ebbfb55eb5ad2ebe5ff29d}{TPM\_PDD\_GetEnableDeviceStatus}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a10533fbf951714e081ebf19a68645202}\label{_t_p_m___p_d_d_8h_a10533fbf951714e081ebf19a68645202}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Overflow\+Interrupt\+Flag@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Overflow\+Interrupt\+Flag}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Overflow\+Interrupt\+Flag@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Overflow\+Interrupt\+Flag}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Overflow\+Interrupt\+Flag}{TPM\_PDD\_GetOverflowInterruptFlag}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Overflow\+Interrupt\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___t_p_m___register___accessor___macros_ga1f49370b3669ba7395db93597d3d5c4c}{TPM\_SC\_REG}(PeripheralBase) & \hyperlink{group___t_p_m___register___masks_gae25305cad922790ffe882f8d4d423439}{TPM\_SC\_TOF\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns overflow interrupt flag bit. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+SC, T\+P\+M1\+\_\+\+SC, T\+P\+M2\+\_\+\+SC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_t_p_m___p_d_d_8h_a10533fbf951714e081ebf19a68645202}{TPM\_PDD\_GetOverflowInterruptFlag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_aca726e9f6784cbcb2c1280b4f75e458c}\label{_t_p_m___p_d_d_8h_aca726e9f6784cbcb2c1280b4f75e458c}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Overflow\+Interrupt\+Mask@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Overflow\+Interrupt\+Mask}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Overflow\+Interrupt\+Mask@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Overflow\+Interrupt\+Mask}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Overflow\+Interrupt\+Mask}{TPM\_PDD\_GetOverflowInterruptMask}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Overflow\+Interrupt\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___t_p_m___register___accessor___macros_ga1f49370b3669ba7395db93597d3d5c4c}{TPM\_SC\_REG}(PeripheralBase) & \hyperlink{group___t_p_m___register___masks_ga67bad1290533531584e40005c865380d}{TPM\_SC\_TOIE\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns overflow interrupt mask. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+SC, T\+P\+M1\+\_\+\+SC, T\+P\+M2\+\_\+\+SC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_t_p_m___p_d_d_8h_aca726e9f6784cbcb2c1280b4f75e458c}{TPM\_PDD\_GetOverflowInterruptMask}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a850362c9955f3ab60f3ca554ab70c899}\label{_t_p_m___p_d_d_8h_a850362c9955f3ab60f3ca554ab70c899}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Initialize\+Counter@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Initialize\+Counter}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Initialize\+Counter@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Initialize\+Counter}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Initialize\+Counter}{TPM\_PDD\_InitializeCounter}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Initialize\+Counter(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CNT\_REG(PeripheralBase) = \(\backslash\)
     0U \(\backslash\)
  )
\end{DoxyCode}


Writes value 0 to the counter register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+C\+NT, T\+P\+M1\+\_\+\+C\+NT, T\+P\+M2\+\_\+\+C\+NT (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_a850362c9955f3ab60f3ca554ab70c899}{TPM\_PDD\_InitializeCounter}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a271d4a174f79166f90fee95a381a9275}\label{_t_p_m___p_d_d_8h_a271d4a174f79166f90fee95a381a9275}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+C\+L\+E\+AR@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+C\+L\+E\+AR}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+C\+L\+E\+AR@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+C\+L\+E\+AR}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+C\+L\+E\+AR}{TPM\_PDD\_OUTPUT\_CLEAR}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+C\+L\+E\+AR~0x20U}

Clear \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a977f4ab0a3656d12725883b26c492775}\label{_t_p_m___p_d_d_8h_a977f4ab0a3656d12725883b26c492775}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+N\+O\+NE@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+N\+O\+NE}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+N\+O\+NE@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+N\+O\+NE}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+N\+O\+NE}{TPM\_PDD\_OUTPUT\_NONE}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+N\+O\+NE~0U}

Disconnect \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a21b7f9e43f41e5176da6e099832b8702}\label{_t_p_m___p_d_d_8h_a21b7f9e43f41e5176da6e099832b8702}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+ET@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+ET}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+ET@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+ET}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+ET}{TPM\_PDD\_OUTPUT\_SET}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+ET~0x30U}

Set \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a27ab77bfdd6027726796ffaf40c2d3fd}\label{_t_p_m___p_d_d_8h_a27ab77bfdd6027726796ffaf40c2d3fd}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+T\+O\+G\+G\+LE@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+T\+O\+G\+G\+LE}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+T\+O\+G\+G\+LE@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+T\+O\+G\+G\+LE}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+T\+O\+G\+G\+LE}{TPM\_PDD\_OUTPUT\_TOGGLE}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+T\+O\+G\+G\+LE~0x10U}

Toggle \mbox{\Hypertarget{_t_p_m___p_d_d_8h_a53c9d2702df81d9d3d3c3d7cd992a7a1}\label{_t_p_m___p_d_d_8h_a53c9d2702df81d9d3d3c3d7cd992a7a1}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Control\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Control\+Reg}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Control\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Control\+Reg}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Control\+Reg}{TPM\_PDD\_ReadChannelControlReg}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel\+Idx }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CnSC\_REG(PeripheralBase,(ChannelIdx)) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the channel status and control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel\+Idx} & T\+PM channel index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: Cn\+SC\mbox{[}Channel\+Idx\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_t_p_m___p_d_d_8h_a53c9d2702df81d9d3d3c3d7cd992a7a1}{TPM\_PDD\_ReadChannelControlReg}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_ab1edb5908244d9c5159ccabdfda5c78e}\label{_t_p_m___p_d_d_8h_ab1edb5908244d9c5159ccabdfda5c78e}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Value\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Value\+Reg}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Value\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Value\+Reg}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Value\+Reg}{TPM\_PDD\_ReadChannelValueReg}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Channel\+Value\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel\+Idx }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CnV\_REG(PeripheralBase,(ChannelIdx)) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the channel value register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel\+Idx} & T\+PM channel index. This parameter is of index type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: CnV\mbox{[}Channel\+Idx\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_t_p_m___p_d_d_8h_ab1edb5908244d9c5159ccabdfda5c78e}{TPM\_PDD\_ReadChannelValueReg}(<peripheral>\_BASE\_PTR,
periphID);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_aa566da9c6a1807807e212429c7e456df}\label{_t_p_m___p_d_d_8h_aa566da9c6a1807807e212429c7e456df}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration\+Reg}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration\+Reg}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration\+Reg}{TPM\_PDD\_ReadConfigurationReg}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Configuration\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CONF\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the configuration register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+C\+O\+NF, T\+P\+M1\+\_\+\+C\+O\+NF, T\+P\+M2\+\_\+\+C\+O\+NF (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_t_p_m___p_d_d_8h_aa566da9c6a1807807e212429c7e456df}{TPM\_PDD\_ReadConfigurationReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a002ea5a4c33598c6b653fb9940adcaaf}\label{_t_p_m___p_d_d_8h_a002ea5a4c33598c6b653fb9940adcaaf}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Counter\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Counter\+Reg}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Counter\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Counter\+Reg}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Counter\+Reg}{TPM\_PDD\_ReadCounterReg}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Counter\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CNT\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the counter register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+C\+NT, T\+P\+M1\+\_\+\+C\+NT, T\+P\+M2\+\_\+\+C\+NT (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_t_p_m___p_d_d_8h_a002ea5a4c33598c6b653fb9940adcaaf}{TPM\_PDD\_ReadCounterReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a43ef271109fbb5e29744ff43718a7b3a}\label{_t_p_m___p_d_d_8h_a43ef271109fbb5e29744ff43718a7b3a}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Modulo\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Modulo\+Reg}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Modulo\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Modulo\+Reg}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Modulo\+Reg}{TPM\_PDD\_ReadModuloReg}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Modulo\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_MOD\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the modulo register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+M\+OD, T\+P\+M1\+\_\+\+M\+OD, T\+P\+M2\+\_\+\+M\+OD (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_t_p_m___p_d_d_8h_a43ef271109fbb5e29744ff43718a7b3a}{TPM\_PDD\_ReadModuloReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_ae59f7f274d37305f0171d5f248fcf074}\label{_t_p_m___p_d_d_8h_ae59f7f274d37305f0171d5f248fcf074}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control\+Reg}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control\+Reg}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control\+Reg}{TPM\_PDD\_ReadStatusControlReg}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_SC\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the status and control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+SC, T\+P\+M1\+\_\+\+SC, T\+P\+M2\+\_\+\+SC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_t_p_m___p_d_d_8h_ae59f7f274d37305f0171d5f248fcf074}{TPM\_PDD\_ReadStatusControlReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_abb4fb96e9b762e4e63581ce3d0473484}\label{_t_p_m___p_d_d_8h_abb4fb96e9b762e4e63581ce3d0473484}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Edge\+Level@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Edge\+Level}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Edge\+Level@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Edge\+Level}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Edge\+Level}{TPM\_PDD\_SelectChannelEdgeLevel}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Edge\+Level(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel\+Idx,  }\item[{}]{E\+L\+S\+B\+A\+\_\+val }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CnSC\_REG(PeripheralBase,(ChannelIdx)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___t_p_m___register___accessor___macros_gaa96e657221c499960f64bc004e348b6c}{TPM\_CnSC\_REG}(PeripheralBase,(ChannelIdx))) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)((uint32\_t)0x3U << 2U))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_gac8ec8543edea61f3ebe7c98f09addd6c}{TPM\_CnSC\_CHF\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(ELSBA\_val))) \(\backslash\)
  )
\end{DoxyCode}


Selects the T\+PM channel edge and level. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel\+Idx} & T\+PM channel index. This parameter is of index type. \\
\hline
{\em E\+L\+S\+B\+A\+\_\+val} & T\+PM channel E\+L\+SB\+:E\+L\+SA bits. This parameter is of \char`\"{}\+Edge and
       level constants.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: Cn\+SC\mbox{[}Channel\+Idx\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_abb4fb96e9b762e4e63581ce3d0473484}{TPM\_PDD\_SelectChannelEdgeLevel}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_t_p_m___p_d_d_8h_af02d3d0071bead3ba9bed74e6c5dd541}{TPM\_PDD\_EDGE\_NONE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a09fe0afe68e43b04e0f27644a1be4b8c}\label{_t_p_m___p_d_d_8h_a09fe0afe68e43b04e0f27644a1be4b8c}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Mode@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Mode}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Mode@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Mode}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Mode}{TPM\_PDD\_SelectChannelMode}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Channel\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel\+Idx,  }\item[{}]{M\+S\+B\+A\+\_\+val }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CnSC\_REG(PeripheralBase,(ChannelIdx)) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___t_p_m___register___accessor___macros_gaa96e657221c499960f64bc004e348b6c}{TPM\_CnSC\_REG}(PeripheralBase,(ChannelIdx))) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)((uint32\_t)0x3U << 4U))) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_gac8ec8543edea61f3ebe7c98f09addd6c}{TPM\_CnSC\_CHF\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(MSBA\_val))) \(\backslash\)
  )
\end{DoxyCode}


Selects the T\+PM channel mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel\+Idx} & T\+PM channel index. This parameter is of index type. \\
\hline
{\em M\+S\+B\+A\+\_\+val} & T\+PM channel M\+SB\+:M\+SA bits. This parameter is of \char`\"{}\+Output action
       constants.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: Cn\+SC\mbox{[}Channel\+Idx\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_a09fe0afe68e43b04e0f27644a1be4b8c}{TPM\_PDD\_SelectChannelMode}(<peripheral>\_BASE\_PTR, periphID,
\hyperlink{_t_p_m___p_d_d_8h_a977f4ab0a3656d12725883b26c492775}{TPM\_PDD\_OUTPUT\_NONE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_acb899129cfcaccf8d1288169b89a3de0}\label{_t_p_m___p_d_d_8h_acb899129cfcaccf8d1288169b89a3de0}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+D\+B\+G\+Mode@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+D\+B\+G\+Mode}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+D\+B\+G\+Mode@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+D\+B\+G\+Mode}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+D\+B\+G\+Mode}{TPM\_PDD\_SelectDBGMode}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+D\+B\+G\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CONF\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___t_p_m___register___accessor___macros_ga6c809a9824dbb88125be858cc3f362fd}{TPM\_CONF\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___t_p_m___register___masks_gaf0d19de5100b155d1e946914e2d2756d}{TPM\_CONF\_DBGMODE\_MASK}))) | ( \(\backslash\)
      (uint32\_t)(Mode))) \(\backslash\)
  )
\end{DoxyCode}


Selects the T\+PM behavior in D\+BG mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mode} & New value of the D\+BG mode. This parameter is of \char`\"{}\+D\+B\+G mode
       constants.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+C\+O\+NF, T\+P\+M1\+\_\+\+C\+O\+NF, T\+P\+M2\+\_\+\+C\+O\+NF (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_acb899129cfcaccf8d1288169b89a3de0}{TPM\_PDD\_SelectDBGMode}(<peripheral>\_BASE\_PTR, \hyperlink{_t_p_m___p_d_d_8h_a7008534baa3b6ad4a444e91309ed7fe7}{TPM\_PDD\_DBG\_00});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_af62c9090576dd862ebf2a3c0b7692f73}\label{_t_p_m___p_d_d_8h_af62c9090576dd862ebf2a3c0b7692f73}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Prescaler\+Source@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Prescaler\+Source}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Prescaler\+Source@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Prescaler\+Source}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Prescaler\+Source}{TPM\_PDD\_SelectPrescalerSource}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Prescaler\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_SC\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___t_p_m___register___accessor___macros_ga1f49370b3669ba7395db93597d3d5c4c}{TPM\_SC\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_ga86346adaa1aec83adbcf3a21289d6400}{TPM\_SC\_CMOD\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_gae25305cad922790ffe882f8d4d423439}{TPM\_SC\_TOF\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Select clock source. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & New value of the source. This parameter is of \char`\"{}\+Clock source
       constants.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+SC, T\+P\+M1\+\_\+\+SC, T\+P\+M2\+\_\+\+SC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_af62c9090576dd862ebf2a3c0b7692f73}{TPM\_PDD\_SelectPrescalerSource}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_t_p_m___p_d_d_8h_a9ff82314a5782c6f8856495340aa80b6}{TPM\_PDD\_DISABLED});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a590ddc56e55626fc83588856eefc1202}\label{_t_p_m___p_d_d_8h_a590ddc56e55626fc83588856eefc1202}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Pwm\+Align\+Mode@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Pwm\+Align\+Mode}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Pwm\+Align\+Mode@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Pwm\+Align\+Mode}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Pwm\+Align\+Mode}{TPM\_PDD\_SelectPwmAlignMode}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Pwm\+Align\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_SC\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___t_p_m___register___accessor___macros_ga1f49370b3669ba7395db93597d3d5c4c}{TPM\_SC\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_ga2ed4f55ed6ec313d2f5c0cef0d9606e7}{TPM\_SC\_CPWMS\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_gae25305cad922790ffe882f8d4d423439}{TPM\_SC\_TOF\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(Mode))) \(\backslash\)
  )
\end{DoxyCode}


Configures P\+WM aligned mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mode} & New value of the mode. Use constants from group \char`\"{}\+P\+W\+M aligned mode
       constants\char`\"{}. This parameter is 32 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+SC, T\+P\+M1\+\_\+\+SC, T\+P\+M2\+\_\+\+SC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_a590ddc56e55626fc83588856eefc1202}{TPM\_PDD\_SelectPwmAlignMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_t_p_m___p_d_d_8h_a38099f899ad761f64872cea2ad3f66f4}{TPM\_PDD\_EDGE\_ALIGNED});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a7ae6c4565d4ca6309854d411ecd0005c}\label{_t_p_m___p_d_d_8h_a7ae6c4565d4ca6309854d411ecd0005c}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Doze\+Enable@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Doze\+Enable}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Doze\+Enable@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Doze\+Enable}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Doze\+Enable}{TPM\_PDD\_SetDozeEnable}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Doze\+Enable(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      TPM\_CONF\_REG(PeripheralBase) |= \(\backslash\)
       TPM\_CONF\_DOZEEN\_MASK) : ( \(\backslash\)
      \hyperlink{group___t_p_m___register___accessor___macros_ga6c809a9824dbb88125be858cc3f362fd}{TPM\_CONF\_REG}(PeripheralBase) &= \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_ga3588ec19d239de2ab13d4305b2beb96a}{TPM\_CONF\_DOZEEN\_MASK})) \(\backslash\)
  )
\end{DoxyCode}


Configures the T\+PM behavior in doze mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of internal T\+PM counter in Doze mode. This parameter is of \char`\"{}\+Global enumeration used for specifying general
       enable/disable states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+C\+O\+NF, T\+P\+M1\+\_\+\+C\+O\+NF, T\+P\+M2\+\_\+\+C\+O\+NF (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_a7ae6c4565d4ca6309854d411ecd0005c}{TPM\_PDD\_SetDozeEnable}(<peripheral>\_BASE\_PTR, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a2aa5b9df90dec44e64101677465533bb}\label{_t_p_m___p_d_d_8h_a2aa5b9df90dec44e64101677465533bb}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Time\+Base@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Time\+Base}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Time\+Base@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Time\+Base}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Time\+Base}{TPM\_PDD\_SetGlobalTimeBase}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Global\+Time\+Base(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CONF\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___t_p_m___register___accessor___macros_ga6c809a9824dbb88125be858cc3f362fd}{TPM\_CONF\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___t_p_m___register___masks_ga70d64b81799a4ecd3933ea8e46618747}{TPM\_CONF\_GTBEEN\_MASK}))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___t_p_m___register___masks_ga6ecd0b94ee9f74112c93027dd5833468}{TPM\_CONF\_GTBEEN\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables the T\+PM to use an external global time base signal that is generated by another T\+PM. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of the global time base output. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable
       states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+C\+O\+NF, T\+P\+M1\+\_\+\+C\+O\+NF, T\+P\+M2\+\_\+\+C\+O\+NF (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_a2aa5b9df90dec44e64101677465533bb}{TPM\_PDD\_SetGlobalTimeBase}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a9469fde36f46cc244df359e0ad178228}\label{_t_p_m___p_d_d_8h_a9469fde36f46cc244df359e0ad178228}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Prescaler@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Prescaler}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Prescaler@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Prescaler}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Prescaler}{TPM\_PDD\_SetPrescaler}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Prescaler(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Prescaler }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_SC\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___t_p_m___register___accessor___macros_ga1f49370b3669ba7395db93597d3d5c4c}{TPM\_SC\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_gab20218cf8b49b4d2aa932cfafdf5a43e}{TPM\_SC\_PS\_MASK})) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___t_p_m___register___masks_gae25305cad922790ffe882f8d4d423439}{TPM\_SC\_TOF\_MASK}))))) | ( \(\backslash\)
      (uint32\_t)(Prescaler))) \(\backslash\)
  )
\end{DoxyCode}


Sets prescale value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Prescaler} & New value of the prescaler. Use constants from group \char`\"{}\+Prescaler constants\char`\"{}. This parameter is 3 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+SC, T\+P\+M1\+\_\+\+SC, T\+P\+M2\+\_\+\+SC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_a9469fde36f46cc244df359e0ad178228}{TPM\_PDD\_SetPrescaler}(<peripheral>\_BASE\_PTR, \hyperlink{_t_p_m___p_d_d_8h_af1f5eb91660a306a9befa7e865a5d2cf}{TPM\_PDD\_DIVIDE\_1});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a61de0f50273c0d295cd276da634fb9e7}\label{_t_p_m___p_d_d_8h_a61de0f50273c0d295cd276da634fb9e7}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+EM@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+EM}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+EM@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+EM}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+EM}{TPM\_PDD\_SYSTEM}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+EM~0x8U}

Counter clock \mbox{\Hypertarget{_t_p_m___p_d_d_8h_ac8e4922c3389d1854866d6bfa82ca2bb}\label{_t_p_m___p_d_d_8h_ac8e4922c3389d1854866d6bfa82ca2bb}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Control\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Control\+Reg}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Control\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Control\+Reg}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Control\+Reg}{TPM\_PDD\_WriteChannelControlReg}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel\+Idx,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CnSC\_REG(PeripheralBase,(ChannelIdx)) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the channel status and control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel\+Idx} & T\+PM channel index. This parameter is of index type. \\
\hline
{\em Value} & New content of the channel status and control register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: Cn\+SC\mbox{[}Channel\+Idx\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_ac8e4922c3389d1854866d6bfa82ca2bb}{TPM\_PDD\_WriteChannelControlReg}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_a2531ea629632e4c712d9947763f1969c}\label{_t_p_m___p_d_d_8h_a2531ea629632e4c712d9947763f1969c}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Value\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Value\+Reg}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Value\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Value\+Reg}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Value\+Reg}{TPM\_PDD\_WriteChannelValueReg}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Channel\+Value\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Channel\+Idx,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CnV\_REG(PeripheralBase,(ChannelIdx)) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the channel value register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Channel\+Idx} & T\+PM channel index. This parameter is of index type. \\
\hline
{\em Value} & New content of the channel value register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: CnV\mbox{[}Channel\+Idx\mbox{]}. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_a2531ea629632e4c712d9947763f1969c}{TPM\_PDD\_WriteChannelValueReg}(<peripheral>\_BASE\_PTR, periphID, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_af1ba293a25828b717634f58bfde6faf7}\label{_t_p_m___p_d_d_8h_af1ba293a25828b717634f58bfde6faf7}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration\+Reg}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration\+Reg}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration\+Reg}{TPM\_PDD\_WriteConfigurationReg}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Configuration\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_CONF\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the configuration register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & New content of the configuration register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+C\+O\+NF, T\+P\+M1\+\_\+\+C\+O\+NF, T\+P\+M2\+\_\+\+C\+O\+NF (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_af1ba293a25828b717634f58bfde6faf7}{TPM\_PDD\_WriteConfigurationReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_aa9c31032f7c18e3788463a341f9d79f0}\label{_t_p_m___p_d_d_8h_aa9c31032f7c18e3788463a341f9d79f0}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Modulo\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Modulo\+Reg}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Modulo\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Modulo\+Reg}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Modulo\+Reg}{TPM\_PDD\_WriteModuloReg}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Modulo\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_MOD\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the modulo register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & New content of the modulo register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+M\+OD, T\+P\+M1\+\_\+\+M\+OD, T\+P\+M2\+\_\+\+M\+OD (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_aa9c31032f7c18e3788463a341f9d79f0}{TPM\_PDD\_WriteModuloReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_t_p_m___p_d_d_8h_ad002473d3b8ffad4b04afc0ab2af7fa3}\label{_t_p_m___p_d_d_8h_ad002473d3b8ffad4b04afc0ab2af7fa3}} 
\index{T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}!T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control\+Reg}}
\index{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control\+Reg@{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control\+Reg}!T\+P\+M\+\_\+\+P\+D\+D.\+h@{T\+P\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control\+Reg}{TPM\_PDD\_WriteStatusControlReg}}
{\footnotesize\ttfamily \#define T\+P\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    TPM\_SC\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes value to the status and control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & New content of the status and control register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: T\+P\+M0\+\_\+\+SC, T\+P\+M1\+\_\+\+SC, T\+P\+M2\+\_\+\+SC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_t_p_m___p_d_d_8h_ad002473d3b8ffad4b04afc0ab2af7fa3}{TPM\_PDD\_WriteStatusControlReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
