INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../single_cpu.srcs/sources_1/imports/verilog_files/ALU.v:40]
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:133]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:134]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOperation is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:135]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:136]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:137]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:138]
WARNING: [VRFC 10-1315] redeclaration of ansi port lhi is not allowed [D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v:139]
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
