// Seed: 1726792534
module module_0;
  assign id_1 = 1'h0 & id_1;
  wire id_2, id_3, id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1
);
  nmos (
      .id_0(id_1),
      .id_1(id_0),
      .id_2(id_0),
      .id_3(1'b0),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(id_1),
      .id_9((id_0) == 1),
      .id_10(1),
      .id_11(1),
      .id_12(id_0),
      .id_13(id_0),
      .id_14(1),
      .id_15(id_0),
      .id_16(1),
      .id_17(1),
      .id_18(id_0));
  module_0();
  assign id_3 = (id_0);
endmodule
