# Changelog

This  nightly build has the next improvements and bugs fixed that differs from stable version:


## Improvements

* *****Submodule (block) edition** with *****copy & clone** or **copy & paste**
* *****Export submodule (block) as new file******
* Verilog verification at submodules (blocks)
* Support for **generic blocks** , very usefull for block edition
* New type of input/output block that permits use *****labels** instead of wires [issue 219](https://github.com/FPGAwars/icestudio/issues/219)
* Support for *****larger screens** of any size
* Auto check for new versions


## Bugs fixed

* Labeling order on load project at inputs and outputs of all boards (fixed before only for Alhambra II board).
* Node 12 support [issue 329](https://github.com/FPGAwars/icestudio/issues/329)

