Model {
  Name			  "sampleModel595"
  System {
    Name		    "sampleModel595"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "6"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Sqrt
      Name		      "cfblk1"
      SID		      "1"
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      Operator		      "rSqrt"
      AlgorithmType	      "Newton-Raphson"
    }
    Block {
      BlockType		      Abs
      Name		      "cfblk2"
      SID		      "2"
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Display
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      Decimation	      "1"
    }
    Block {
      BlockType		      Display
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      Decimation	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [0, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Ramp"
      SourceType	      "Ramp"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      slope		      "[5502.282918]"
      start		      "[29.710171]"
      InitialOutput	      "[-527847.226744]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [1, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [0, -35; -240, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	ZOrder			6
	DstBlock		"cfblk3"
	DstPort			1
      }
      Branch {
	ZOrder			8
	Points			[0, -35; 485, 0]
	DstBlock		"cfblk6"
	DstPort			1
      }
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk1"
      SrcPort		      1
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      9
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, 35; -880, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
