{
    "design": "FF2",
    "timescale": "1 ps",
    "cells": [
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_D_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$154_input_0_0",
            "delays": {
                "IOPATH datain dataout": {
                    "min": 315.405,
                    "typ": 315.405,
                    "max": 315.405
                }
            },
            "constraints": {}
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_clk_output_0_0_to_latch_$sdff~1^Q~0_clock_0_0",
            "delays": {
                "IOPATH datain dataout": {
                    "min": 10.0,
                    "typ": 10.0,
                    "max": 10.0
                }
            },
            "constraints": {}
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_clk_output_0_0_to_latch_Q_clock_0_0",
            "delays": {
                "IOPATH datain dataout": {
                    "min": 10.0,
                    "typ": 10.0,
                    "max": 10.0
                }
            },
            "constraints": {}
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$154_input_0_2",
            "delays": {
                "IOPATH datain dataout": {
                    "min": 926.544,
                    "typ": 926.544,
                    "max": 926.544
                }
            },
            "constraints": {}
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_async_reset_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$152_input_0_3",
            "delays": {
                "IOPATH datain dataout": {
                    "min": 618.322,
                    "typ": 618.322,
                    "max": 618.322
                }
            },
            "constraints": {}
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$152_input_0_2",
            "delays": {
                "IOPATH datain dataout": {
                    "min": 0.0,
                    "typ": 0.0,
                    "max": 0.0
                }
            },
            "constraints": {}
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_Q_output_0_0_to_Q_input_0_0",
            "delays": {
                "IOPATH datain dataout": {
                    "min": 777.738,
                    "typ": 777.738,
                    "max": 777.738
                }
            },
            "constraints": {}
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_lut_gnd_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$154_input_0_4",
            "delays": {
                "IOPATH datain dataout": {
                    "min": 203.0,
                    "typ": 203.0,
                    "max": 203.0
                }
            },
            "constraints": {}
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$152_output_0_0_to_latch_Q_input_0_0",
            "delays": {
                "IOPATH datain dataout": {
                    "min": 96.0,
                    "typ": 96.0,
                    "max": 96.0
                }
            },
            "constraints": {}
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_lut_$auto$rtlil.cc:2714:MuxGate$154_output_0_0_to_latch_$sdff~1^Q~0_input_0_0",
            "delays": {
                "IOPATH datain dataout": {
                    "min": 96.0,
                    "typ": 96.0,
                    "max": 96.0
                }
            },
            "constraints": {}
        },
        {
            "cell_type": "fpga_interconnect",
            "instance": "routing_segment_latch_$sdff~1^Q~0_output_0_0_to_lut_$auto$rtlil.cc:2714:MuxGate$152_input_0_1",
            "delays": {
                "IOPATH datain dataout": {
                    "min": 0.0,
                    "typ": 0.0,
                    "max": 0.0
                }
            },
            "constraints": {}
        },
        {
            "cell_type": "LUT_K",
            "instance": "lut_gnd",
            "delays": {},
            "constraints": {}
        },
        {
            "cell_type": "LUT_K",
            "instance": "lut_$auto$rtlil.cc:2714:MuxGate$154",
            "delays": {
                "IOPATH in[0] out": {
                    "min": 152.0,
                    "typ": 152.0,
                    "max": 152.0
                },
                "IOPATH in[2] out": {
                    "min": 150.0,
                    "typ": 150.0,
                    "max": 150.0
                },
                "IOPATH in[4] out": {
                    "min": 118.0,
                    "typ": 118.0,
                    "max": 118.0
                }
            },
            "constraints": {}
        },
        {
            "cell_type": "DFF",
            "instance": "latch_$sdff~1^Q~0",
            "delays": {
                "IOPATH (posedge clock) Q": {
                    "min": 303.0,
                    "typ": 303.0,
                    "max": 303.0
                }
            },
            "constraints": {
                "SETUP D (posedge clock)": {
                    "min": -46.0,
                    "typ": -46.0,
                    "max": -46.0
                }
            }
        },
        {
            "cell_type": "LUT_K",
            "instance": "lut_$auto$rtlil.cc:2714:MuxGate$152",
            "delays": {
                "IOPATH in[1] out": {
                    "min": 152.0,
                    "typ": 152.0,
                    "max": 152.0
                },
                "IOPATH in[2] out": {
                    "min": 150.0,
                    "typ": 150.0,
                    "max": 150.0
                },
                "IOPATH in[3] out": {
                    "min": 150.0,
                    "typ": 150.0,
                    "max": 150.0
                }
            },
            "constraints": {}
        },
        {
            "cell_type": "DFF",
            "instance": "latch_Q",
            "delays": {
                "IOPATH (posedge clock) Q": {
                    "min": 303.0,
                    "typ": 303.0,
                    "max": 303.0
                }
            },
            "constraints": {
                "SETUP D (posedge clock)": {
                    "min": -46.0,
                    "typ": -46.0,
                    "max": -46.0
                }
            }
        }
    ]
}