<module name="CTRL_MODULE_WKUP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CTRL_WKUP_SEC_CTRL" acronym="CTRL_WKUP_SEC_CTRL" offset="0x100" width="32" description="Control Register">
    <bitfield id="SECCTRLWRDISABLE" width="1" begin="31" end="31" resetval="0x0" description="Control Register write disable control. 0x0 = Write in this register is allowed 0x1 = Write in this register is forbidden" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="26" begin="30" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SECURE_EMIF_CONFIG_RO_EN" width="1" begin="4" end="4" resetval="0x0" description="Access mode for registers: CTRL_WKUP_EMIF1_SDRAM_CONFIG CTRL_WKUP_EMIF2_SDRAM_CONFIG 0x0 = These registers are RW 0x1 = These registers are RO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_SEC_TAP" acronym="CTRL_WKUP_SEC_TAP" offset="0x108" width="32" description="TAP controllers register.">
    <bitfield id="SECTAPWR_DISABLE" width="1" begin="31" end="31" resetval="0x0" description="TAP controllers register write disable control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="30" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x1" description="Reserved. This bit must not be modified." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="25" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU2_TAPENABLE" width="1" begin="13" end="13" resetval="0x1" description="IPU2 TAP control" range="" rwaccess="RW">
      <bitenum value="0" id="IPU2_TAP_controller_is_disabled" token="IPU2_TAPENABLE_0" description="IPU2 TAP controller is disabled"/>
      <bitenum value="1" id="IPU2_TAP_controller_is_enabled" token="IPU2_TAPENABLE_1" description="IPU2 TAP controller is enabled"/>
    </bitfield>
    <bitfield id="DSP2_TAPENABLE" width="1" begin="12" end="12" resetval="0x1" description="DSP2 TAP control" range="" rwaccess="RW">
      <bitenum value="0" id="DSP2_TAP_controller_is_disabled" token="DSP2_TAPENABLE_0" description="DSP2 TAP controller is disabled"/>
      <bitenum value="1" id="DSP2_TAP_controller_is_enabled" token="DSP2_TAPENABLE_1" description="DSP2 TAP controller is enabled"/>
    </bitfield>
    <bitfield id="JTAGEXT_TAPENABLE" width="1" begin="11" end="11" resetval="0x1" description="External JTAG expansion TAP control." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="JTAGEXT_TAPENABLE_0" description="external JTAG TAP controller is disabled"/>
      <bitenum value="1" id="ENABLED" token="JTAGEXT_TAPENABLE_1" description="external JTAG TAP controller is enabled"/>
    </bitfield>
    <bitfield id="IVA_TAPENABLE" width="1" begin="10" end="10" resetval="0x1" description="IVA TAP control" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IVA_TAPENABLE_0" description="IVA TAP controller is disabled"/>
      <bitenum value="1" id="ENABLED" token="IVA_TAPENABLE_1" description="IVA TAP controller is enabled"/>
    </bitfield>
    <bitfield id="MPUGLOBALDEBUG_ENABLE" width="1" begin="9" end="9" resetval="0x1" description="MPU TAP control" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MPUGLOBALDEBUG_ENABLE_0" description="MPU TAP controller is disabled"/>
      <bitenum value="1" id="ENABLED" token="MPUGLOBALDEBUG_ENABLE_1" description="MPU TAP controller is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="8" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IEEE1500_ENABLE" width="1" begin="4" end="4" resetval="0x1" description="IEEE1500 and P1500 access enable" range="" rwaccess="RW"/>
    <bitfield id="P1500_ENABLE" width="1" begin="3" end="3" resetval="0x1" description="P1500 access enable" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="P1500_ENABLE_0" description="P1500 controller is disabled"/>
      <bitenum value="1" id="ENABLED" token="P1500_ENABLE_1" description="P1500 controller is enabled"/>
    </bitfield>
    <bitfield id="IPU1_TAPENABLE" width="1" begin="2" end="2" resetval="0x1" description="IPU1 TAP control" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IPU1_TAPENABLE_0" description="IPU1 TAP controller is disabled"/>
      <bitenum value="1" id="ENABLED" token="IPU1_TAPENABLE_1" description="IPU1 TAP controller is enabled"/>
    </bitfield>
    <bitfield id="DSP1_TAPENABLE" width="1" begin="1" end="1" resetval="0x1" description="DSP1 TAP control" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DSP1_TAPENABLE_0" description="DSP1 TAP controller is disabled"/>
      <bitenum value="1" id="ENABLED" token="DSP1_TAPENABLE_1" description="DSP1 TAP controller is enabled"/>
    </bitfield>
    <bitfield id="DAP_TAPENABLE" width="1" begin="0" end="0" resetval="0x1" description="DAP TAP control" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DAP_TAPENABLE_0" description="DAP TAP controller is disabled"/>
      <bitenum value="1" id="ENABLED" token="DAP_TAPENABLE_1" description="DAP TAP controller is enabled"/>
    </bitfield>
  </register>
  <register id="CTRL_WKUP_OCPREG_SPARE" acronym="CTRL_WKUP_OCPREG_SPARE" offset="0x10C" width="32" description="OCP Spare Register">
    <bitfield id="OCPREG_SPARE31" width="1" begin="31" end="31" resetval="0x0" description="OCP spare register 31" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE30" width="1" begin="30" end="30" resetval="0x0" description="OCP spare register 30" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE29" width="1" begin="29" end="29" resetval="0x0" description="OCP spare register 29" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE28" width="1" begin="28" end="28" resetval="0x0" description="OCP spare register 28" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE27" width="1" begin="27" end="27" resetval="0x0" description="OCP spare register 27" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE26" width="1" begin="26" end="26" resetval="0x0" description="OCP spare register 26" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE25" width="1" begin="25" end="25" resetval="0x0" description="OCP spare register 25" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE24" width="1" begin="24" end="24" resetval="0x0" description="OCP spare register 24" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE23" width="1" begin="23" end="23" resetval="0x0" description="OCP spare register 23" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE22" width="1" begin="22" end="22" resetval="0x0" description="OCP spare register 22" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE21" width="1" begin="21" end="21" resetval="0x0" description="OCP spare register 21" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE20" width="1" begin="20" end="20" resetval="0x0" description="OCP spare register 20" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE19" width="1" begin="19" end="19" resetval="0x0" description="OCP spare register 19" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE18" width="1" begin="18" end="18" resetval="0x0" description="OCP spare register 18" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE17" width="1" begin="17" end="17" resetval="0x0" description="OCP spare register 17" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE16" width="1" begin="16" end="16" resetval="0x0" description="OCP spare register 16" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE15" width="1" begin="15" end="15" resetval="0x0" description="OCP spare register 15" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE14" width="1" begin="14" end="14" resetval="0x0" description="OCP spare register 14" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE13" width="1" begin="13" end="13" resetval="0x0" description="OCP spare register 13" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE12" width="1" begin="12" end="12" resetval="0x0" description="OCP spare register 12" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE11" width="1" begin="11" end="11" resetval="0x0" description="OCP spare register 11" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE10" width="1" begin="10" end="10" resetval="0x0" description="OCP spare register 10" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE9" width="1" begin="9" end="9" resetval="0x0" description="OCP spare register 9" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE8" width="1" begin="8" end="8" resetval="0x0" description="OCP spare register 8" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE7" width="1" begin="7" end="7" resetval="0x0" description="OCP spare register 7" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE6" width="1" begin="6" end="6" resetval="0x0" description="OCP spare register 6" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE5" width="1" begin="5" end="5" resetval="0x0" description="OCP spare register 5" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE4" width="1" begin="4" end="4" resetval="0x0" description="OCP spare register 4" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE3" width="1" begin="3" end="3" resetval="0x0" description="OCP spare register 3" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE2" width="1" begin="2" end="2" resetval="0x0" description="OCP spare register 2" range="" rwaccess="RW"/>
    <bitfield id="OCPREG_SPARE1" width="1" begin="1" end="1" resetval="0x0" description="OCP spare register 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_SECURE_EMIF1_SDRAM_CONFIG" acronym="CTRL_WKUP_SECURE_EMIF1_SDRAM_CONFIG" offset="0x110" width="32" description="EMIF1 SDRAM configuration register. Its values are exported to EMIF_SDRAM_CONFIG register at POR. For bit field descriptions see EMIF_SDRAM_CONFIG register in, EMIF Controller, in , Memory Subsystem. Write to this register is allowed if the [4] SECURE_EMIF_CONFIG_RO_EN bit is set to 0x0 (default).">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_IBANK_POS" width="2" begin="28" end="27" resetval="0x0" description="Internal bank position." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_DDR_TERM" width="3" begin="26" end="24" resetval="0x0" description="DDR2 and DDR3 termination resistor value." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_DDR2_DDQS" width="1" begin="23" end="23" resetval="0x1" description="DDR2 differential DQS enable." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_DYN_ODT" width="2" begin="22" end="21" resetval="0x0" description="DDR3 Dynamic ODT." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_DDR_DISABLE_DLL" width="1" begin="20" end="20" resetval="0x0" description="Disable DLL select." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_DRIVE" width="2" begin="19" end="18" resetval="0x0" description="SDRAM drive strength." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_CWL" width="2" begin="17" end="16" resetval="0x0" description="DDR3 CAS Write latency." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_CL" width="4" begin="13" end="10" resetval="0x0" description="CAS Latency." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_ROWSIZE" width="3" begin="9" end="7" resetval="0x0" description="Row Size." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_SDRAM_IBANK" width="3" begin="6" end="4" resetval="0x0" description="Internal Bank setup." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_PAGESIZE" width="3" begin="2" end="0" resetval="0x0" description="Page Size." range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_WKUP_SECURE_EMIF2_SDRAM_CONFIG" acronym="CTRL_WKUP_SECURE_EMIF2_SDRAM_CONFIG" offset="0x118" width="32" description="EMIF2 SDRAM register. Its values are exported to EMIF_SDRAM_CONFIG register at POR. For bit field descriptions see EMIF_SDRAM_CONFIG register in, EMIF Controller, in , Memory Subsystem. Write to this register is allowed if the [4] SECURE_EMIF_CONFIG_RO_EN bit is set to 0x0 (default).">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_IBANK_POS" width="2" begin="28" end="27" resetval="0x0" description="Internal bank position." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_DDR_TERM" width="3" begin="26" end="24" resetval="0x0" description="DDR2 and DDR3 termination resistor value." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_DDR2_DDQS" width="1" begin="23" end="23" resetval="0x1" description="DDR2 differential DQS enable." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_DYN_ODT" width="2" begin="22" end="21" resetval="0x0" description="DDR3 Dynamic ODT." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_DDR_DISABLE_DLL" width="1" begin="20" end="20" resetval="0x0" description="Disable DLL select." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_DRIVE" width="2" begin="19" end="18" resetval="0x0" description="SDRAM drive strength." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_CWL" width="2" begin="17" end="16" resetval="0x0" description="DDR3 CAS Write latency." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_CL" width="4" begin="13" end="10" resetval="0x0" description="CAS Latency." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_ROWSIZE" width="3" begin="9" end="7" resetval="0x0" description="Row Size." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_SDRAM_IBANK" width="3" begin="6" end="4" resetval="0x0" description="Internal Bank setup." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_PAGESIZE" width="3" begin="2" end="0" resetval="0x0" description="Page Size." range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_WKUP_STD_FUSE_USB_CONF" acronym="CTRL_WKUP_STD_FUSE_USB_CONF" offset="0x138" width="32" description="Standard Fuse conf [31:0]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="USB_PROD_ID" width="16" begin="31" end="16" resetval="0x0" description="USB Product Identification" range="" rwaccess="R"/>
    <bitfield id="USB_VENDOR_ID" width="16" begin="15" end="0" resetval="0x0" description="USB Vendor Identification" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_STD_FUSE_CONF" acronym="CTRL_WKUP_STD_FUSE_CONF" offset="0x13C" width="32" description="Standard Fuse conf [63:32]. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="STD_MCAN_CANFD_DISABLE" width="1" begin="28" end="28" resetval="0x-" description="0x0 = MCAN CAN FD mode enabled 0x1 = MCAN CAN FD mode disabled" range="" rwaccess="R"/>
    <bitfield id="STD_CAL_WDCPM_DISABLE" width="1" begin="27" end="27" resetval="0x-" description="0x0 = WDR DPCM function is enabled 0x1 = WDR DPCM function is disabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="26" end="22" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_EMIF2_INITREF_DEF_DIS" width="1" begin="21" end="21" resetval="0x-" description="Disable EMIF2 DDR refresh and initialization sequence 0x1 = refresh and initialization sequence are disabled 0x0 = refresh and initialization sequence are enabled" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_EMIF2_DDR3_LPDDR2N" width="1" begin="20" end="20" resetval="0x-" description="EMIF2 DDR3 0x1= DDR3 configured 0x0 = reserved" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_EMIF1_INITREF_DEF_DIS" width="1" begin="19" end="19" resetval="0x-" description="Disable EMIF1 DDR refresh and initialization sequence 0x1 = refresh and initialization sequence are disabled 0x0 = refresh and initialization sequence are enabled" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_EMIF1_DDR3_LPDDR2N" width="1" begin="18" end="18" resetval="0x-" description="EMIF1 DDR3 0x1 = DDR3 configured 0x0 = reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_HDCP_ENABLE" width="1" begin="16" end="16" resetval="0x-" description="Enable hdcp 0x0 = enables hdcp 0x1 = disables hdcp" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_CH_SPEEDUP_DISABLE" width="1" begin="12" end="12" resetval="0x-" description="ROM code settings for configuration header block and speedup block. Only SW access (no hardware access). 0x0 = enables CH and speedup 0x1 = disables CH and speedup" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="11" end="5" resetval="0x-" description="" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_SGX540_3D_CLOCK_SOURCE" width="1" begin="4" end="4" resetval="0x-" description="Functional clock selection for the 3D accelerator engine 0x0 = GPU is fully enabled (DPLL_CORE/PER) 0x1 = GPU is partially enabled (DPLL_PER/8 max)" range="" rwaccess="R"/>
    <bitfield id="STD_FUSE_SGX540_3D_DISABLE" width="1" begin="3" end="3" resetval="0x-" description="Disable the 3D accelerator engine 0x1 = SGX is disabled 0x0 = SGX is enable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x-" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_EMIF1_SDRAM_CONFIG_EXT" acronym="CTRL_WKUP_EMIF1_SDRAM_CONFIG_EXT" offset="0x144" width="32" description="SLICE register for emif1 and emif2">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_NARROW_ONLY" width="1" begin="17" end="17" resetval="0x0" description="EMIF1 operates in narrow mode, to allow for data macros to be powered down to save power 0x0 = narrow mode disabled 0x1 = narrow mode enabled" range="" rwaccess="RW"/>
    <bitfield id="EMIF1_EN_ECC" width="1" begin="16" end="16" resetval="0x0" description="EMIF1 ECC enable 0x0 = ECC is disabled 0x1 = ECC is enabled" range="" rwaccess="RW"/>
    <bitfield id="EMIF1_REG_PHY_NUM_OF_SAMPLES" width="2" begin="15" end="14" resetval="0x0" description="Controls the number of DQ samples required for read leveling. The recommended setting for full leveling is 0x3 (128 samples) and for incremental leveling is 0x0 (4 samples). 0x0 = 4 samples 0x1 = 8 samples. 0x2 = 16 samples 0x3 = 128 samples" range="" rwaccess="RW"/>
    <bitfield id="EMIF1_REG_PHY_SEL_LOGIC" width="1" begin="13" end="13" resetval="0x0" description="Selects an algorithm for read leveling. The use of algorithm 1 (set by default) is recommended. 0x0 = Algorithm 1 is used 0x1 = Algorithm 2 is used" range="" rwaccess="RW"/>
    <bitfield id="EMIF1_REG_PHY_ALL_DQ_MPR_RD_RESP" width="1" begin="12" end="12" resetval="0x0" description="Analysis method of DQ bits during read leveling. 0x0: if the DRAM provides a read response on only one DQ bit (this can be any bit, since in this mode all 8 DQ bits are OR-ed together). This is the default setting and works with all memory types (memories send responses on all DQ bits or on a single DQ bit). 0x1: if the DRAM provides a read response on all DQ bits." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_REG_PHY_OUTPUT_STATUS_SELECT" width="3" begin="11" end="9" resetval="0x0" description="Selects the status to be observed on the outputs of the DDR PHYs through 0x0 = selects phy_reg_rdlvl_start_ratio[7:0] 0x1 = selects phy_reg_rdlvl_start_ratio[15:8] 0x2 = selects phy_reg_rdlvl_end_ratio[7:0] 0x3 = selects phy_reg_rdlvl_end_ratio[15:8]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF1_SDRAM_DISABLE_RESET" width="1" begin="7" end="7" resetval="0x0" description="DDR3 SDRAM reset disable. 0x0 = DDR3 SDRAM reset signal is enabled. It can be asserted by EMIF 0x1 = DDR3 SDRAM reset signal is disabled. It is forbidden to EMIF to assert it." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_PHY_RD_LOCAL_ODT" width="2" begin="6" end="5" resetval="0x0" description="Control of ODT (on &#8211; die termination) settings for the device DDR I/Os. ODT is enabled only during read operations when termination is required. 0x0 = ODT disabled 0x1= 60 Ohms 0x2 = 80 Ohms 0x3 =120 Ohms" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="EMIF1_DFI_CLOCK_PHASE_CTRL" width="1" begin="3" end="3" resetval="0x0" description="EMIF_FICLK clock phase control (shifting by 180&#176;). For normal operation this bit must always be set to 0x0 (disabled)." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_EN_SLICE_2" width="1" begin="2" end="2" resetval="0x1" description="Enable command PHY 2. When using DDR3 this bit can be set to 0x0 or 0x1. For lower power consumption 0x0 is used." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_EN_SLICE_1" width="1" begin="1" end="1" resetval="0x1" description="Enable command PHY 1. 0x1 is the mandatory setting if DDR3 is used. EMIF1_EN_SLICE_0 and EMIF1_EN_SLICE_1 have to be programmed with the same value." range="" rwaccess="RW"/>
    <bitfield id="EMIF1_EN_SLICE_0" width="1" begin="0" end="0" resetval="0x1" description="Enable command PHY 0. 0x1 is the mandatory setting if DDR3 is used. EMIF1_EN_SLICE_0 and EMIF1_EN_SLICE_1 have to be programmed with the same value." range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_WKUP_EMIF2_SDRAM_CONFIG_EXT" acronym="CTRL_WKUP_EMIF2_SDRAM_CONFIG_EXT" offset="0x148" width="32" description="SLICE register for emif1 and emif2">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_NARROW_ONLY" width="1" begin="17" end="17" resetval="0x0" description="EMIF2 operates in narrow mode, to allow for data macros to be powered down to save power 0x0 = narrow mode disabled 0x1 = narrow mode enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_REG_PHY_NUM_OF_SAMPLES" width="2" begin="15" end="14" resetval="0x0" description="Controls the number of DQ samples required for read leveling. The recommended setting for full leveling is 0x3 (128 samples) and for incremental leveling is 0x0 (4 samples). 0x0 = 4 samples 0x1 = 8 samples. 0x2 = 16 samples 0x3 = 128 samples" range="" rwaccess="RW"/>
    <bitfield id="EMIF2_REG_PHY_SEL_LOGIC" width="1" begin="13" end="13" resetval="0x0" description="Selects an algorithm for read leveling. The use of algorithm 1 (set by default) is recommended. 0x0 = Algorithm 1 is used 0x1 = Algorithm 2 is used" range="" rwaccess="RW"/>
    <bitfield id="EMIF2_REG_PHY_ALL_DQ_MPR_RD_RESP" width="1" begin="12" end="12" resetval="0x0" description="Analysis method of DQ bits during read leveling. 0x0: if the DRAM provides a read response on only one DQ bit (this can be any bit, since in this mode all 8 DQ bits are OR-ed together). This is the default setting and works with all memory types (memories send responses on all DQ bits or on a single DQ bit). 0x1: if the DRAM provides a read response on all DQ bits." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_REG_PHY_OUTPUT_STATUS_SELECT" width="3" begin="11" end="9" resetval="0x0" description="Selects the status to be observed on the outputs of the DDR PHYs through 0x0 = selects phy_reg_rdlvl_start_ratio[7:0] 0x1 = selects phy_reg_rdlvl_start_ratio[15:8] 0x2 = selects phy_reg_rdlvl_end_ratio[7:0] 0x3 = selects phy_reg_rdlvl_end_ratio[15:8]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_SDRAM_DISABLE_RESET" width="1" begin="7" end="7" resetval="0x0" description="DDR3 SDRAM reset disable. 0x0 = DDR3 SDRAM reset signal is enabled. It can be asserted by EMIF 0x1 = DDR3 SDRAM reset signal is disabled. It is forbidden to EMIF to assert it." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_PHY_RD_LOCAL_ODT" width="2" begin="6" end="5" resetval="0x0" description="Control of ODT (on &#8211; die termination) settings for the device DDR I/Os. ODT is enabled only during read operations when termination is required. 0x0 = ODT disabled 0x1= 60 Ohms 0x2 = 80 Ohms 0x3 =120 Ohms" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF2_DFI_CLOCK_PHASE_CTRL" width="1" begin="3" end="3" resetval="0x0" description="EMIF_FICLK clock phase control (shifting by 180&#176;). For normal operation this bit must always be set to 0x0 (disabled)." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_EN_SLICE_2" width="1" begin="2" end="2" resetval="0x1" description="Enable command PHY 2. When using DDR3 this bit can be set to 0x0 or 0x1. For lower power consumption 0x0 is used." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_EN_SLICE_1" width="1" begin="1" end="1" resetval="0x1" description="Enable command PHY 1. 0x1 is the mandatory setting if DDR3 is used. EMIF2_EN_SLICE_0 and EMIF2_EN_SLICE_1 have to be programmed with the same value." range="" rwaccess="RW"/>
    <bitfield id="EMIF2_EN_SLICE_0" width="1" begin="0" end="0" resetval="0x1" description="Enable command PHY 0. 0x1 is the mandatory setting if DDR3 is used. EMIF2_EN_SLICE_0 and EMIF2_EN_SLICE_1 have to be programmed with the same value." range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_WKUP_EMIF1_SDRAM_CONFIG_EXT_1" acronym="CTRL_WKUP_EMIF1_SDRAM_CONFIG_EXT_1" offset="0x14C" width="32" description="">
    <bitfield id="EMIF1_PHY_REG_READ_DATA_EYE_LVL" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_EMIF2_SDRAM_CONFIG_EXT_2" acronym="CTRL_WKUP_EMIF2_SDRAM_CONFIG_EXT_2" offset="0x150" width="32" description="">
    <bitfield id="EMIF2_PHY_REG_READ_DATA_EYE_LVL" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_LDOVBB_GPU_VOLTAGE_CTRL" acronym="CTRL_WKUP_LDOVBB_GPU_VOLTAGE_CTRL" offset="0x154" width="32" description="GPU Voltage Body Bias LDO Control register">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOVBBGPU_FBB_MUX_CTRL" width="1" begin="10" end="10" resetval="0x0" description="Override control of EFUSE Forward Body Bias voltage value 0x0 = efuse value is used 0x1 = override value is used" range="" rwaccess="RW"/>
    <bitfield id="LDOVBBGPU_FBB_VSET_IN" width="5" begin="9" end="5" resetval="0x0" description="EFUSE Forward Body Bias voltage value" range="" rwaccess="R"/>
    <bitfield id="LDOVBBGPU_FBB_VSET_OUT" width="5" begin="4" end="0" resetval="0x0" description="Override value for Forward Body Bias voltage. If ABB is used, depending on the OPP this bit field should be loaded with a value read from one of the CTRL_CORE_STD_FUSE_OPP_VMIN_GPU_x[24:20] VSETABB bit fields. This value applies if LDOVBBGPU_FBB_MUX_CTRL is set to 0x1." range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_WKUP_LDOVBB_MPU_VOLTAGE_CTRL" acronym="CTRL_WKUP_LDOVBB_MPU_VOLTAGE_CTRL" offset="0x158" width="32" description="MPU Voltage Body Bias LDO Control register">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOVBBMPU_FBB_MUX_CTRL" width="1" begin="10" end="10" resetval="0x0" description="Override control of EFUSE Forward Body Bias voltage value 0x0 = efuse value is used 0x1 = override value is used" range="" rwaccess="RW"/>
    <bitfield id="LDOVBBMPU_FBB_VSET_IN" width="5" begin="9" end="5" resetval="0x0" description="EFUSE Forward Body Bias voltage value" range="" rwaccess="R"/>
    <bitfield id="LDOVBBMPU_FBB_VSET_OUT" width="5" begin="4" end="0" resetval="0x0" description="Override value for Forward Body Bias voltage. If ABB is used, depending on the OPP this bit field should be loaded with a value read from one of the CTRL_CORE_STD_FUSE_OPP_VMIN_MPU_x[24:20] VSETABB bit fields. This value applies if LDOVBBMPU_FBB_MUX_CTRL is set to 0x1." range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL" acronym="CTRL_WKUP_LDOSRAM_GPU_VOLTAGE_CTRL" offset="0x15C" width="32" description="GPU SRAM LDO Control register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMGPU_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0x0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMGPU_RETMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMGPU_RETMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMGPU_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x0" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMGPU_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x0" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMGPU_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0x0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMGPU_ACTMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMGPU_ACTMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMGPU_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x0" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMGPU_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x0" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL" acronym="CTRL_WKUP_LDOSRAM_MPU_VOLTAGE_CTRL" offset="0x160" width="32" description="MPU SRAM LDO Control register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0x0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMMPU_RETMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMMPU_RETMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMMPU_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x0" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x0" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0x0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMMPU_ACTMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMMPU_ACTMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMMPU_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x0" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x0" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL" acronym="CTRL_WKUP_LDOSRAM_CORE_VOLTAGE_CTRL" offset="0x164" width="32" description="Core SRAM LDO Control register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0x0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMCORE_RETMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMCORE_RETMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMCORE_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x0" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x0" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0x0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMCORE_ACTMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMCORE_ACTMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMCORE_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x0" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMCORE_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x0" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL" acronym="CTRL_WKUP_LDOSRAM_MPU_2_VOLTAGE_CTRL" offset="0x168" width="32" description="MPU 2nd SRAM LDO Control register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_2_RETMODE_MUX_CTRL" width="1" begin="26" end="26" resetval="0x0" description="Override control of EFUSE Retention Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMMPU_2_RETMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMMPU_2_RETMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMMPU_2_RETMODE_VSET_IN" width="5" begin="25" end="21" resetval="0x0" description="EFUSE Retention Mode Voltage value (vset[9:5])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_2_RETMODE_VSET_OUT" width="5" begin="20" end="16" resetval="0x0" description="Override value for Retention Mode Voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_2_ACTMODE_MUX_CTRL" width="1" begin="10" end="10" resetval="0x0" description="Override control of EFUSE Active Mode Voltage value" range="" rwaccess="RW">
      <bitenum value="0" id="EFUSE" token="LDOSRAMMPU_2_ACTMODE_MUX_CTRL_0" description="eFuse value is used"/>
      <bitenum value="1" id="OCP" token="LDOSRAMMPU_2_ACTMODE_MUX_CTRL_1" description="Override value is used"/>
    </bitfield>
    <bitfield id="LDOSRAMMPU_2_ACTMODE_VSET_IN" width="5" begin="9" end="5" resetval="0x0" description="EFUSE Active Mode Voltage value (vset[4:0])" range="" rwaccess="R"/>
    <bitfield id="LDOSRAMMPU_2_ACTMODE_VSET_OUT" width="5" begin="4" end="0" resetval="0x0" description="Override value for Active Mode Voltage value" range="" rwaccess="RW"/>
  </register>
  <register id="CTRL_WKUP_STD_FUSE_DIE_ID_0" acronym="CTRL_WKUP_STD_FUSE_DIE_ID_0" offset="0x200" width="32" description="Die ID Register : Part 0. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_DIE_ID_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_ID_CODE" acronym="CTRL_WKUP_ID_CODE" offset="0x204" width="32" description="ID_CODE Key Register">
    <bitfield id="STD_FUSE_IDCODE" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_STD_FUSE_DIE_ID_1" acronym="CTRL_WKUP_STD_FUSE_DIE_ID_1" offset="0x208" width="32" description="Die ID Register : Part 1. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_DIE_ID_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_STD_FUSE_DIE_ID_2" acronym="CTRL_WKUP_STD_FUSE_DIE_ID_2" offset="0x20C" width="32" description="Die ID Register : Part 2. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_DIE_ID_2" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_STD_FUSE_DIE_ID_3" acronym="CTRL_WKUP_STD_FUSE_DIE_ID_3" offset="0x210" width="32" description="Die ID Register : Part 3. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_DIE_ID_3" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_STD_FUSE_PROD_ID_0" acronym="CTRL_WKUP_STD_FUSE_PROD_ID_0" offset="0x214" width="32" description="Prod ID Register : Part 0. Register shows part of the chip eFuse configuration on the OCP interface. Reading at the address of one of these registers provides a direct view into a part of the eFuse chain.">
    <bitfield id="STD_FUSE_PROD_ID" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_CONTROL_XTAL_OSCILLATOR" acronym="CTRL_WKUP_CONTROL_XTAL_OSCILLATOR" offset="0x5AC" width="32" description="XTAL OSCILLATOR control">
    <bitfield id="OSCILLATOR0_BOOST" width="1" begin="31" end="31" resetval="0x1" description="Fast startup control of OSC0 0x0 = Fast startup is disabled 0x1 = Fast startup is enabled" range="" rwaccess="RW"/>
    <bitfield id="OSCILLATOR0_OS_OUT" width="1" begin="30" end="30" resetval="0x0" description="Oscillator output of OSC0 0x0 = low to high transition in BOOST mode 0x1 = BOOST is disabled" range="" rwaccess="R"/>
    <bitfield id="OSCILLATOR1_BOOST" width="1" begin="29" end="29" resetval="0x1" description="Fast startup control of OSC1 0x0 = Fast startup is disabled 0x1 = Fast startup is enabled" range="" rwaccess="RW"/>
    <bitfield id="OSCILLATOR1_OS_OUT" width="1" begin="28" end="28" resetval="0x0" description="Oscillator output of OSC1 0x0 = low to high transition in BOOST mode 0x1 = BOOST is disabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_EFUSE_1" acronym="CTRL_WKUP_EFUSE_1" offset="0x5C8" width="32" description="EFUSE compensation 1">
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_N5" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_N4" width="1" begin="30" end="30" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_N3" width="1" begin="29" end="29" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_N2" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_N1" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_N0" width="1" begin="26" end="26" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_P5" width="1" begin="25" end="25" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_P4" width="1" begin="24" end="24" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_P3" width="1" begin="23" end="23" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_P2" width="1" begin="22" end="22" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_P1" width="1" begin="21" end="21" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_NORTH_SIDE_P0" width="1" begin="20" end="20" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_N5" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_N4" width="1" begin="18" end="18" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_N3" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_N2" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_N1" width="1" begin="15" end="15" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_N0" width="1" begin="14" end="14" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_P5" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_P4" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_P3" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_P2" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_P1" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_EAST_SIDE_P0" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_EFUSE_2" acronym="CTRL_WKUP_EFUSE_2" offset="0x5CC" width="32" description="EFUSE compensation 2">
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_N5" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_N4" width="1" begin="30" end="30" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_N3" width="1" begin="29" end="29" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_N2" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_N1" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_N0" width="1" begin="26" end="26" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_P5" width="1" begin="25" end="25" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_P4" width="1" begin="24" end="24" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_P3" width="1" begin="23" end="23" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_P2" width="1" begin="22" end="22" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_P1" width="1" begin="21" end="21" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_SOUTH_SIDE_P0" width="1" begin="20" end="20" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_N5" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_N4" width="1" begin="18" end="18" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_N3" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_N2" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_N1" width="1" begin="15" end="15" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_N0" width="1" begin="14" end="14" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_P5" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_P4" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_P3" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_P2" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_P1" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRDIFF_PTV_WEST_SIDE_P0" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_EFUSE_3" acronym="CTRL_WKUP_EFUSE_3" offset="0x5D0" width="32" description="EFUSE compensation 3">
    <bitfield id="DDRSE_PTV_NORTH_SIDE_N5" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_N4" width="1" begin="30" end="30" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_N3" width="1" begin="29" end="29" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_N2" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_N1" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_N0" width="1" begin="26" end="26" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_P5" width="1" begin="25" end="25" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_P4" width="1" begin="24" end="24" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_P3" width="1" begin="23" end="23" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_P2" width="1" begin="22" end="22" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_P1" width="1" begin="21" end="21" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_NORTH_SIDE_P0" width="1" begin="20" end="20" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_N5" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_N4" width="1" begin="18" end="18" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_N3" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_N2" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_N1" width="1" begin="15" end="15" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_N0" width="1" begin="14" end="14" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_P5" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_P4" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_P3" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_P2" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_P1" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_EAST_SIDE_P0" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_EFUSE_4" acronym="CTRL_WKUP_EFUSE_4" offset="0x5D4" width="32" description="EFUSE compensation 4">
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_N5" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_N4" width="1" begin="30" end="30" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_N3" width="1" begin="29" end="29" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_N2" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_N1" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_N0" width="1" begin="26" end="26" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_P5" width="1" begin="25" end="25" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_P4" width="1" begin="24" end="24" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_P3" width="1" begin="23" end="23" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_P2" width="1" begin="22" end="22" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_P1" width="1" begin="21" end="21" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_SOUTH_SIDE_P0" width="1" begin="20" end="20" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_N5" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_N4" width="1" begin="18" end="18" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_N3" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_N2" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_N1" width="1" begin="15" end="15" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_N0" width="1" begin="14" end="14" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_P5" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_P4" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_P3" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_P2" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_P1" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DDRSE_PTV_WEST_SIDE_P0" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CTRL_WKUP_EFUSE_13" acronym="CTRL_WKUP_EFUSE_13" offset="0x5F8" width="32" description="">
    <bitfield id="SDIO1833_PTV_N5" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_N4" width="1" begin="30" end="30" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_N3" width="1" begin="29" end="29" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_N2" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_N1" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_N0" width="1" begin="26" end="26" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_P5" width="1" begin="25" end="25" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_P4" width="1" begin="24" end="24" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_P3" width="1" begin="23" end="23" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_P2" width="1" begin="22" end="22" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_P1" width="1" begin="21" end="21" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SDIO1833_PTV_P0" width="1" begin="20" end="20" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="20" begin="19" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
</module>
