Created a 5-stage RISC-V pipelined processor in verilog with the implementation of solving control and data hazards.
