$date
	Mon Aug 20 23:17:35 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoderBCD_tb $end
$var wire 10 ! out [9:0] $end
$var reg 5 " i [4:0] $end
$var reg 4 # in [3:0] $end
$scope module dec_udt $end
$var wire 4 $ in [3:0] $end
$var reg 10 % out [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 %
b0 $
b0 #
b0 "
b1 !
$end
#1
b1 "
#2
b10 %
b10 !
b10 "
b1 #
b1 $
#3
b100 %
b100 !
b11 "
b10 #
b10 $
#4
b1000 %
b1000 !
b100 "
b11 #
b11 $
#5
b10000 %
b10000 !
b101 "
b100 #
b100 $
#6
b100000 %
b100000 !
b110 "
b101 #
b101 $
#7
b1000000 %
b1000000 !
b111 "
b110 #
b110 $
#8
b10000000 %
b10000000 !
b1000 "
b111 #
b111 $
#9
b100000000 %
b100000000 !
b1001 "
b1000 #
b1000 $
#10
b1000000000 %
b1000000000 !
b1010 "
b1001 #
b1001 $
#11
b0 %
b0 !
b1011 "
b1010 #
b1010 $
#12
b1100 "
b1011 #
b1011 $
#13
b1101 "
b1100 #
b1100 $
#14
b1110 "
b1101 #
b1101 $
#15
b1111 "
b1110 #
b1110 $
#16
b10000 "
b1111 #
b1111 $
#36
