<stg><name>drive_group_head_phase</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:0 %start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r

]]></Node>
<StgValue><ssdm name="start_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx

]]></Node>
<StgValue><ssdm name="layer_idx_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2 %p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read83

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:3 %p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read82

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:4 %p_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read81

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:5 %p_read_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read80

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:6 %p_read_5 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read79

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:7 %p_read_6 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read78

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:8 %p_read_7 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read77

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:9 %p_read_8 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read76

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:10 %p_read_9 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read75

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:11 %p_read_10 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read74

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:12 %p_read_11 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read73

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:13 %p_read_12 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read72

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:14 %p_read_13 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read71

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:15 %p_read_14 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read70

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:16 %p_read_15 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read69

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:17 %p_read_16 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read68

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:18 %p_read_17 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read67

]]></Node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:19 %p_read_18 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read66

]]></Node>
<StgValue><ssdm name="p_read_18"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:20 %p_read_19 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read65

]]></Node>
<StgValue><ssdm name="p_read_19"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:21 %p_read_20 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read64

]]></Node>
<StgValue><ssdm name="p_read_20"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:22 %p_read_21 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read63

]]></Node>
<StgValue><ssdm name="p_read_21"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:23 %p_read_22 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read62

]]></Node>
<StgValue><ssdm name="p_read_22"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:24 %p_read_23 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read61

]]></Node>
<StgValue><ssdm name="p_read_23"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:25 %p_read_24 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read60

]]></Node>
<StgValue><ssdm name="p_read_24"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:26 %p_read_25 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read59

]]></Node>
<StgValue><ssdm name="p_read_25"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:27 %p_read_26 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read58

]]></Node>
<StgValue><ssdm name="p_read_26"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:28 %p_read_27 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read57

]]></Node>
<StgValue><ssdm name="p_read_27"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:29 %p_read_28 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read56

]]></Node>
<StgValue><ssdm name="p_read_28"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:30 %p_read_29 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read55

]]></Node>
<StgValue><ssdm name="p_read_29"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:31 %p_read_30 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read54

]]></Node>
<StgValue><ssdm name="p_read_30"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:32 %p_read_31 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read53

]]></Node>
<StgValue><ssdm name="p_read_31"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:33 %p_read_32 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read52

]]></Node>
<StgValue><ssdm name="p_read_32"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:34 %p_read_33 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read51

]]></Node>
<StgValue><ssdm name="p_read_33"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:35 %p_read_34 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read50

]]></Node>
<StgValue><ssdm name="p_read_34"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:36 %p_read_35 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read49

]]></Node>
<StgValue><ssdm name="p_read_35"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:37 %p_read_36 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read48

]]></Node>
<StgValue><ssdm name="p_read_36"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:38 %p_read_37 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read47

]]></Node>
<StgValue><ssdm name="p_read_37"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:39 %p_read_38 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read46

]]></Node>
<StgValue><ssdm name="p_read_38"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:40 %p_read_39 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read45

]]></Node>
<StgValue><ssdm name="p_read_39"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:41 %p_read_40 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read44

]]></Node>
<StgValue><ssdm name="p_read_40"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:42 %p_read_41 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read43

]]></Node>
<StgValue><ssdm name="p_read_41"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:43 %p_read_42 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read42

]]></Node>
<StgValue><ssdm name="p_read_42"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:44 %p_read_43 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read41

]]></Node>
<StgValue><ssdm name="p_read_43"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:45 %p_read_44 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read40

]]></Node>
<StgValue><ssdm name="p_read_44"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:46 %p_read_45 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read39

]]></Node>
<StgValue><ssdm name="p_read_45"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:47 %p_read_46 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read38

]]></Node>
<StgValue><ssdm name="p_read_46"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:48 %p_read_47 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read37

]]></Node>
<StgValue><ssdm name="p_read_47"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:49 %p_read_48 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read36

]]></Node>
<StgValue><ssdm name="p_read_48"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:50 %p_read_49 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read35

]]></Node>
<StgValue><ssdm name="p_read_49"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:51 %p_read_50 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read34

]]></Node>
<StgValue><ssdm name="p_read_50"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:52 %p_read_51 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read33

]]></Node>
<StgValue><ssdm name="p_read_51"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:53 %p_read_52 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read32

]]></Node>
<StgValue><ssdm name="p_read_52"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:54 %p_read_53 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read31

]]></Node>
<StgValue><ssdm name="p_read_53"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:55 %p_read3039 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read30

]]></Node>
<StgValue><ssdm name="p_read3039"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:56 %p_read_54 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read29

]]></Node>
<StgValue><ssdm name="p_read_54"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:57 %p_read_55 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read28

]]></Node>
<StgValue><ssdm name="p_read_55"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:58 %p_read_56 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read27

]]></Node>
<StgValue><ssdm name="p_read_56"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:59 %p_read_57 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read26

]]></Node>
<StgValue><ssdm name="p_read_57"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:60 %p_read_58 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read25

]]></Node>
<StgValue><ssdm name="p_read_58"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:61 %p_read_59 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read24

]]></Node>
<StgValue><ssdm name="p_read_59"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:62 %head_ctx_ref_compute_op_read_1 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_compute_op_read_13

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_op_read_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:63 %head_ctx_ref_compute_op_read_2 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_compute_op_read_12

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_op_read_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:64 %head_ctx_ref_compute_op_read_3 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_compute_op_read_11

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_op_read_3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:65 %head_ctx_ref_compute_op_read_7 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_compute_op_read

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_op_read_7"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:66 %p_read_60 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read19

]]></Node>
<StgValue><ssdm name="p_read_60"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:67 %p_read_61 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read18

]]></Node>
<StgValue><ssdm name="p_read_61"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:68 %p_read_62 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read17

]]></Node>
<StgValue><ssdm name="p_read_62"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:69 %p_read_63 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read16

]]></Node>
<StgValue><ssdm name="p_read_63"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:70 %p_read_64 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_64"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:71 %p_read_65 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_65"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:72 %p_read_66 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_66"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:73 %p_read_67 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_67"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:74 %p_read_68 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read11

]]></Node>
<StgValue><ssdm name="p_read_68"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:75 %p_read1019 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read10

]]></Node>
<StgValue><ssdm name="p_read1019"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:76 %p_read918 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read9

]]></Node>
<StgValue><ssdm name="p_read918"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:77 %p_read817 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read8

]]></Node>
<StgValue><ssdm name="p_read817"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:78 %head_ctx_ref_phase_read_1 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_phase_read_9

]]></Node>
<StgValue><ssdm name="head_ctx_ref_phase_read_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:79 %head_ctx_ref_phase_read_2 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_phase_read_8

]]></Node>
<StgValue><ssdm name="head_ctx_ref_phase_read_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:80 %head_ctx_ref_phase_read_3 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_phase_read_7

]]></Node>
<StgValue><ssdm name="head_ctx_ref_phase_read_3"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:81 %head_ctx_ref_phase_read13 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_phase_read

]]></Node>
<StgValue><ssdm name="head_ctx_ref_phase_read13"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:82 %p_read312 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read312"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83 %p_read211 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read211"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %p_read110 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read110"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:85 %p_read_69 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_69"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="4">
<![CDATA[
entry:86 %zext_ln192 = zext i4 %head_ctx_ref_compute_op_read_1

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="4">
<![CDATA[
entry:87 %zext_ln192_1 = zext i4 %head_ctx_ref_compute_op_read_2

]]></Node>
<StgValue><ssdm name="zext_ln192_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="4">
<![CDATA[
entry:88 %zext_ln192_2 = zext i4 %head_ctx_ref_compute_op_read_3

]]></Node>
<StgValue><ssdm name="zext_ln192_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="4">
<![CDATA[
entry:89 %zext_ln192_3 = zext i4 %head_ctx_ref_compute_op_read_7

]]></Node>
<StgValue><ssdm name="zext_ln192_3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="4">
<![CDATA[
entry:90 %zext_ln192_4 = zext i4 %head_ctx_ref_phase_read_1

]]></Node>
<StgValue><ssdm name="zext_ln192_4"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="4">
<![CDATA[
entry:91 %zext_ln192_5 = zext i4 %head_ctx_ref_phase_read_2

]]></Node>
<StgValue><ssdm name="zext_ln192_5"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="4">
<![CDATA[
entry:92 %zext_ln192_6 = zext i4 %head_ctx_ref_phase_read_3

]]></Node>
<StgValue><ssdm name="zext_ln192_6"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="4">
<![CDATA[
entry:93 %zext_ln192_7 = zext i4 %head_ctx_ref_phase_read13

]]></Node>
<StgValue><ssdm name="zext_ln192_7"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:94 %icmp_ln205 = icmp_eq  i4 %head_ctx_ref_phase_read13, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln205"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:95 %br_ln205 = br i1 %icmp_ln205, void %if.then, void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then:0 %icmp_ln206 = icmp_eq  i4 %head_ctx_ref_phase_read13, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:1 %and_ln206 = and i1 %icmp_ln206, i1 %start_read

]]></Node>
<StgValue><ssdm name="and_ln206"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="67" op_0_bw="67" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="4" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="32" op_23_bw="1">
<![CDATA[
if.then:2 %call_ret1 = call i67 @run_single_head, i32 %p_read_69, i32 %p_read_69, i4 %head_ctx_ref_phase_read13, i1 %p_read817, i1 %p_read_67, i4 %head_ctx_ref_compute_op_read_7, i1 %and_ln206, i1 %p_read_55, i1 %p_read_52, i1 %p_read_48, i1 %p_read_44, i1 %p_read_40, i1 %p_read_36, i1 %p_read_32, i1 %p_read_28, i1 %p_read_24, i1 %p_read_20, i1 %p_read_16, i1 %p_read_12, i1 %p_read_8, i1 %p_read_4, i32 %layer_idx_read, i1 %and_ln206

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="67">
<![CDATA[
if.then:3 %head_ctx_ref_att_value_compute_done_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_compute_done_0_ret"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="67">
<![CDATA[
if.then:4 %head_ctx_ref_softmax_compute_done_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_compute_done_0_ret"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="67">
<![CDATA[
if.then:5 %head_ctx_ref_val_scale_compute_done_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_compute_done_0_ret"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="67">
<![CDATA[
if.then:6 %head_ctx_ref_att_scores_compute_done_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_compute_done_0_ret"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="67">
<![CDATA[
if.then:7 %head_ctx_ref_v_compute_done_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_compute_done_0_ret"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="67">
<![CDATA[
if.then:8 %head_ctx_ref_k_compute_done_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_compute_done_0_ret"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="67">
<![CDATA[
if.then:9 %head_ctx_ref_q_compute_done_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_compute_done_0_ret"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="67">
<![CDATA[
if.then:10 %head_ctx_ref_att_value_started_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_started_0_ret"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="67">
<![CDATA[
if.then:11 %head_ctx_ref_softmax_started_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_started_0_ret"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="67">
<![CDATA[
if.then:12 %head_ctx_ref_val_scale_started_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_started_0_ret"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="67">
<![CDATA[
if.then:13 %head_ctx_ref_att_scores_started_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_started_0_ret"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="67">
<![CDATA[
if.then:14 %head_ctx_ref_v_started_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_started_0_ret"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="67">
<![CDATA[
if.then:15 %head_ctx_ref_k_started_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_started_0_ret"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="67">
<![CDATA[
if.then:16 %head_ctx_ref_q_started_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_started_0_ret"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="67">
<![CDATA[
if.then:17 %head_ctx_ref_start_head_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_start_head_0_ret"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="67">
<![CDATA[
if.then:18 %head_ctx_ref_compute_op_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_op_0_ret"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="67">
<![CDATA[
if.then:19 %head_ctx_ref_compute_start_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_start_0_ret"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="67">
<![CDATA[
if.then:20 %head_ctx_ref_compute_done_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_done_0_ret"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="67">
<![CDATA[
if.then:21 %head_ctx_ref_compute_ready_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_ready_0_ret"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="67">
<![CDATA[
if.then:22 %head_ctx_ref_phase_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_phase_0_ret"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="67">
<![CDATA[
if.then:23 %head_done_4 = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_done_4"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="67">
<![CDATA[
if.then:24 %head_ctx_ref_layer_stamp_0_ret = extractvalue i67 %call_ret1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_layer_stamp_0_ret"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
if.then:25 %br_ln212 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:0 %head_ctx_ref_phase_0_0 = phi i8 %zext_ln192_7, void %entry, i8 %head_ctx_ref_phase_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_phase_0_0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:1 %head_ctx_ref_compute_ready_0_0 = phi i1 %p_read817, void %entry, i1 %head_ctx_ref_compute_ready_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_ready_0_0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:2 %head_ctx_ref_compute_done_0_0 = phi i1 %p_read_67, void %entry, i1 %head_ctx_ref_compute_done_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_done_0_0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:3 %head_ctx_ref_compute_start_0_0 = phi i1 %p_read_63, void %entry, i1 %head_ctx_ref_compute_start_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_start_0_0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:4 %head_ctx_ref_compute_op_0_0 = phi i8 %zext_ln192_3, void %entry, i8 %head_ctx_ref_compute_op_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_op_0_0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:5 %head_ctx_ref_start_head_0_0 = phi i1 %p_read_59, void %entry, i1 %head_ctx_ref_start_head_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_start_head_0_0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:6 %head_ctx_ref_q_started_0_0 = phi i1 %p_read_55, void %entry, i1 %head_ctx_ref_q_started_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_started_0_0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:7 %head_ctx_ref_k_started_0_0 = phi i1 %p_read_52, void %entry, i1 %head_ctx_ref_k_started_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_started_0_0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:8 %head_ctx_ref_v_started_0_0 = phi i1 %p_read_48, void %entry, i1 %head_ctx_ref_v_started_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_started_0_0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:9 %head_ctx_ref_att_scores_started_0_0 = phi i1 %p_read_44, void %entry, i1 %head_ctx_ref_att_scores_started_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_started_0_0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:10 %head_ctx_ref_val_scale_started_0_0 = phi i1 %p_read_40, void %entry, i1 %head_ctx_ref_val_scale_started_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_started_0_0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:11 %head_ctx_ref_softmax_started_0_0 = phi i1 %p_read_36, void %entry, i1 %head_ctx_ref_softmax_started_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_started_0_0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:12 %head_ctx_ref_att_value_started_0_0 = phi i1 %p_read_32, void %entry, i1 %head_ctx_ref_att_value_started_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_started_0_0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:13 %head_ctx_ref_q_compute_done_0_0 = phi i1 %p_read_28, void %entry, i1 %head_ctx_ref_q_compute_done_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_compute_done_0_0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:14 %head_ctx_ref_k_compute_done_0_0 = phi i1 %p_read_24, void %entry, i1 %head_ctx_ref_k_compute_done_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_compute_done_0_0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:15 %head_ctx_ref_v_compute_done_0_0 = phi i1 %p_read_20, void %entry, i1 %head_ctx_ref_v_compute_done_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_compute_done_0_0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:16 %head_ctx_ref_att_scores_compute_done_0_0 = phi i1 %p_read_16, void %entry, i1 %head_ctx_ref_att_scores_compute_done_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_compute_done_0_0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:17 %head_ctx_ref_val_scale_compute_done_0_0 = phi i1 %p_read_12, void %entry, i1 %head_ctx_ref_val_scale_compute_done_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_compute_done_0_0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:18 %head_ctx_ref_softmax_compute_done_0_0 = phi i1 %p_read_8, void %entry, i1 %head_ctx_ref_softmax_compute_done_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_compute_done_0_0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:19 %head_ctx_ref_att_value_compute_done_0_0 = phi i1 %p_read_4, void %entry, i1 %head_ctx_ref_att_value_compute_done_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_compute_done_0_0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:20 %head_ctx_ref_layer_stamp_0_0 = phi i32 %p_read_69, void %entry, i32 %head_ctx_ref_layer_stamp_0_ret, void %if.then

]]></Node>
<StgValue><ssdm name="head_ctx_ref_layer_stamp_0_0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:21 %group_finished_1 = phi i1 1, void %entry, i1 %head_done_4, void %if.then

]]></Node>
<StgValue><ssdm name="group_finished_1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:22 %icmp_ln205_1 = icmp_eq  i4 %head_ctx_ref_phase_read_3, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln205_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:23 %br_ln205 = br i1 %icmp_ln205_1, void %if.then.1, void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then.1:0 %icmp_ln206_1 = icmp_eq  i4 %head_ctx_ref_phase_read_3, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln206_1"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.1:1 %and_ln206_1 = and i1 %icmp_ln206_1, i1 %start_read

]]></Node>
<StgValue><ssdm name="and_ln206_1"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="67" op_0_bw="67" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="4" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="32" op_23_bw="1">
<![CDATA[
if.then.1:2 %call_ret2 = call i67 @run_single_head, i32 %p_read110, i32 %p_read110, i4 %head_ctx_ref_phase_read_3, i1 %p_read918, i1 %p_read_66, i4 %head_ctx_ref_compute_op_read_3, i1 %and_ln206_1, i1 %p_read_54, i1 %p_read_51, i1 %p_read_47, i1 %p_read_43, i1 %p_read_39, i1 %p_read_35, i1 %p_read_31, i1 %p_read_27, i1 %p_read_23, i1 %p_read_19, i1 %p_read_15, i1 %p_read_11, i1 %p_read_7, i1 %p_read_3, i32 %layer_idx_read, i1 %and_ln206_1

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:3 %head_ctx_ref_att_value_compute_done_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_compute_done_1_ret"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:4 %head_ctx_ref_softmax_compute_done_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_compute_done_1_ret"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:5 %head_ctx_ref_val_scale_compute_done_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_compute_done_1_ret"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:6 %head_ctx_ref_att_scores_compute_done_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_compute_done_1_ret"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:7 %head_ctx_ref_v_compute_done_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_compute_done_1_ret"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:8 %head_ctx_ref_k_compute_done_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_compute_done_1_ret"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:9 %head_ctx_ref_q_compute_done_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_compute_done_1_ret"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:10 %head_ctx_ref_att_value_started_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_started_1_ret"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:11 %head_ctx_ref_softmax_started_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_started_1_ret"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:12 %head_ctx_ref_val_scale_started_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_started_1_ret"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:13 %head_ctx_ref_att_scores_started_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_started_1_ret"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:14 %head_ctx_ref_v_started_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_started_1_ret"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:15 %head_ctx_ref_k_started_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_started_1_ret"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:16 %head_ctx_ref_q_started_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_started_1_ret"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:17 %head_ctx_ref_start_head_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_start_head_1_ret"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="67">
<![CDATA[
if.then.1:18 %head_ctx_ref_compute_op_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_op_1_ret"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:19 %head_ctx_ref_compute_start_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_start_1_ret"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:20 %head_ctx_ref_compute_done_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_done_1_ret"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:21 %head_ctx_ref_compute_ready_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_ready_1_ret"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="67">
<![CDATA[
if.then.1:22 %head_ctx_ref_phase_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_phase_1_ret"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="67">
<![CDATA[
if.then.1:23 %head_done = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_done"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="67">
<![CDATA[
if.then.1:24 %head_ctx_ref_layer_stamp_1_ret = extractvalue i67 %call_ret2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_layer_stamp_1_ret"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.1:25 %group_finished_2 = and i1 %head_done, i1 %group_finished_1

]]></Node>
<StgValue><ssdm name="group_finished_2"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
if.then.1:26 %br_ln212 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.1:0 %head_ctx_ref_phase_1_0 = phi i8 %zext_ln192_6, void %for.inc, i8 %head_ctx_ref_phase_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_phase_1_0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:1 %head_ctx_ref_compute_ready_1_0 = phi i1 %p_read918, void %for.inc, i1 %head_ctx_ref_compute_ready_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_ready_1_0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:2 %head_ctx_ref_compute_done_1_0 = phi i1 %p_read_66, void %for.inc, i1 %head_ctx_ref_compute_done_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_done_1_0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:3 %head_ctx_ref_compute_start_1_0 = phi i1 %p_read_62, void %for.inc, i1 %head_ctx_ref_compute_start_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_start_1_0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.1:4 %head_ctx_ref_compute_op_1_0 = phi i8 %zext_ln192_2, void %for.inc, i8 %head_ctx_ref_compute_op_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_op_1_0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:5 %head_ctx_ref_start_head_1_0 = phi i1 %p_read_58, void %for.inc, i1 %head_ctx_ref_start_head_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_start_head_1_0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:6 %head_ctx_ref_q_started_1_0 = phi i1 %p_read_54, void %for.inc, i1 %head_ctx_ref_q_started_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_started_1_0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:7 %head_ctx_ref_k_started_1_0 = phi i1 %p_read_51, void %for.inc, i1 %head_ctx_ref_k_started_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_started_1_0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:8 %head_ctx_ref_v_started_1_0 = phi i1 %p_read_47, void %for.inc, i1 %head_ctx_ref_v_started_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_started_1_0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:9 %head_ctx_ref_att_scores_started_1_0 = phi i1 %p_read_43, void %for.inc, i1 %head_ctx_ref_att_scores_started_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_started_1_0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:10 %head_ctx_ref_val_scale_started_1_0 = phi i1 %p_read_39, void %for.inc, i1 %head_ctx_ref_val_scale_started_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_started_1_0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:11 %head_ctx_ref_softmax_started_1_0 = phi i1 %p_read_35, void %for.inc, i1 %head_ctx_ref_softmax_started_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_started_1_0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:12 %head_ctx_ref_att_value_started_1_0 = phi i1 %p_read_31, void %for.inc, i1 %head_ctx_ref_att_value_started_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_started_1_0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:13 %head_ctx_ref_q_compute_done_1_0 = phi i1 %p_read_27, void %for.inc, i1 %head_ctx_ref_q_compute_done_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_compute_done_1_0"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:14 %head_ctx_ref_k_compute_done_1_0 = phi i1 %p_read_23, void %for.inc, i1 %head_ctx_ref_k_compute_done_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_compute_done_1_0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:15 %head_ctx_ref_v_compute_done_1_0 = phi i1 %p_read_19, void %for.inc, i1 %head_ctx_ref_v_compute_done_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_compute_done_1_0"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:16 %head_ctx_ref_att_scores_compute_done_1_0 = phi i1 %p_read_15, void %for.inc, i1 %head_ctx_ref_att_scores_compute_done_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_compute_done_1_0"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:17 %head_ctx_ref_val_scale_compute_done_1_0 = phi i1 %p_read_11, void %for.inc, i1 %head_ctx_ref_val_scale_compute_done_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_compute_done_1_0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:18 %head_ctx_ref_softmax_compute_done_1_0 = phi i1 %p_read_7, void %for.inc, i1 %head_ctx_ref_softmax_compute_done_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_compute_done_1_0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:19 %head_ctx_ref_att_value_compute_done_1_0 = phi i1 %p_read_3, void %for.inc, i1 %head_ctx_ref_att_value_compute_done_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_compute_done_1_0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.1:20 %head_ctx_ref_layer_stamp_1_0 = phi i32 %p_read110, void %for.inc, i32 %head_ctx_ref_layer_stamp_1_ret, void %if.then.1

]]></Node>
<StgValue><ssdm name="head_ctx_ref_layer_stamp_1_0"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.1:21 %group_finished_3 = phi i1 %group_finished_1, void %for.inc, i1 %group_finished_2, void %if.then.1

]]></Node>
<StgValue><ssdm name="group_finished_3"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.1:22 %icmp_ln205_2 = icmp_eq  i4 %head_ctx_ref_phase_read_2, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln205_2"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:23 %br_ln205 = br i1 %icmp_ln205_2, void %if.then.2, void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then.2:0 %icmp_ln206_2 = icmp_eq  i4 %head_ctx_ref_phase_read_2, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln206_2"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.2:1 %and_ln206_2 = and i1 %icmp_ln206_2, i1 %start_read

]]></Node>
<StgValue><ssdm name="and_ln206_2"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="67" op_0_bw="67" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="4" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="32" op_23_bw="1">
<![CDATA[
if.then.2:2 %call_ret3 = call i67 @run_single_head, i32 %p_read211, i32 %p_read211, i4 %head_ctx_ref_phase_read_2, i1 %p_read1019, i1 %p_read_65, i4 %head_ctx_ref_compute_op_read_2, i1 %and_ln206_2, i1 %p_read3039, i1 %p_read_50, i1 %p_read_46, i1 %p_read_42, i1 %p_read_38, i1 %p_read_34, i1 %p_read_30, i1 %p_read_26, i1 %p_read_22, i1 %p_read_18, i1 %p_read_14, i1 %p_read_10, i1 %p_read_6, i1 %p_read_2, i32 %layer_idx_read, i1 %and_ln206_2

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:3 %head_ctx_ref_att_value_compute_done_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_compute_done_2_ret"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:4 %head_ctx_ref_softmax_compute_done_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_compute_done_2_ret"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:5 %head_ctx_ref_val_scale_compute_done_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_compute_done_2_ret"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:6 %head_ctx_ref_att_scores_compute_done_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_compute_done_2_ret"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:7 %head_ctx_ref_v_compute_done_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_compute_done_2_ret"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:8 %head_ctx_ref_k_compute_done_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_compute_done_2_ret"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:9 %head_ctx_ref_q_compute_done_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_compute_done_2_ret"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:10 %head_ctx_ref_att_value_started_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_started_2_ret"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:11 %head_ctx_ref_softmax_started_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_started_2_ret"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:12 %head_ctx_ref_val_scale_started_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_started_2_ret"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:13 %head_ctx_ref_att_scores_started_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_started_2_ret"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:14 %head_ctx_ref_v_started_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_started_2_ret"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:15 %head_ctx_ref_k_started_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_started_2_ret"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:16 %head_ctx_ref_q_started_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_started_2_ret"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:17 %head_ctx_ref_start_head_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_start_head_2_ret"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="67">
<![CDATA[
if.then.2:18 %head_ctx_ref_compute_op_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_op_2_ret"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:19 %head_ctx_ref_compute_start_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_start_2_ret"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:20 %head_ctx_ref_compute_done_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_done_2_ret"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:21 %head_ctx_ref_compute_ready_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_ready_2_ret"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="67">
<![CDATA[
if.then.2:22 %head_ctx_ref_phase_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_phase_2_ret"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="67">
<![CDATA[
if.then.2:23 %head_done_1 = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_done_1"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="67">
<![CDATA[
if.then.2:24 %head_ctx_ref_layer_stamp_2_ret = extractvalue i67 %call_ret3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_layer_stamp_2_ret"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.2:25 %group_finished_4 = and i1 %head_done_1, i1 %group_finished_3

]]></Node>
<StgValue><ssdm name="group_finished_4"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
if.then.2:26 %br_ln212 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.2:0 %head_ctx_ref_phase_2_0 = phi i8 %zext_ln192_5, void %for.inc.1, i8 %head_ctx_ref_phase_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_phase_2_0"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:1 %head_ctx_ref_compute_ready_2_0 = phi i1 %p_read1019, void %for.inc.1, i1 %head_ctx_ref_compute_ready_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_ready_2_0"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:2 %head_ctx_ref_compute_done_2_0 = phi i1 %p_read_65, void %for.inc.1, i1 %head_ctx_ref_compute_done_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_done_2_0"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:3 %head_ctx_ref_compute_start_2_0 = phi i1 %p_read_61, void %for.inc.1, i1 %head_ctx_ref_compute_start_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_start_2_0"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.2:4 %head_ctx_ref_compute_op_2_0 = phi i8 %zext_ln192_1, void %for.inc.1, i8 %head_ctx_ref_compute_op_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_op_2_0"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:5 %head_ctx_ref_start_head_2_0 = phi i1 %p_read_57, void %for.inc.1, i1 %head_ctx_ref_start_head_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_start_head_2_0"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:6 %head_ctx_ref_q_started_2_0 = phi i1 %p_read3039, void %for.inc.1, i1 %head_ctx_ref_q_started_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_started_2_0"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:7 %head_ctx_ref_k_started_2_0 = phi i1 %p_read_50, void %for.inc.1, i1 %head_ctx_ref_k_started_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_started_2_0"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:8 %head_ctx_ref_v_started_2_0 = phi i1 %p_read_46, void %for.inc.1, i1 %head_ctx_ref_v_started_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_started_2_0"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:9 %head_ctx_ref_att_scores_started_2_0 = phi i1 %p_read_42, void %for.inc.1, i1 %head_ctx_ref_att_scores_started_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_started_2_0"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:10 %head_ctx_ref_val_scale_started_2_0 = phi i1 %p_read_38, void %for.inc.1, i1 %head_ctx_ref_val_scale_started_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_started_2_0"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:11 %head_ctx_ref_softmax_started_2_0 = phi i1 %p_read_34, void %for.inc.1, i1 %head_ctx_ref_softmax_started_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_started_2_0"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:12 %head_ctx_ref_att_value_started_2_0 = phi i1 %p_read_30, void %for.inc.1, i1 %head_ctx_ref_att_value_started_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_started_2_0"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:13 %head_ctx_ref_q_compute_done_2_0 = phi i1 %p_read_26, void %for.inc.1, i1 %head_ctx_ref_q_compute_done_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_compute_done_2_0"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:14 %head_ctx_ref_k_compute_done_2_0 = phi i1 %p_read_22, void %for.inc.1, i1 %head_ctx_ref_k_compute_done_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_compute_done_2_0"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:15 %head_ctx_ref_v_compute_done_2_0 = phi i1 %p_read_18, void %for.inc.1, i1 %head_ctx_ref_v_compute_done_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_compute_done_2_0"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:16 %head_ctx_ref_att_scores_compute_done_2_0 = phi i1 %p_read_14, void %for.inc.1, i1 %head_ctx_ref_att_scores_compute_done_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_compute_done_2_0"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:17 %head_ctx_ref_val_scale_compute_done_2_0 = phi i1 %p_read_10, void %for.inc.1, i1 %head_ctx_ref_val_scale_compute_done_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_compute_done_2_0"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:18 %head_ctx_ref_softmax_compute_done_2_0 = phi i1 %p_read_6, void %for.inc.1, i1 %head_ctx_ref_softmax_compute_done_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_compute_done_2_0"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:19 %head_ctx_ref_att_value_compute_done_2_0 = phi i1 %p_read_2, void %for.inc.1, i1 %head_ctx_ref_att_value_compute_done_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_compute_done_2_0"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.2:20 %head_ctx_ref_layer_stamp_2_0 = phi i32 %p_read211, void %for.inc.1, i32 %head_ctx_ref_layer_stamp_2_ret, void %if.then.2

]]></Node>
<StgValue><ssdm name="head_ctx_ref_layer_stamp_2_0"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.2:21 %group_finished_5 = phi i1 %group_finished_3, void %for.inc.1, i1 %group_finished_4, void %if.then.2

]]></Node>
<StgValue><ssdm name="group_finished_5"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.2:22 %icmp_ln205_3 = icmp_eq  i4 %head_ctx_ref_phase_read_1, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln205_3"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2:23 %br_ln205 = br i1 %icmp_ln205_3, void %if.then.3, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then.3:0 %icmp_ln206_3 = icmp_eq  i4 %head_ctx_ref_phase_read_1, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln206_3"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.3:1 %and_ln206_3 = and i1 %icmp_ln206_3, i1 %start_read

]]></Node>
<StgValue><ssdm name="and_ln206_3"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="67" op_0_bw="67" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="4" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="32" op_23_bw="1">
<![CDATA[
if.then.3:2 %call_ret = call i67 @run_single_head, i32 %p_read312, i32 %p_read312, i4 %head_ctx_ref_phase_read_1, i1 %p_read_68, i1 %p_read_64, i4 %head_ctx_ref_compute_op_read_1, i1 %and_ln206_3, i1 %p_read_53, i1 %p_read_49, i1 %p_read_45, i1 %p_read_41, i1 %p_read_37, i1 %p_read_33, i1 %p_read_29, i1 %p_read_25, i1 %p_read_21, i1 %p_read_17, i1 %p_read_13, i1 %p_read_9, i1 %p_read_5, i1 %p_read_1, i32 %layer_idx_read, i1 %and_ln206_3

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:3 %head_ctx_ref_att_value_compute_done_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_compute_done_3_ret"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:4 %head_ctx_ref_softmax_compute_done_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_compute_done_3_ret"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:5 %head_ctx_ref_val_scale_compute_done_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_compute_done_3_ret"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:6 %head_ctx_ref_att_scores_compute_done_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_compute_done_3_ret"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:7 %head_ctx_ref_v_compute_done_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_compute_done_3_ret"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:8 %head_ctx_ref_k_compute_done_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_compute_done_3_ret"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:9 %head_ctx_ref_q_compute_done_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_compute_done_3_ret"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:10 %head_ctx_ref_att_value_started_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_started_3_ret"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:11 %head_ctx_ref_softmax_started_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_started_3_ret"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:12 %head_ctx_ref_val_scale_started_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_started_3_ret"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:13 %head_ctx_ref_att_scores_started_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_started_3_ret"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:14 %head_ctx_ref_v_started_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_started_3_ret"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:15 %head_ctx_ref_k_started_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_started_3_ret"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:16 %head_ctx_ref_q_started_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_started_3_ret"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:17 %head_ctx_ref_start_head_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_start_head_3_ret"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="67">
<![CDATA[
if.then.3:18 %head_ctx_ref_compute_op_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_op_3_ret"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:19 %head_ctx_ref_compute_start_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_start_3_ret"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:20 %head_ctx_ref_compute_done_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_done_3_ret"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:21 %head_ctx_ref_compute_ready_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_ready_3_ret"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="67">
<![CDATA[
if.then.3:22 %head_ctx_ref_phase_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_phase_3_ret"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="67">
<![CDATA[
if.then.3:23 %head_done_2 = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_done_2"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="67">
<![CDATA[
if.then.3:24 %head_ctx_ref_layer_stamp_3_ret = extractvalue i67 %call_ret

]]></Node>
<StgValue><ssdm name="head_ctx_ref_layer_stamp_3_ret"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.3:25 %group_finished_6 = and i1 %head_done_2, i1 %group_finished_5

]]></Node>
<StgValue><ssdm name="group_finished_6"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
if.then.3:26 %br_ln212 = br void %for.end

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.end:0 %head_ctx_ref_phase_3_0 = phi i8 %zext_ln192_4, void %for.inc.2, i8 %head_ctx_ref_phase_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_phase_3_0"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:1 %head_ctx_ref_compute_ready_3_0 = phi i1 %p_read_68, void %for.inc.2, i1 %head_ctx_ref_compute_ready_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_ready_3_0"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:2 %head_ctx_ref_compute_done_3_0 = phi i1 %p_read_64, void %for.inc.2, i1 %head_ctx_ref_compute_done_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_done_3_0"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:3 %head_ctx_ref_compute_start_3_0 = phi i1 %p_read_60, void %for.inc.2, i1 %head_ctx_ref_compute_start_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_start_3_0"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.end:4 %head_ctx_ref_compute_op_3_0 = phi i8 %zext_ln192, void %for.inc.2, i8 %head_ctx_ref_compute_op_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_compute_op_3_0"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:5 %head_ctx_ref_start_head_3_0 = phi i1 %p_read_56, void %for.inc.2, i1 %head_ctx_ref_start_head_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_start_head_3_0"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:6 %head_ctx_ref_q_started_3_0 = phi i1 %p_read_53, void %for.inc.2, i1 %head_ctx_ref_q_started_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_started_3_0"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:7 %head_ctx_ref_k_started_3_0 = phi i1 %p_read_49, void %for.inc.2, i1 %head_ctx_ref_k_started_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_started_3_0"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:8 %head_ctx_ref_v_started_3_0 = phi i1 %p_read_45, void %for.inc.2, i1 %head_ctx_ref_v_started_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_started_3_0"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:9 %head_ctx_ref_att_scores_started_3_0 = phi i1 %p_read_41, void %for.inc.2, i1 %head_ctx_ref_att_scores_started_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_started_3_0"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:10 %head_ctx_ref_val_scale_started_3_0 = phi i1 %p_read_37, void %for.inc.2, i1 %head_ctx_ref_val_scale_started_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_started_3_0"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:11 %head_ctx_ref_softmax_started_3_0 = phi i1 %p_read_33, void %for.inc.2, i1 %head_ctx_ref_softmax_started_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_started_3_0"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:12 %head_ctx_ref_att_value_started_3_0 = phi i1 %p_read_29, void %for.inc.2, i1 %head_ctx_ref_att_value_started_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_started_3_0"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:13 %head_ctx_ref_q_compute_done_3_0 = phi i1 %p_read_25, void %for.inc.2, i1 %head_ctx_ref_q_compute_done_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_q_compute_done_3_0"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:14 %head_ctx_ref_k_compute_done_3_0 = phi i1 %p_read_21, void %for.inc.2, i1 %head_ctx_ref_k_compute_done_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_k_compute_done_3_0"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:15 %head_ctx_ref_v_compute_done_3_0 = phi i1 %p_read_17, void %for.inc.2, i1 %head_ctx_ref_v_compute_done_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_v_compute_done_3_0"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:16 %head_ctx_ref_att_scores_compute_done_3_0 = phi i1 %p_read_13, void %for.inc.2, i1 %head_ctx_ref_att_scores_compute_done_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_scores_compute_done_3_0"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:17 %head_ctx_ref_val_scale_compute_done_3_0 = phi i1 %p_read_9, void %for.inc.2, i1 %head_ctx_ref_val_scale_compute_done_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_val_scale_compute_done_3_0"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:18 %head_ctx_ref_softmax_compute_done_3_0 = phi i1 %p_read_5, void %for.inc.2, i1 %head_ctx_ref_softmax_compute_done_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_softmax_compute_done_3_0"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:19 %head_ctx_ref_att_value_compute_done_3_0 = phi i1 %p_read_1, void %for.inc.2, i1 %head_ctx_ref_att_value_compute_done_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_att_value_compute_done_3_0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.end:20 %head_ctx_ref_layer_stamp_3_0 = phi i32 %p_read312, void %for.inc.2, i32 %head_ctx_ref_layer_stamp_3_ret, void %if.then.3

]]></Node>
<StgValue><ssdm name="head_ctx_ref_layer_stamp_3_0"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.end:21 %group_finished_7 = phi i1 %group_finished_5, void %for.inc.2, i1 %group_finished_6, void %if.then.3

]]></Node>
<StgValue><ssdm name="group_finished_7"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:22 %mrv_s = insertvalue i265 <undef>, i1 %group_finished_7

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="265" op_0_bw="265" op_1_bw="8">
<![CDATA[
for.end:23 %mrv_22 = insertvalue i265 %mrv_s, i8 %head_ctx_ref_phase_0_0

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="265" op_0_bw="265" op_1_bw="8">
<![CDATA[
for.end:24 %mrv_23 = insertvalue i265 %mrv_22, i8 %head_ctx_ref_phase_1_0

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="265" op_0_bw="265" op_1_bw="8">
<![CDATA[
for.end:25 %mrv_24 = insertvalue i265 %mrv_23, i8 %head_ctx_ref_phase_2_0

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="265" op_0_bw="265" op_1_bw="8">
<![CDATA[
for.end:26 %mrv_25 = insertvalue i265 %mrv_24, i8 %head_ctx_ref_phase_3_0

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:27 %mrv_26 = insertvalue i265 %mrv_25, i1 %head_ctx_ref_compute_ready_0_0

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:28 %mrv_27 = insertvalue i265 %mrv_26, i1 %head_ctx_ref_compute_ready_1_0

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:29 %mrv_28 = insertvalue i265 %mrv_27, i1 %head_ctx_ref_compute_ready_2_0

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:30 %mrv_29 = insertvalue i265 %mrv_28, i1 %head_ctx_ref_compute_ready_3_0

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:31 %mrv_30 = insertvalue i265 %mrv_29, i1 %head_ctx_ref_compute_done_0_0

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:32 %mrv_31 = insertvalue i265 %mrv_30, i1 %head_ctx_ref_compute_done_1_0

]]></Node>
<StgValue><ssdm name="mrv_31"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:33 %mrv_32 = insertvalue i265 %mrv_31, i1 %head_ctx_ref_compute_done_2_0

]]></Node>
<StgValue><ssdm name="mrv_32"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:34 %mrv_33 = insertvalue i265 %mrv_32, i1 %head_ctx_ref_compute_done_3_0

]]></Node>
<StgValue><ssdm name="mrv_33"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:35 %mrv_34 = insertvalue i265 %mrv_33, i1 %head_ctx_ref_compute_start_0_0

]]></Node>
<StgValue><ssdm name="mrv_34"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:36 %mrv_35 = insertvalue i265 %mrv_34, i1 %head_ctx_ref_compute_start_1_0

]]></Node>
<StgValue><ssdm name="mrv_35"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:37 %mrv_36 = insertvalue i265 %mrv_35, i1 %head_ctx_ref_compute_start_2_0

]]></Node>
<StgValue><ssdm name="mrv_36"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:38 %mrv_37 = insertvalue i265 %mrv_36, i1 %head_ctx_ref_compute_start_3_0

]]></Node>
<StgValue><ssdm name="mrv_37"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="265" op_0_bw="265" op_1_bw="8">
<![CDATA[
for.end:39 %mrv_38 = insertvalue i265 %mrv_37, i8 %head_ctx_ref_compute_op_0_0

]]></Node>
<StgValue><ssdm name="mrv_38"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="265" op_0_bw="265" op_1_bw="8">
<![CDATA[
for.end:40 %mrv_39 = insertvalue i265 %mrv_38, i8 %head_ctx_ref_compute_op_1_0

]]></Node>
<StgValue><ssdm name="mrv_39"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="265" op_0_bw="265" op_1_bw="8">
<![CDATA[
for.end:41 %mrv_40 = insertvalue i265 %mrv_39, i8 %head_ctx_ref_compute_op_2_0

]]></Node>
<StgValue><ssdm name="mrv_40"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="265" op_0_bw="265" op_1_bw="8">
<![CDATA[
for.end:42 %mrv_41 = insertvalue i265 %mrv_40, i8 %head_ctx_ref_compute_op_3_0

]]></Node>
<StgValue><ssdm name="mrv_41"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:43 %mrv_42 = insertvalue i265 %mrv_41, i1 %head_ctx_ref_start_head_0_0

]]></Node>
<StgValue><ssdm name="mrv_42"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:44 %mrv_43 = insertvalue i265 %mrv_42, i1 %head_ctx_ref_start_head_1_0

]]></Node>
<StgValue><ssdm name="mrv_43"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:45 %mrv_44 = insertvalue i265 %mrv_43, i1 %head_ctx_ref_start_head_2_0

]]></Node>
<StgValue><ssdm name="mrv_44"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:46 %mrv_45 = insertvalue i265 %mrv_44, i1 %head_ctx_ref_start_head_3_0

]]></Node>
<StgValue><ssdm name="mrv_45"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:47 %mrv_46 = insertvalue i265 %mrv_45, i1 %head_ctx_ref_q_started_0_0

]]></Node>
<StgValue><ssdm name="mrv_46"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:48 %mrv_47 = insertvalue i265 %mrv_46, i1 %head_ctx_ref_q_started_1_0

]]></Node>
<StgValue><ssdm name="mrv_47"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:49 %mrv_48 = insertvalue i265 %mrv_47, i1 %head_ctx_ref_q_started_2_0

]]></Node>
<StgValue><ssdm name="mrv_48"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:50 %mrv_49 = insertvalue i265 %mrv_48, i1 %head_ctx_ref_q_started_3_0

]]></Node>
<StgValue><ssdm name="mrv_49"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:51 %mrv_50 = insertvalue i265 %mrv_49, i1 %head_ctx_ref_k_started_0_0

]]></Node>
<StgValue><ssdm name="mrv_50"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:52 %mrv_51 = insertvalue i265 %mrv_50, i1 %head_ctx_ref_k_started_1_0

]]></Node>
<StgValue><ssdm name="mrv_51"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:53 %mrv_52 = insertvalue i265 %mrv_51, i1 %head_ctx_ref_k_started_2_0

]]></Node>
<StgValue><ssdm name="mrv_52"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:54 %mrv_53 = insertvalue i265 %mrv_52, i1 %head_ctx_ref_k_started_3_0

]]></Node>
<StgValue><ssdm name="mrv_53"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:55 %mrv_54 = insertvalue i265 %mrv_53, i1 %head_ctx_ref_v_started_0_0

]]></Node>
<StgValue><ssdm name="mrv_54"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:56 %mrv_55 = insertvalue i265 %mrv_54, i1 %head_ctx_ref_v_started_1_0

]]></Node>
<StgValue><ssdm name="mrv_55"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:57 %mrv_56 = insertvalue i265 %mrv_55, i1 %head_ctx_ref_v_started_2_0

]]></Node>
<StgValue><ssdm name="mrv_56"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:58 %mrv_57 = insertvalue i265 %mrv_56, i1 %head_ctx_ref_v_started_3_0

]]></Node>
<StgValue><ssdm name="mrv_57"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:59 %mrv_58 = insertvalue i265 %mrv_57, i1 %head_ctx_ref_att_scores_started_0_0

]]></Node>
<StgValue><ssdm name="mrv_58"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:60 %mrv_59 = insertvalue i265 %mrv_58, i1 %head_ctx_ref_att_scores_started_1_0

]]></Node>
<StgValue><ssdm name="mrv_59"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:61 %mrv_60 = insertvalue i265 %mrv_59, i1 %head_ctx_ref_att_scores_started_2_0

]]></Node>
<StgValue><ssdm name="mrv_60"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:62 %mrv_61 = insertvalue i265 %mrv_60, i1 %head_ctx_ref_att_scores_started_3_0

]]></Node>
<StgValue><ssdm name="mrv_61"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:63 %mrv_62 = insertvalue i265 %mrv_61, i1 %head_ctx_ref_val_scale_started_0_0

]]></Node>
<StgValue><ssdm name="mrv_62"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:64 %mrv_63 = insertvalue i265 %mrv_62, i1 %head_ctx_ref_val_scale_started_1_0

]]></Node>
<StgValue><ssdm name="mrv_63"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:65 %mrv_64 = insertvalue i265 %mrv_63, i1 %head_ctx_ref_val_scale_started_2_0

]]></Node>
<StgValue><ssdm name="mrv_64"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:66 %mrv_65 = insertvalue i265 %mrv_64, i1 %head_ctx_ref_val_scale_started_3_0

]]></Node>
<StgValue><ssdm name="mrv_65"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:67 %mrv_66 = insertvalue i265 %mrv_65, i1 %head_ctx_ref_softmax_started_0_0

]]></Node>
<StgValue><ssdm name="mrv_66"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:68 %mrv_67 = insertvalue i265 %mrv_66, i1 %head_ctx_ref_softmax_started_1_0

]]></Node>
<StgValue><ssdm name="mrv_67"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:69 %mrv_68 = insertvalue i265 %mrv_67, i1 %head_ctx_ref_softmax_started_2_0

]]></Node>
<StgValue><ssdm name="mrv_68"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:70 %mrv_69 = insertvalue i265 %mrv_68, i1 %head_ctx_ref_softmax_started_3_0

]]></Node>
<StgValue><ssdm name="mrv_69"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:71 %mrv_70 = insertvalue i265 %mrv_69, i1 %head_ctx_ref_att_value_started_0_0

]]></Node>
<StgValue><ssdm name="mrv_70"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:72 %mrv_71 = insertvalue i265 %mrv_70, i1 %head_ctx_ref_att_value_started_1_0

]]></Node>
<StgValue><ssdm name="mrv_71"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:73 %mrv_72 = insertvalue i265 %mrv_71, i1 %head_ctx_ref_att_value_started_2_0

]]></Node>
<StgValue><ssdm name="mrv_72"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:74 %mrv_73 = insertvalue i265 %mrv_72, i1 %head_ctx_ref_att_value_started_3_0

]]></Node>
<StgValue><ssdm name="mrv_73"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:75 %mrv_74 = insertvalue i265 %mrv_73, i1 %head_ctx_ref_q_compute_done_0_0

]]></Node>
<StgValue><ssdm name="mrv_74"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:76 %mrv_75 = insertvalue i265 %mrv_74, i1 %head_ctx_ref_q_compute_done_1_0

]]></Node>
<StgValue><ssdm name="mrv_75"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:77 %mrv_76 = insertvalue i265 %mrv_75, i1 %head_ctx_ref_q_compute_done_2_0

]]></Node>
<StgValue><ssdm name="mrv_76"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:78 %mrv_77 = insertvalue i265 %mrv_76, i1 %head_ctx_ref_q_compute_done_3_0

]]></Node>
<StgValue><ssdm name="mrv_77"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:79 %mrv_78 = insertvalue i265 %mrv_77, i1 %head_ctx_ref_k_compute_done_0_0

]]></Node>
<StgValue><ssdm name="mrv_78"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:80 %mrv_79 = insertvalue i265 %mrv_78, i1 %head_ctx_ref_k_compute_done_1_0

]]></Node>
<StgValue><ssdm name="mrv_79"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:81 %mrv_80 = insertvalue i265 %mrv_79, i1 %head_ctx_ref_k_compute_done_2_0

]]></Node>
<StgValue><ssdm name="mrv_80"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:82 %mrv_85 = insertvalue i265 %mrv_80, i1 %head_ctx_ref_k_compute_done_3_0

]]></Node>
<StgValue><ssdm name="mrv_85"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:83 %mrv_86 = insertvalue i265 %mrv_85, i1 %head_ctx_ref_v_compute_done_0_0

]]></Node>
<StgValue><ssdm name="mrv_86"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:84 %mrv_87 = insertvalue i265 %mrv_86, i1 %head_ctx_ref_v_compute_done_1_0

]]></Node>
<StgValue><ssdm name="mrv_87"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:85 %mrv_88 = insertvalue i265 %mrv_87, i1 %head_ctx_ref_v_compute_done_2_0

]]></Node>
<StgValue><ssdm name="mrv_88"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:86 %mrv_89 = insertvalue i265 %mrv_88, i1 %head_ctx_ref_v_compute_done_3_0

]]></Node>
<StgValue><ssdm name="mrv_89"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:87 %mrv_90 = insertvalue i265 %mrv_89, i1 %head_ctx_ref_att_scores_compute_done_0_0

]]></Node>
<StgValue><ssdm name="mrv_90"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:88 %mrv_91 = insertvalue i265 %mrv_90, i1 %head_ctx_ref_att_scores_compute_done_1_0

]]></Node>
<StgValue><ssdm name="mrv_91"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:89 %mrv_92 = insertvalue i265 %mrv_91, i1 %head_ctx_ref_att_scores_compute_done_2_0

]]></Node>
<StgValue><ssdm name="mrv_92"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:90 %mrv_93 = insertvalue i265 %mrv_92, i1 %head_ctx_ref_att_scores_compute_done_3_0

]]></Node>
<StgValue><ssdm name="mrv_93"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:91 %mrv_94 = insertvalue i265 %mrv_93, i1 %head_ctx_ref_val_scale_compute_done_0_0

]]></Node>
<StgValue><ssdm name="mrv_94"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:92 %mrv_95 = insertvalue i265 %mrv_94, i1 %head_ctx_ref_val_scale_compute_done_1_0

]]></Node>
<StgValue><ssdm name="mrv_95"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:93 %mrv_96 = insertvalue i265 %mrv_95, i1 %head_ctx_ref_val_scale_compute_done_2_0

]]></Node>
<StgValue><ssdm name="mrv_96"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:94 %mrv_97 = insertvalue i265 %mrv_96, i1 %head_ctx_ref_val_scale_compute_done_3_0

]]></Node>
<StgValue><ssdm name="mrv_97"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:95 %mrv_98 = insertvalue i265 %mrv_97, i1 %head_ctx_ref_softmax_compute_done_0_0

]]></Node>
<StgValue><ssdm name="mrv_98"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:96 %mrv_99 = insertvalue i265 %mrv_98, i1 %head_ctx_ref_softmax_compute_done_1_0

]]></Node>
<StgValue><ssdm name="mrv_99"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:97 %mrv_100 = insertvalue i265 %mrv_99, i1 %head_ctx_ref_softmax_compute_done_2_0

]]></Node>
<StgValue><ssdm name="mrv_100"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:98 %mrv_101 = insertvalue i265 %mrv_100, i1 %head_ctx_ref_softmax_compute_done_3_0

]]></Node>
<StgValue><ssdm name="mrv_101"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:99 %mrv_102 = insertvalue i265 %mrv_101, i1 %head_ctx_ref_att_value_compute_done_0_0

]]></Node>
<StgValue><ssdm name="mrv_102"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:100 %mrv_103 = insertvalue i265 %mrv_102, i1 %head_ctx_ref_att_value_compute_done_1_0

]]></Node>
<StgValue><ssdm name="mrv_103"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:101 %mrv_104 = insertvalue i265 %mrv_103, i1 %head_ctx_ref_att_value_compute_done_2_0

]]></Node>
<StgValue><ssdm name="mrv_104"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="265" op_0_bw="265" op_1_bw="1">
<![CDATA[
for.end:102 %mrv_105 = insertvalue i265 %mrv_104, i1 %head_ctx_ref_att_value_compute_done_3_0

]]></Node>
<StgValue><ssdm name="mrv_105"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="265" op_0_bw="265" op_1_bw="32">
<![CDATA[
for.end:103 %mrv_81 = insertvalue i265 %mrv_105, i32 %head_ctx_ref_layer_stamp_0_0

]]></Node>
<StgValue><ssdm name="mrv_81"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="265" op_0_bw="265" op_1_bw="32">
<![CDATA[
for.end:104 %mrv_82 = insertvalue i265 %mrv_81, i32 %head_ctx_ref_layer_stamp_1_0

]]></Node>
<StgValue><ssdm name="mrv_82"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="265" op_0_bw="265" op_1_bw="32">
<![CDATA[
for.end:105 %mrv_83 = insertvalue i265 %mrv_82, i32 %head_ctx_ref_layer_stamp_2_0

]]></Node>
<StgValue><ssdm name="mrv_83"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="265" op_0_bw="265" op_1_bw="32">
<![CDATA[
for.end:106 %mrv_84 = insertvalue i265 %mrv_83, i32 %head_ctx_ref_layer_stamp_3_0

]]></Node>
<StgValue><ssdm name="mrv_84"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="265">
<![CDATA[
for.end:107 %ret_ln217 = ret i265 %mrv_84

]]></Node>
<StgValue><ssdm name="ret_ln217"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
