#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1380545c0 .scope module, "cpu_matmul_tb" "cpu_matmul_tb" 2 3;
 .timescale -9 -12;
L_0x1380909f0 .functor BUFZ 32, v0x13808f410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138090a90 .functor BUFZ 32, v0x13808f890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138090b40 .functor BUFZ 32, v0x13808f920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138090c10 .functor BUFZ 32, v0x13808fef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138090cc0 .functor BUFZ 32, v0x13808ff80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x138090480_0 .var "clk", 0 0;
v0x138090510_0 .net "cycle_count", 31 0, v0x13808f000_0;  1 drivers
v0x1380905b0_0 .net "instr_count", 31 0, L_0x1380909f0;  1 drivers
v0x138090660_0 .net "mem_read_count", 31 0, L_0x138090a90;  1 drivers
v0x138090710_0 .net "mem_write_count", 31 0, L_0x138090b40;  1 drivers
v0x138090800_0 .var "reset", 0 0;
v0x138090890_0 .net "rf_read_count", 31 0, L_0x138090c10;  1 drivers
v0x138090940_0 .net "rf_write_count", 31 0, L_0x138090cc0;  1 drivers
S_0x138054270 .scope module, "uut" "cpu" 2 13, 3 1 0, S_0x1380545c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "cycle_count";
P_0x138058280 .param/str "MEMFILE" 0 3 2, "test_mem/matmul.mem";
L_0x1200785f8 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x138094a00 .functor AND 32, L_0x138094900, L_0x1200785f8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x1380927e0 .functor AND 1, v0x138085700_0, v0x13808eda0_0, C4<1>, C4<1>;
L_0x138094f60 .functor AND 1, v0x1380857b0_0, L_0x138094e40, C4<1>, C4<1>;
L_0x138094d50 .functor AND 1, v0x1380857b0_0, L_0x138094fd0, C4<1>, C4<1>;
L_0x138095170 .functor OR 1, L_0x138094f60, L_0x138094d50, C4<0>, C4<0>;
v0x13808dec0_0 .net "ALUOp", 1 0, v0x1380215b0_0;  1 drivers
v0x13808df50_0 .net "ALUSrc", 0 0, v0x138085660_0;  1 drivers
v0x13808e020_0 .net "Branch", 0 0, v0x138085700_0;  1 drivers
v0x13808e0f0_0 .net "Jump", 0 0, v0x1380857b0_0;  1 drivers
v0x13808e180_0 .net "MemRead", 0 0, v0x138085850_0;  1 drivers
v0x13808e290_0 .net "MemWrite", 0 0, v0x138085930_0;  1 drivers
v0x13808e360_0 .net "RegWrite", 0 0, v0x1380859d0_0;  1 drivers
L_0x1200785b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13808e3f0_0 .net/2u *"_ivl_16", 31 0, L_0x1200785b0;  1 drivers
v0x13808e480_0 .net *"_ivl_22", 31 0, L_0x138094900;  1 drivers
v0x13808e590_0 .net/2u *"_ivl_24", 31 0, L_0x1200785f8;  1 drivers
L_0x120078640 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x13808e620_0 .net/2u *"_ivl_36", 6 0, L_0x120078640;  1 drivers
v0x13808e6b0_0 .net *"_ivl_38", 0 0, L_0x138094e40;  1 drivers
L_0x120078688 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x13808e740_0 .net/2u *"_ivl_42", 6 0, L_0x120078688;  1 drivers
v0x13808e7d0_0 .net *"_ivl_44", 0 0, L_0x138094fd0;  1 drivers
v0x13808e870_0 .net *"_ivl_48", 0 0, L_0x138095170;  1 drivers
v0x13808e920_0 .net *"_ivl_50", 31 0, L_0x1380952e0;  1 drivers
L_0x1200780a0 .functor BUFT 1, C4<00000000000100000000000001110011>, C4<0>, C4<0>, C4<0>;
v0x13808e9d0_0 .net/2u *"_ivl_6", 31 0, L_0x1200780a0;  1 drivers
v0x13808eb60_0 .net "alu_ctrl_dotprod", 0 0, L_0x138092350;  1 drivers
v0x13808ebf0_0 .net "alu_ctrl_matmul", 0 0, L_0x138092180;  1 drivers
v0x13808ec80_0 .net "alu_ctrl_relu", 0 0, L_0x138091f70;  1 drivers
v0x13808ed10_0 .net "alu_result", 31 0, v0x1380889c0_0;  1 drivers
v0x13808eda0_0 .var "branch_cond", 0 0;
v0x13808ee30_0 .net "branch_taken", 0 0, L_0x1380927e0;  1 drivers
v0x13808eee0_0 .net "branch_target", 31 0, L_0x138094780;  1 drivers
v0x13808ef70_0 .net "clk", 0 0, v0x138090480_0;  1 drivers
v0x13808f000_0 .var "cycle_count", 31 0;
v0x13808f090_0 .net "eq", 0 0, L_0x138094a70;  1 drivers
v0x13808f120_0 .net "funct3", 2 0, L_0x138091830;  1 drivers
v0x13808f1b0_0 .net "funct7", 6 0, L_0x138091a50;  1 drivers
v0x13808f240_0 .net "halt", 0 0, L_0x138091af0;  1 drivers
v0x13808f2d0_0 .net "imm", 31 0, v0x13808dce0_0;  1 drivers
v0x13808f380_0 .net "instr", 31 0, L_0x1380910e0;  1 drivers
v0x13808f410_0 .var "instr_count", 31 0;
v0x13808ea80_0 .net "jal", 0 0, L_0x138094f60;  1 drivers
v0x13808f6a0_0 .net "jalr", 0 0, L_0x138094d50;  1 drivers
v0x13808f730_0 .net "jalr_target", 31 0, L_0x138094a00;  1 drivers
v0x13808f7e0_0 .net "mem_data", 31 0, L_0x138092860;  1 drivers
v0x13808f890_0 .var "mem_read_count", 31 0;
v0x13808f920_0 .var "mem_write_count", 31 0;
v0x13808f9c0_0 .net "opcode", 6 0, L_0x138091790;  1 drivers
v0x13808fa80_0 .net "pc_out", 31 0, v0x13808cd10_0;  1 drivers
v0x13808fb10_0 .net "pc_plus4", 31 0, L_0x138094680;  1 drivers
v0x13808fbc0_0 .net "rd", 4 0, L_0x138091b90;  1 drivers
v0x13808fca0_0 .net "rd1", 31 0, L_0x138092e00;  1 drivers
v0x13808fd40_0 .net "rd2", 31 0, L_0x138093520;  1 drivers
v0x13808fde0_0 .net "reset", 0 0, v0x138090800_0;  1 drivers
v0x13808fef0_0 .var "rf_read_count", 31 0;
v0x13808ff80_0 .var "rf_write_count", 31 0;
v0x138090030_0 .net "rs1", 4 0, L_0x138091c30;  1 drivers
v0x1380900d0_0 .net "rs2", 4 0, L_0x138091cd0;  1 drivers
v0x1380901b0_0 .net "slt", 0 0, L_0x138094b10;  1 drivers
v0x138090240_0 .net "sltu", 0 0, L_0x138094bb0;  1 drivers
v0x1380902d0_0 .net "write_back_data", 31 0, L_0x138095400;  1 drivers
v0x1380903b0_0 .net "zero", 0 0, L_0x138093760;  1 drivers
E_0x138024990 .event anyedge, v0x138086240_0, v0x13808f090_0, v0x1380901b0_0, v0x138090240_0;
L_0x138091790 .part L_0x1380910e0, 0, 7;
L_0x138091830 .part L_0x1380910e0, 12, 3;
L_0x138091a50 .part L_0x1380910e0, 25, 7;
L_0x138091af0 .cmp/eq 32, L_0x1380910e0, L_0x1200780a0;
L_0x138091b90 .part L_0x1380910e0, 7, 5;
L_0x138091c30 .part L_0x1380910e0, 15, 5;
L_0x138091cd0 .part L_0x1380910e0, 20, 5;
L_0x138094680 .arith/sum 32, v0x13808cd10_0, L_0x1200785b0;
L_0x138094780 .arith/sum 32, v0x13808cd10_0, v0x13808dce0_0;
L_0x138094900 .arith/sum 32, L_0x138092e00, v0x13808dce0_0;
L_0x138094a70 .cmp/eq 32, L_0x138092e00, L_0x138093520;
L_0x138094b10 .cmp/gt.s 32, L_0x138093520, L_0x138092e00;
L_0x138094bb0 .cmp/gt 32, L_0x138093520, L_0x138092e00;
L_0x138094e40 .cmp/eq 7, L_0x138091790, L_0x120078640;
L_0x138094fd0 .cmp/eq 7, L_0x138091790, L_0x120078688;
L_0x1380952e0 .functor MUXZ 32, v0x1380889c0_0, L_0x138092860, v0x138085850_0, C4<>;
L_0x138095400 .functor MUXZ 32, L_0x1380952e0, L_0x138094680, L_0x138095170, C4<>;
S_0x138053f20 .scope module, "cu" "control_unit" 3 59, 4 1 0, S_0x138054270;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "alu_ctrl_relu";
    .port_info 11 /OUTPUT 1 "alu_ctrl_matmul";
    .port_info 12 /OUTPUT 1 "alu_ctrl_dotprod";
L_0x138091f70 .functor AND 1, L_0x138091d70, L_0x138091e90, C4<1>, C4<1>;
L_0x138092180 .functor AND 1, L_0x138091d70, L_0x1380920a0, C4<1>, C4<1>;
L_0x138092350 .functor AND 1, L_0x138091d70, L_0x138092270, C4<1>, C4<1>;
v0x1380215b0_0 .var "ALUOp", 1 0;
v0x138085660_0 .var "ALUSrc", 0 0;
v0x138085700_0 .var "Branch", 0 0;
v0x1380857b0_0 .var "Jump", 0 0;
v0x138085850_0 .var "MemRead", 0 0;
v0x138085930_0 .var "MemWrite", 0 0;
v0x1380859d0_0 .var "RegWrite", 0 0;
L_0x1200780e8 .functor BUFT 1, C4<0001011>, C4<0>, C4<0>, C4<0>;
v0x138085a70_0 .net/2u *"_ivl_0", 6 0, L_0x1200780e8;  1 drivers
L_0x120078178 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x138085b20_0 .net/2u *"_ivl_10", 2 0, L_0x120078178;  1 drivers
v0x138085c30_0 .net *"_ivl_12", 0 0, L_0x1380920a0;  1 drivers
L_0x1200781c0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x138085cd0_0 .net/2u *"_ivl_16", 2 0, L_0x1200781c0;  1 drivers
v0x138085d80_0 .net *"_ivl_18", 0 0, L_0x138092270;  1 drivers
L_0x120078130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x138085e20_0 .net/2u *"_ivl_4", 2 0, L_0x120078130;  1 drivers
v0x138085ed0_0 .net *"_ivl_6", 0 0, L_0x138091e90;  1 drivers
v0x138085f70_0 .net "alu_ctrl_dotprod", 0 0, L_0x138092350;  alias, 1 drivers
v0x138086010_0 .net "alu_ctrl_matmul", 0 0, L_0x138092180;  alias, 1 drivers
v0x1380860b0_0 .net "alu_ctrl_relu", 0 0, L_0x138091f70;  alias, 1 drivers
v0x138086240_0 .net "funct3", 2 0, L_0x138091830;  alias, 1 drivers
v0x1380862d0_0 .net "funct7", 6 0, L_0x138091a50;  alias, 1 drivers
v0x138086370_0 .net "is_custom0", 0 0, L_0x138091d70;  1 drivers
v0x138086410_0 .net "opcode", 6 0, L_0x138091790;  alias, 1 drivers
E_0x13803eb10 .event anyedge, v0x138086410_0;
L_0x138091d70 .cmp/eq 7, L_0x138091790, L_0x1200780e8;
L_0x138091e90 .cmp/eq 3, L_0x138091830, L_0x120078130;
L_0x1380920a0 .cmp/eq 3, L_0x138091830, L_0x120078178;
L_0x138092270 .cmp/eq 3, L_0x138091830, L_0x1200781c0;
S_0x138086600 .scope module, "dmem" "data_mem" 3 83, 5 1 0, S_0x138054270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x138086800_0 .net *"_ivl_0", 31 0, L_0x1380924c0;  1 drivers
v0x1380868b0_0 .net *"_ivl_3", 7 0, L_0x138092560;  1 drivers
v0x138086960_0 .net *"_ivl_4", 9 0, L_0x1380926a0;  1 drivers
L_0x120078208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x138086a20_0 .net *"_ivl_7", 1 0, L_0x120078208;  1 drivers
L_0x120078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138086ad0_0 .net/2u *"_ivl_8", 31 0, L_0x120078250;  1 drivers
v0x138086bc0_0 .net "addr", 31 0, v0x1380889c0_0;  alias, 1 drivers
v0x138086c70_0 .net "clk", 0 0, v0x138090480_0;  alias, 1 drivers
v0x138086d10 .array "mem", 255 0, 31 0;
v0x138086db0_0 .net "mem_read", 0 0, v0x138085850_0;  alias, 1 drivers
v0x138086ec0_0 .net "mem_write", 0 0, v0x138085930_0;  alias, 1 drivers
v0x138086f50_0 .net "read_data", 31 0, L_0x138092860;  alias, 1 drivers
v0x138086fe0_0 .net "write_data", 31 0, L_0x138093520;  alias, 1 drivers
E_0x13807db90 .event posedge, v0x138086c70_0;
L_0x1380924c0 .array/port v0x138086d10, L_0x1380926a0;
L_0x138092560 .part v0x1380889c0_0, 2, 8;
L_0x1380926a0 .concat [ 8 2 0 0], L_0x138092560, L_0x120078208;
L_0x138092860 .functor MUXZ 32, L_0x120078250, L_0x1380924c0, v0x138085850_0, C4<>;
S_0x138087100 .scope module, "exec_unit" "execute" 3 93, 6 1 0, S_0x138054270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "alu_op";
    .port_info 4 /INPUT 5 "rs1";
    .port_info 5 /INPUT 5 "rs2";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 32 "instr";
    .port_info 8 /INPUT 1 "alu_src";
    .port_info 9 /INPUT 3 "funct3";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 1 "alu_ctrl_relu";
    .port_info 12 /INPUT 1 "alu_ctrl_matmul";
    .port_info 13 /INPUT 1 "alu_ctrl_dotprod";
    .port_info 14 /INPUT 32 "wb_data";
    .port_info 15 /OUTPUT 32 "alu_result";
    .port_info 16 /OUTPUT 1 "zero";
    .port_info 17 /OUTPUT 32 "rd1";
    .port_info 18 /OUTPUT 32 "rd2";
v0x13808ac60_0 .net "alu_control", 3 0, v0x138088f10_0;  1 drivers
v0x13808ad50_0 .net "alu_ctrl_dotprod", 0 0, L_0x138092350;  alias, 1 drivers
v0x13808ade0_0 .net "alu_ctrl_matmul", 0 0, L_0x138092180;  alias, 1 drivers
v0x13808aeb0_0 .net "alu_ctrl_relu", 0 0, L_0x138091f70;  alias, 1 drivers
v0x13808af80_0 .net "alu_op", 1 0, v0x1380215b0_0;  alias, 1 drivers
v0x13808b050_0 .net "alu_result", 31 0, v0x1380889c0_0;  alias, 1 drivers
v0x13808b120_0 .net "alu_src", 0 0, v0x138085660_0;  alias, 1 drivers
v0x13808b1b0_0 .net "clk", 0 0, v0x138090480_0;  alias, 1 drivers
v0x13808b280_0 .net "funct3", 2 0, L_0x138091830;  alias, 1 drivers
v0x13808b390_0 .net "funct7", 6 0, L_0x138091a50;  alias, 1 drivers
v0x13808b460_0 .net "imm", 31 0, v0x1380893d0_0;  1 drivers
v0x13808b4f0_0 .net "instr", 31 0, L_0x1380910e0;  alias, 1 drivers
v0x13808b580_0 .net "op2", 31 0, L_0x138093640;  1 drivers
v0x13808b610_0 .net "rd", 4 0, L_0x138091b90;  alias, 1 drivers
v0x13808b6a0_0 .net "rd1", 31 0, L_0x138092e00;  alias, 1 drivers
v0x13808b770_0 .net "rd2", 31 0, L_0x138093520;  alias, 1 drivers
v0x13808b840_0 .net "reset", 0 0, v0x138090800_0;  alias, 1 drivers
v0x13808b9d0_0 .net "rs1", 4 0, L_0x138091c30;  alias, 1 drivers
v0x13808ba60_0 .net "rs2", 4 0, L_0x138091cd0;  alias, 1 drivers
v0x13808baf0_0 .net "wb_data", 31 0, L_0x138095400;  alias, 1 drivers
v0x13808bb80_0 .net "we", 0 0, v0x1380859d0_0;  alias, 1 drivers
v0x13808bc10_0 .net "zero", 0 0, L_0x138093760;  alias, 1 drivers
L_0x138093640 .functor MUXZ 32, L_0x138093520, v0x1380893d0_0, v0x138085660_0, C4<>;
S_0x138087550 .scope module, "alu_core" "alu" 6 55, 7 1 0, S_0x138087100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /INPUT 1 "alu_ctrl_relu";
    .port_info 4 /INPUT 1 "alu_ctrl_matmul";
    .port_info 5 /INPUT 1 "alu_ctrl_dotprod";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "zero";
L_0x120078520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1380938e0 .functor XNOR 1, L_0x138093840, L_0x120078520, C4<0>, C4<0>;
L_0x1380945d0 .functor BUFZ 32, L_0x1380944f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1200784d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1380878a0_0 .net/2u *"_ivl_0", 31 0, L_0x1200784d8;  1 drivers
L_0x120078568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138087940_0 .net/2u *"_ivl_10", 31 0, L_0x120078568;  1 drivers
v0x1380879f0_0 .net/s *"_ivl_22", 31 0, L_0x138093e70;  1 drivers
v0x138087ab0_0 .net/s *"_ivl_24", 31 0, L_0x138093f70;  1 drivers
v0x138087b60_0 .net/s *"_ivl_27", 31 0, L_0x1380940a0;  1 drivers
v0x138087c50_0 .net/s *"_ivl_28", 31 0, L_0x138094180;  1 drivers
v0x138087d00_0 .net/s *"_ivl_30", 31 0, L_0x1380942c0;  1 drivers
v0x138087db0_0 .net/s *"_ivl_33", 31 0, L_0x138094360;  1 drivers
v0x138087e60_0 .net *"_ivl_5", 0 0, L_0x138093840;  1 drivers
v0x138087f70_0 .net/2u *"_ivl_6", 0 0, L_0x120078520;  1 drivers
v0x138088020_0 .net *"_ivl_8", 0 0, L_0x1380938e0;  1 drivers
v0x1380880c0_0 .net "a", 31 0, L_0x138092e00;  alias, 1 drivers
v0x138088170_0 .net "aa", 15 0, L_0x138093af0;  1 drivers
v0x138088220_0 .net "alu_control", 3 0, v0x138088f10_0;  alias, 1 drivers
v0x1380882d0_0 .net "alu_ctrl_dotprod", 0 0, L_0x138092350;  alias, 1 drivers
v0x138088380_0 .net "alu_ctrl_matmul", 0 0, L_0x138092180;  alias, 1 drivers
v0x138088410_0 .net "alu_ctrl_relu", 0 0, L_0x138091f70;  alias, 1 drivers
v0x1380885a0_0 .net "b", 31 0, L_0x138093640;  alias, 1 drivers
v0x138088630_0 .net "bb", 15 0, L_0x138093b90;  1 drivers
v0x1380886c0_0 .net "cc", 15 0, L_0x138093d30;  1 drivers
v0x138088750_0 .net "dd", 15 0, L_0x138093dd0;  1 drivers
v0x1380887e0_0 .net "dot_out", 31 0, L_0x1380944f0;  1 drivers
v0x138088870_0 .net "matmul_out", 31 0, L_0x1380945d0;  1 drivers
v0x138088910_0 .net "relu_out", 31 0, L_0x1380939d0;  1 drivers
v0x1380889c0_0 .var "result", 31 0;
v0x138088a80_0 .net "zero", 0 0, L_0x138093760;  alias, 1 drivers
E_0x138087810/0 .event anyedge, v0x138088910_0, v0x1380860b0_0, v0x138088870_0, v0x138086010_0;
E_0x138087810/1 .event anyedge, v0x1380887e0_0, v0x138085f70_0, v0x138088220_0, v0x1380880c0_0;
E_0x138087810/2 .event anyedge, v0x1380885a0_0;
E_0x138087810 .event/or E_0x138087810/0, E_0x138087810/1, E_0x138087810/2;
L_0x138093760 .cmp/eq 32, v0x1380889c0_0, L_0x1200784d8;
L_0x138093840 .part L_0x138092e00, 31, 1;
L_0x1380939d0 .functor MUXZ 32, L_0x138092e00, L_0x120078568, L_0x1380938e0, C4<>;
L_0x138093af0 .part L_0x138092e00, 0, 16;
L_0x138093b90 .part L_0x138092e00, 16, 16;
L_0x138093d30 .part L_0x138093640, 0, 16;
L_0x138093dd0 .part L_0x138093640, 16, 16;
L_0x138093e70 .extend/s 32, L_0x138093af0;
L_0x138093f70 .extend/s 32, L_0x138093d30;
L_0x1380940a0 .arith/mult 32, L_0x138093e70, L_0x138093f70;
L_0x138094180 .extend/s 32, L_0x138093b90;
L_0x1380942c0 .extend/s 32, L_0x138093dd0;
L_0x138094360 .arith/mult 32, L_0x138094180, L_0x1380942c0;
L_0x1380944f0 .arith/sum 32, L_0x1380940a0, L_0x138094360;
S_0x138088bd0 .scope module, "alu_ctl" "alu_control" 6 38, 8 1 0, S_0x138087100;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_control";
v0x138088e40_0 .net "ALUOp", 1 0, v0x1380215b0_0;  alias, 1 drivers
v0x138088f10_0 .var "alu_control", 3 0;
v0x138088fc0_0 .net "funct3", 2 0, L_0x138091830;  alias, 1 drivers
v0x138089090_0 .net "funct7", 6 0, L_0x138091a50;  alias, 1 drivers
E_0x138088e00 .event anyedge, v0x1380215b0_0, v0x1380862d0_0, v0x138086240_0;
S_0x138089180 .scope module, "imm_generator" "imm_gen" 6 46, 9 1 0, S_0x138087100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x1380893d0_0 .var "imm_out", 31 0;
v0x138089490_0 .net "instr", 31 0, L_0x1380910e0;  alias, 1 drivers
E_0x138089370 .event anyedge, v0x138089490_0;
S_0x138089570 .scope module, "rf" "regfile" 6 25, 10 1 0, S_0x138087100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0x138089860_0 .net *"_ivl_0", 31 0, L_0x138092980;  1 drivers
v0x138089910_0 .net *"_ivl_10", 31 0, L_0x138092be0;  1 drivers
v0x1380899c0_0 .net *"_ivl_12", 6 0, L_0x138092cc0;  1 drivers
L_0x120078370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x138089a80_0 .net *"_ivl_15", 1 0, L_0x120078370;  1 drivers
v0x138089b30_0 .net *"_ivl_18", 31 0, L_0x138092fd0;  1 drivers
L_0x1200783b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138089c20_0 .net *"_ivl_21", 26 0, L_0x1200783b8;  1 drivers
L_0x120078400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138089cd0_0 .net/2u *"_ivl_22", 31 0, L_0x120078400;  1 drivers
v0x138089d80_0 .net *"_ivl_24", 0 0, L_0x1380930f0;  1 drivers
L_0x120078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138089e20_0 .net/2u *"_ivl_26", 31 0, L_0x120078448;  1 drivers
v0x138089f30_0 .net *"_ivl_28", 31 0, L_0x138093250;  1 drivers
L_0x120078298 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138089fe0_0 .net *"_ivl_3", 26 0, L_0x120078298;  1 drivers
v0x13808a090_0 .net *"_ivl_30", 6 0, L_0x1380932f0;  1 drivers
L_0x120078490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13808a140_0 .net *"_ivl_33", 1 0, L_0x120078490;  1 drivers
L_0x1200782e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13808a1f0_0 .net/2u *"_ivl_4", 31 0, L_0x1200782e0;  1 drivers
v0x13808a2a0_0 .net *"_ivl_6", 0 0, L_0x138092aa0;  1 drivers
L_0x120078328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13808a340_0 .net/2u *"_ivl_8", 31 0, L_0x120078328;  1 drivers
v0x13808a3f0_0 .net "clk", 0 0, v0x138090480_0;  alias, 1 drivers
v0x13808a580_0 .var/i "i", 31 0;
v0x13808a610_0 .net "rd", 4 0, L_0x138091b90;  alias, 1 drivers
v0x13808a6a0_0 .net "rd1", 31 0, L_0x138092e00;  alias, 1 drivers
v0x13808a730_0 .net "rd2", 31 0, L_0x138093520;  alias, 1 drivers
v0x13808a7c0 .array "regs", 31 0, 31 0;
v0x13808a850_0 .net "reset", 0 0, v0x138090800_0;  alias, 1 drivers
v0x13808a8e0_0 .net "rs1", 4 0, L_0x138091c30;  alias, 1 drivers
v0x13808a980_0 .net "rs2", 4 0, L_0x138091cd0;  alias, 1 drivers
v0x13808aa30_0 .net "wd", 31 0, L_0x138095400;  alias, 1 drivers
v0x13808aae0_0 .net "we", 0 0, v0x1380859d0_0;  alias, 1 drivers
L_0x138092980 .concat [ 5 27 0 0], L_0x138091c30, L_0x120078298;
L_0x138092aa0 .cmp/eq 32, L_0x138092980, L_0x1200782e0;
L_0x138092be0 .array/port v0x13808a7c0, L_0x138092cc0;
L_0x138092cc0 .concat [ 5 2 0 0], L_0x138091c30, L_0x120078370;
L_0x138092e00 .functor MUXZ 32, L_0x138092be0, L_0x120078328, L_0x138092aa0, C4<>;
L_0x138092fd0 .concat [ 5 27 0 0], L_0x138091cd0, L_0x1200783b8;
L_0x1380930f0 .cmp/eq 32, L_0x138092fd0, L_0x120078400;
L_0x138093250 .array/port v0x13808a7c0, L_0x1380932f0;
L_0x1380932f0 .concat [ 5 2 0 0], L_0x138091cd0, L_0x120078490;
L_0x138093520 .functor MUXZ 32, L_0x138093250, L_0x120078448, L_0x1380930f0, C4<>;
S_0x13808be40 .scope module, "fetch_unit" "cpu_fetch" 3 23, 11 1 0, S_0x138054270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jal";
    .port_info 3 /INPUT 1 "jalr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 1 "branch_taken";
    .port_info 6 /INPUT 32 "branch_target";
    .port_info 7 /INPUT 32 "jalr_target";
    .port_info 8 /OUTPUT 32 "instr";
    .port_info 9 /OUTPUT 32 "pc_out";
P_0x13808c000 .param/str "MEMFILE" 0 11 2, "test_mem/matmul.mem";
L_0x1380912c0 .functor AND 1, v0x138085700_0, L_0x1380927e0, C4<1>, C4<1>;
L_0x120078058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13808cee0_0 .net/2u *"_ivl_0", 31 0, L_0x120078058;  1 drivers
v0x13808cfa0_0 .net *"_ivl_5", 0 0, L_0x1380912c0;  1 drivers
v0x13808d040_0 .net *"_ivl_6", 31 0, L_0x138091370;  1 drivers
v0x13808d0e0_0 .net *"_ivl_8", 31 0, L_0x1380914d0;  1 drivers
v0x13808d190_0 .net "branch", 0 0, v0x138085700_0;  alias, 1 drivers
v0x13808d260_0 .net "branch_taken", 0 0, L_0x1380927e0;  alias, 1 drivers
v0x13808d2f0_0 .net "branch_target", 31 0, L_0x138094780;  alias, 1 drivers
v0x13808d3a0_0 .net "clk", 0 0, v0x138090480_0;  alias, 1 drivers
v0x13808d4b0_0 .net "instr", 31 0, L_0x1380910e0;  alias, 1 drivers
v0x13808d5c0_0 .net "jal", 0 0, L_0x138094f60;  alias, 1 drivers
v0x13808d650_0 .net "jalr", 0 0, L_0x138094d50;  alias, 1 drivers
v0x13808d6e0_0 .net "jalr_target", 31 0, L_0x138094a00;  alias, 1 drivers
v0x13808d780_0 .net "next_pc", 31 0, L_0x138091630;  1 drivers
v0x13808d840_0 .net "pc_out", 31 0, v0x13808cd10_0;  alias, 1 drivers
v0x13808d8d0_0 .net "pc_plus4", 31 0, L_0x1380911c0;  1 drivers
v0x13808d980_0 .net "reset", 0 0, v0x138090800_0;  alias, 1 drivers
L_0x1380911c0 .arith/sum 32, v0x13808cd10_0, L_0x120078058;
L_0x138091370 .functor MUXZ 32, L_0x1380911c0, L_0x138094780, L_0x1380912c0, C4<>;
L_0x1380914d0 .functor MUXZ 32, L_0x138091370, L_0x138094a00, L_0x138094d50, C4<>;
L_0x138091630 .functor MUXZ 32, L_0x1380914d0, L_0x138094780, L_0x138094f60, C4<>;
S_0x13808c1e0 .scope module, "imem" "instr_mem" 11 29, 12 1 0, S_0x13808be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x13808c3b0 .param/str "INIT_FILE" 0 12 2, "test_mem/matmul.mem";
L_0x1380910e0 .functor BUFZ 32, L_0x138090da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13808c490_0 .net *"_ivl_0", 31 0, L_0x138090da0;  1 drivers
v0x13808c550_0 .net *"_ivl_3", 7 0, L_0x138090e60;  1 drivers
v0x1380872f0_0 .net *"_ivl_4", 9 0, L_0x138090fa0;  1 drivers
L_0x120078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13808c620_0 .net *"_ivl_7", 1 0, L_0x120078010;  1 drivers
v0x13808c6d0_0 .net "addr", 31 0, v0x13808cd10_0;  alias, 1 drivers
v0x13808c7c0_0 .net "instr", 31 0, L_0x1380910e0;  alias, 1 drivers
v0x13808c8a0 .array "mem", 255 0, 31 0;
L_0x138090da0 .array/port v0x13808c8a0, L_0x138090fa0;
L_0x138090e60 .part v0x13808cd10_0, 2, 8;
L_0x138090fa0 .concat [ 8 2 0 0], L_0x138090e60, L_0x120078010;
S_0x13808c950 .scope module, "pc_inst" "pc" 11 21, 13 1 0, S_0x13808be40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x13808cbc0_0 .net "clk", 0 0, v0x138090480_0;  alias, 1 drivers
v0x13808cc60_0 .net "next_pc", 31 0, L_0x138091630;  alias, 1 drivers
v0x13808cd10_0 .var "pc_out", 31 0;
v0x13808cde0_0 .net "reset", 0 0, v0x138090800_0;  alias, 1 drivers
E_0x13808cb70 .event posedge, v0x13808a850_0, v0x138086c70_0;
S_0x13808db00 .scope module, "imm_unit" "imm_gen" 3 49, 9 1 0, S_0x138054270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x13808dce0_0 .var "imm_out", 31 0;
v0x13808dd90_0 .net "instr", 31 0, L_0x1380910e0;  alias, 1 drivers
    .scope S_0x13808c950;
T_0 ;
    %wait E_0x13808cb70;
    %load/vec4 v0x13808cde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13808cd10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13808cc60_0;
    %assign/vec4 v0x13808cd10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13808c1e0;
T_1 ;
    %vpi_call 12 10 "$readmemh", P_0x13808c3b0, v0x13808c8a0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x13808db00;
T_2 ;
    %wait E_0x138089370;
    %load/vec4 v0x13808dd90_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13808dce0_0, 0, 32;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x13808dd90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13808dd90_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13808dce0_0, 0, 32;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x13808dd90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13808dd90_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13808dce0_0, 0, 32;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x13808dd90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13808dd90_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13808dce0_0, 0, 32;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x13808dd90_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x13808dd90_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13808dd90_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13808dce0_0, 0, 32;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x13808dd90_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x13808dd90_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13808dd90_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13808dd90_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13808dd90_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x13808dce0_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x13808dd90_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x13808dce0_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x13808dd90_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x13808dce0_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x13808dd90_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x13808dd90_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13808dd90_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13808dd90_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13808dd90_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x13808dce0_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x138053f20;
T_3 ;
    %wait E_0x13803eb10;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1380215b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1380859d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138085850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138085930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138085700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1380857b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138085660_0, 0, 1;
    %load/vec4 v0x138086410_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1380859d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1380215b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138085660_0, 0, 1;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1380859d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1380215b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138085660_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1380859d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138085850_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1380215b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138085660_0, 0, 1;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138085930_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1380215b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138085660_0, 0, 1;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138085700_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1380215b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138085660_0, 0, 1;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1380857b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1380859d0_0, 0, 1;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1380857b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1380859d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138085660_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1380215b0_0, 0, 2;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1380859d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1380215b0_0, 0, 2;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x138086600;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x138086600;
T_5 ;
    %wait E_0x13807db90;
    %load/vec4 v0x138086ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x138086fe0_0;
    %load/vec4 v0x138086bc0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x138086d10, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x138089570;
T_6 ;
    %wait E_0x13807db90;
    %load/vec4 v0x13808a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13808a580_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x13808a580_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13808a580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13808a7c0, 0, 4;
    %load/vec4 v0x13808a580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13808a580_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13808aae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x13808a610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x13808aa30_0;
    %load/vec4 v0x13808a610_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13808a7c0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x138088bd0;
T_7 ;
    %wait E_0x138088e00;
    %load/vec4 v0x138088e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x138089090_0;
    %load/vec4 v0x138088fc0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.18;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.18;
T_7.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.18;
T_7.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.18;
T_7.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.18;
T_7.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.18;
T_7.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.18;
T_7.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.18;
T_7.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.18;
T_7.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.18;
T_7.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.18;
T_7.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x138088fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.28;
T_7.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.28;
T_7.20 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.28;
T_7.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.28;
T_7.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.28;
T_7.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.28;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.28;
T_7.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.28;
T_7.26 ;
    %load/vec4 v0x138089090_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_7.29, 8;
    %pushi/vec4 13, 0, 4;
    %jmp/1 T_7.30, 8;
T_7.29 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_7.30, 8;
 ; End of false expr.
    %blend;
T_7.30;
    %store/vec4 v0x138088f10_0, 0, 4;
    %jmp T_7.28;
T_7.28 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x138089180;
T_8 ;
    %wait E_0x138089370;
    %load/vec4 v0x138089490_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1380893d0_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x138089490_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x138089490_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1380893d0_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x138089490_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x138089490_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1380893d0_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x138089490_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x138089490_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1380893d0_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x138089490_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x138089490_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138089490_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1380893d0_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x138089490_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x138089490_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138089490_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138089490_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138089490_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1380893d0_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x138089490_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x1380893d0_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x138089490_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x1380893d0_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x138089490_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x138089490_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138089490_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138089490_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138089490_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1380893d0_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x138087550;
T_9 ;
    %wait E_0x138087810;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x138088410_0;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %load/vec4 v0x138088380_0;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %load/vec4 v0x1380882d0_0;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v0x138088220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1380889c0_0, 0, 32;
    %jmp T_9.17;
T_9.5 ;
    %load/vec4 v0x1380880c0_0;
    %load/vec4 v0x1380885a0_0;
    %and;
    %store/vec4 v0x1380889c0_0, 0, 32;
    %jmp T_9.17;
T_9.6 ;
    %load/vec4 v0x1380880c0_0;
    %load/vec4 v0x1380885a0_0;
    %or;
    %store/vec4 v0x1380889c0_0, 0, 32;
    %jmp T_9.17;
T_9.7 ;
    %load/vec4 v0x1380880c0_0;
    %load/vec4 v0x1380885a0_0;
    %add;
    %store/vec4 v0x1380889c0_0, 0, 32;
    %jmp T_9.17;
T_9.8 ;
    %load/vec4 v0x1380880c0_0;
    %load/vec4 v0x1380885a0_0;
    %sub;
    %store/vec4 v0x1380889c0_0, 0, 32;
    %jmp T_9.17;
T_9.9 ;
    %load/vec4 v0x1380880c0_0;
    %load/vec4 v0x1380885a0_0;
    %xor;
    %store/vec4 v0x1380889c0_0, 0, 32;
    %jmp T_9.17;
T_9.10 ;
    %load/vec4 v0x1380880c0_0;
    %load/vec4 v0x1380885a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1380889c0_0, 0, 32;
    %jmp T_9.17;
T_9.11 ;
    %load/vec4 v0x1380880c0_0;
    %load/vec4 v0x1380885a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1380889c0_0, 0, 32;
    %jmp T_9.17;
T_9.12 ;
    %load/vec4 v0x1380880c0_0;
    %load/vec4 v0x1380885a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1380889c0_0, 0, 32;
    %jmp T_9.17;
T_9.13 ;
    %load/vec4 v0x1380880c0_0;
    %load/vec4 v0x1380885a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.19, 8;
T_9.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.19, 8;
 ; End of false expr.
    %blend;
T_9.19;
    %store/vec4 v0x1380889c0_0, 0, 32;
    %jmp T_9.17;
T_9.14 ;
    %load/vec4 v0x1380880c0_0;
    %load/vec4 v0x1380885a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.21, 8;
T_9.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.21, 8;
 ; End of false expr.
    %blend;
T_9.21;
    %store/vec4 v0x1380889c0_0, 0, 32;
    %jmp T_9.17;
T_9.15 ;
    %load/vec4 v0x1380880c0_0;
    %load/vec4 v0x1380885a0_0;
    %mul;
    %store/vec4 v0x1380889c0_0, 0, 32;
    %jmp T_9.17;
T_9.17 ;
    %pop/vec4 1;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x138088910_0;
    %store/vec4 v0x1380889c0_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x138088870_0;
    %store/vec4 v0x1380889c0_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x1380887e0_0;
    %store/vec4 v0x1380889c0_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x138054270;
T_10 ;
    %wait E_0x138024990;
    %load/vec4 v0x13808f120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13808eda0_0, 0, 1;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x13808f090_0;
    %store/vec4 v0x13808eda0_0, 0, 1;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x13808f090_0;
    %nor/r;
    %store/vec4 v0x13808eda0_0, 0, 1;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x1380901b0_0;
    %store/vec4 v0x13808eda0_0, 0, 1;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x1380901b0_0;
    %nor/r;
    %store/vec4 v0x13808eda0_0, 0, 1;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x138090240_0;
    %store/vec4 v0x13808eda0_0, 0, 1;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x138090240_0;
    %nor/r;
    %store/vec4 v0x13808eda0_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x138054270;
T_11 ;
    %wait E_0x13807db90;
    %load/vec4 v0x13808fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13808f000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13808f410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13808f890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13808f920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13808fef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13808ff80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x13808f240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x13808f000_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13808f000_0, 0;
    %load/vec4 v0x13808f410_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13808f410_0, 0;
    %load/vec4 v0x13808e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x13808f890_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13808f890_0, 0;
T_11.4 ;
    %load/vec4 v0x13808e290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x13808f920_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13808f920_0, 0;
T_11.6 ;
    %load/vec4 v0x13808f9c0_0;
    %cmpi/ne 111, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_11.10, 4;
    %load/vec4 v0x138090030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x13808fef0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13808fef0_0, 0;
T_11.8 ;
    %load/vec4 v0x13808f9c0_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_11.15, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x13808f9c0_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 9;
T_11.15;
    %jmp/1 T_11.14, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x13808f9c0_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 9;
T_11.14;
    %flag_get/vec4 4;
    %jmp/0 T_11.13, 4;
    %load/vec4 v0x1380900d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v0x13808fef0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13808fef0_0, 0;
T_11.11 ;
    %load/vec4 v0x13808e360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.18, 9;
    %load/vec4 v0x13808fbc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x13808ff80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13808ff80_0, 0;
T_11.16 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1380545c0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138090480_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x1380545c0;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x138090480_0;
    %inv;
    %store/vec4 v0x138090480_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1380545c0;
T_14 ;
    %vpi_call 2 22 "$dumpfile", "sim/cpu_matmul_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1380545c0 {0 0 0};
    %vpi_call 2 24 "$display", "=== 2x2 Matrix Multiplication Benchmark ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138090800_0, 0, 1;
    %wait E_0x13807db90;
    %wait E_0x13807db90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138090800_0, 0, 1;
    %pushi/vec4 30, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13807db90;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 30 "$display", "C00=%0d C01=%0d C10=%0d C11=%0d", &A<v0x13808a7c0, 11>, &A<v0x13808a7c0, 12>, &A<v0x13808a7c0, 13>, &A<v0x13808a7c0, 14> {0 0 0};
    %vpi_call 2 35 "$display", "Cycles       : %0d", v0x138090510_0 {0 0 0};
    %vpi_call 2 36 "$display", "Instructions : %0d", v0x1380905b0_0 {0 0 0};
    %vpi_call 2 37 "$display", "Mem reads    : %0d", v0x138090660_0 {0 0 0};
    %vpi_call 2 38 "$display", "Mem writes   : %0d", v0x138090710_0 {0 0 0};
    %vpi_call 2 39 "$display", "RF reads     : %0d", v0x138090890_0 {0 0 0};
    %vpi_call 2 40 "$display", "RF writes    : %0d", v0x138090940_0 {0 0 0};
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench/cpu_matmul_tb.v";
    "src/cpu.v";
    "src/control_unit.v";
    "src/data_mem.v";
    "src/execute.v";
    "src/alu.v";
    "src/alu_control.v";
    "src/imm_gen.v";
    "src/regfile.v";
    "src/cpu_fetch.v";
    "src/instr_mem.v";
    "src/pc.v";
