<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<register_list name="unused"
               xmlns="http://www.arm.com/core_reg"
               xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
               xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd"
               xmlns:tcf="http://com.arm.targetconfigurationeditor">
    <register access="RMW" name="CPSR" size="4">
        <gui_name language="en">Current Processor State Register</gui_name>
        <description language="en">Holds the current processor state.</description>
        <bitField conditional="false" name="N">
            <gui_name language="en">N</gui_name>
            <description language="en">Negative condition flag.</description>
            <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="Z">
            <gui_name language="en">Z</gui_name>
            <description language="en">Zero condition flag.</description>
            <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="C">
            <gui_name language="en">C</gui_name>
            <description language="en">Carry condition flag.</description>
            <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="V">
            <gui_name language="en">V</gui_name>
            <description language="en">Overflow condition flag.</description>
            <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="SS">
            <gui_name language="en">SS</gui_name>
            <description language="en">Software step. Indicates whether software step is enabled.</description>
            <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" name="IL">
            <gui_name language="en">IL</gui_name>
            <description language="en">Set to 1 to indicate that on exception return, or as a result of an explicit change of the CPSR mode field in AArch32, an illegal state or mode was indicated.</description>
            <definition>[20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CPSR_D" name="D">
            <gui_name language="en">D</gui_name>
            <description language="en">Process state D mask. When the target exception level of the debug exception is higher than the current exception level, the exception is not masked by this bit.</description>
            <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CPSR_A" name="A">
            <gui_name language="en">A</gui_name>
            <description language="en">Asynchronous abort mask bit. This bit has no effect on any Data Abort exception generated by a Watchpoint debug event, even if that exception is a synchronous.</description>
            <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CPSR_I" name="I">
            <gui_name language="en">I</gui_name>
            <description language="en">IRQ mask bit.</description>
            <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CPSR_F" name="F">
            <gui_name language="en">F</gui_name>
            <description language="en">FIQ mask bit.</description>
            <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CPSR_NRW" name="nRW">
            <gui_name language="en">nRW</gui_name>
            <description language="en">Register width.</description>
            <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="CPSR_M" name="M">
            <gui_name language="en">M</gui_name>
            <description language="en">The current mode. For AArch64: M[3:2] holds the Exception Level. M[1] is unused, and returning to an exception level that is using AArch64 with this bit set is treated as an illegal exception return. M[0] is used to select the SP (0 means use SP0; 1 means the exception SP is determined by the EL).</description>
            <definition>[3:0]</definition>
        </bitField>
    </register>
    <tcf:enumeration name="CPSR_NRW">
        <tcf:enumItem name="AArch64" number="0"/>
        <tcf:enumItem name="AArch32" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="CPSR_M">
        <tcf:enumItem name="AArch64_EL0t_AArch32_User" number="0"/>
        <tcf:enumItem name="AArch32_FIQ" number="1"/>
        <tcf:enumItem name="AArch32_IRQ" number="2"/>
        <tcf:enumItem name="AArch32_Supervisor" number="3"/>
        <tcf:enumItem name="AArch64_EL1t" number="4"/>
        <tcf:enumItem name="AArch64_EL1h" number="5"/>
        <tcf:enumItem name="AArch32_Monitor" number="6"/>
        <tcf:enumItem name="AArch32_Abort" number="7"/>
        <tcf:enumItem name="AArch64_EL2t" number="8"/>
        <tcf:enumItem name="AArch64_EL2h" number="9"/>
        <tcf:enumItem name="AArch32_Hyp" number="10"/>
        <tcf:enumItem name="AArch32_Undefined" number="11"/>
        <tcf:enumItem name="AArch64_EL3t" number="12"/>
        <tcf:enumItem name="AArch64_EL3h" number="13"/>
        <tcf:enumItem name="AArch32_System" number="15"/>
    </tcf:enumeration>
    <tcf:enumeration name="CPSR_F">
        <tcf:enumItem name="Exception_not_masked" number="0"/>
        <tcf:enumItem name="Exception_masked" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="CPSR_I">
        <tcf:enumItem name="Exception_not_masked" number="0"/>
        <tcf:enumItem name="Exception_masked" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="CPSR_D">
        <tcf:enumItem name="Debug_exceptions_from_Watchpoint_Breakpoint_and_Single_step_units_are_not_masked" number="0"/>
        <tcf:enumItem name="Debug_exceptions_from_Watchpoint_Breakpoint_and_Single_step_units_targeted_at_the_current_exception_level_or_lower_are_masked" number="1"/>
    </tcf:enumeration>
    <tcf:enumeration name="CPSR_A">
        <tcf:enumItem name="Exception_not_masked" number="0"/>
        <tcf:enumItem name="Exception_masked" number="1"/>
    </tcf:enumeration>
</register_list>
