<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper plugin-docs plugin-id-default docs-version-current docs-doc-page docs-doc-id-RISC-V ISA/Simple_RV32I_CPU" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v3.8.1">
<title data-rh="true">Simple_RV32I_CPU | My Sitess</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://your-docusaurus-site.example.com/docs/RISC-V ISA/Simple_RV32I_CPU"><meta data-rh="true" property="og:locale" content="en"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="Simple_RV32I_CPU | My Sitess"><meta data-rh="true" name="description" content="Brief"><meta data-rh="true" property="og:description" content="Brief"><link data-rh="true" rel="icon" href="/img/image.svg"><link data-rh="true" rel="canonical" href="https://your-docusaurus-site.example.com/docs/RISC-V ISA/Simple_RV32I_CPU"><link data-rh="true" rel="alternate" href="https://your-docusaurus-site.example.com/docs/RISC-V ISA/Simple_RV32I_CPU" hreflang="en"><link data-rh="true" rel="alternate" href="https://your-docusaurus-site.example.com/docs/RISC-V ISA/Simple_RV32I_CPU" hreflang="x-default"><script data-rh="true" type="application/ld+json">{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Simple_RV32I_CPU","item":"https://your-docusaurus-site.example.com/docs/RISC-V ISA/Simple_RV32I_CPU"}]}</script><link rel="alternate" type="application/rss+xml" href="/blog/rss.xml" title="My Sitess RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/blog/atom.xml" title="My Sitess Atom Feed"><link rel="stylesheet" href="/assets/css/styles.fdc3fc28.css">
<script src="/assets/js/runtime~main.b05a0db7.js" defer="defer"></script>
<script src="/assets/js/main.54346240.js" defer="defer"></script>
</head>
<body class="navigation-with-keyboard">
<svg xmlns="http://www.w3.org/2000/svg" style="display: none;"><defs>
<symbol id="theme-svg-external-link" viewBox="0 0 24 24"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"/></symbol>
</defs></svg>
<script>!function(){var t="light";var e=function(){try{return new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}}()||function(){try{return window.localStorage.getItem("theme")}catch(t){}}();document.documentElement.setAttribute("data-theme",e||t),document.documentElement.setAttribute("data-theme-choice",e||t)}(),function(){try{const c=new URLSearchParams(window.location.search).entries();for(var[t,e]of c)if(t.startsWith("docusaurus-data-")){var a=t.replace("docusaurus-data-","data-");document.documentElement.setAttribute(a,e)}}catch(t){}}()</script><div id="__docusaurus"><link rel="preload" as="image" href="/img/head.png"><div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="theme-layout-navbar navbar navbar--fixed-top"><div class="navbar__inner"><div class="theme-layout-navbar-left navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/"><div class="navbar__logo"><img src="/img/head.png" alt="My Site Logo" class="themedComponent_mlkZ themedComponent--light_NVdE"><img src="/img/head.png" alt="My Site Logo" class="themedComponent_mlkZ themedComponent--dark_xIcU"></div><b class="navbar__title text--truncate">Joseph Huang</b></a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/docs/Column Base DBMS/B-link-tree">Notes</a><a class="navbar__item navbar__link" href="/blog">Blog</a></div><div class="theme-layout-navbar-right navbar__items navbar__items--right"><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="system mode" aria-label="Switch between dark and light mode (currently system mode)"><svg viewBox="0 0 24 24" width="24" height="24" aria-hidden="true" class="toggleIcon_g3eP lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" aria-hidden="true" class="toggleIcon_g3eP darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" aria-hidden="true" class="toggleIcon_g3eP systemToggleIcon_QzmC"><path fill="currentColor" d="m12 21c4.971 0 9-4.029 9-9s-4.029-9-9-9-9 4.029-9 9 4.029 9 9 9zm4.95-13.95c1.313 1.313 2.05 3.093 2.05 4.95s-0.738 3.637-2.05 4.95c-1.313 1.313-3.093 2.05-4.95 2.05v-14c1.857 0 3.637 0.737 4.95 2.05z"></path></svg></button></div><div class="navbarSearchContainer_Bca1"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="theme-layout-main main-wrapper mainWrapper_z2l0"><div class="docsWrapper_hBAB"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docRoot_UBD9"><aside class="theme-doc-sidebar-container docSidebarContainer_YfHR"><div class="sidebarViewport_aRkj"><div class="sidebar_njMd"><nav aria-label="Docs sidebar" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/Column Base DBMS/B-link-tree">Column Base DBMS</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/FreeRTOS/Initialization Macro">FreeRTOS</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/Linux Kernel/Process">Linux Kernel</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/Multi-Core Programming/Log System">Multi-Core Programming</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" role="button" aria-expanded="true" href="/docs/RISC-V ISA/Cache">RISC-V ISA</a></div><ul class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/RISC-V ISA/Cache">Cache</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/docs/RISC-V ISA/Simple_RV32I_CPU">Simple_RV32I_CPU</a></li></ul></li></ul></nav></div></div></aside><main class="docMainContainer_TBSr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">RISC-V ISA</span></li><li class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link">Simple_RV32I_CPU</span></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><header><h1>Simple_RV32I_CPU</h1></header><h2 class="anchor anchorWithStickyNavbar_LWe7" id="brief">Brief<a href="#brief" class="hash-link" aria-label="Direct link to Brief" title="Direct link to Brief">​</a></h2>
<p>使用 Verilog 搭配 <a href="https://steveicarus.github.io/iverilog/" target="_blank" rel="noopener noreferrer">Icarus Verilog</a> Compiler 實作 RV32I Five pipeline CPU。</p>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="架構圖">架構圖<a href="#架構圖" class="hash-link" aria-label="Direct link to 架構圖" title="Direct link to 架構圖">​</a></h2>
<p>這邊使用 5 stage的架構實現。 (應該把branch留到第三個stage)</p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/UByyoes.jpg" alt="" class="img_ev3q"></p>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="code">Code<a href="#code" class="hash-link" aria-label="Direct link to Code" title="Direct link to Code">​</a></h2>
<p><strong>My github:</strong> <a href="https://github.com/Falcons0214/risc-v-implement" target="_blank" rel="noopener noreferrer"><strong>click here</strong></a></p>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="各ic與對應圖">各IC與對應圖<a href="#各ic與對應圖" class="hash-link" aria-label="Direct link to 各IC與對應圖" title="Direct link to 各IC與對應圖">​</a></h2>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="pc">PC<a href="#pc" class="hash-link" aria-label="Direct link to PC" title="Direct link to PC">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/sBJUvR4.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="instruction-cache">Instruction Cache<a href="#instruction-cache" class="hash-link" aria-label="Direct link to Instruction Cache" title="Direct link to Instruction Cache">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/FWc7x1b.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="if_id-buffer">IF_ID buffer<a href="#if_id-buffer" class="hash-link" aria-label="Direct link to IF_ID buffer" title="Direct link to IF_ID buffer">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/45cDm1s.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="decoder">Decoder<a href="#decoder" class="hash-link" aria-label="Direct link to Decoder" title="Direct link to Decoder">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/IdcoZ4F.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="control-unit-in-the-same-file-with-deocder">Control Unit (In the same file with deocder)<a href="#control-unit-in-the-same-file-with-deocder" class="hash-link" aria-label="Direct link to Control Unit (In the same file with deocder)" title="Direct link to Control Unit (In the same file with deocder)">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/dxuXmjb.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="branch-unit">Branch Unit<a href="#branch-unit" class="hash-link" aria-label="Direct link to Branch Unit" title="Direct link to Branch Unit">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/ihmgcdD.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="register-file">Register File<a href="#register-file" class="hash-link" aria-label="Direct link to Register File" title="Direct link to Register File">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/q9S7tZx.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="dec_alu-buffer">DEC_ALU buffer<a href="#dec_alu-buffer" class="hash-link" aria-label="Direct link to DEC_ALU buffer" title="Direct link to DEC_ALU buffer">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/HHOfhGg.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="alu">ALU<a href="#alu" class="hash-link" aria-label="Direct link to ALU" title="Direct link to ALU">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/XJSh45k.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="alu_mem">ALU_MEM<a href="#alu_mem" class="hash-link" aria-label="Direct link to ALU_MEM" title="Direct link to ALU_MEM">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/aBYrAEQ.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="data-cache">Data Cache<a href="#data-cache" class="hash-link" aria-label="Direct link to Data Cache" title="Direct link to Data Cache">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/qBn3t9J.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="mem_wb-buffer">MEM_WB buffer<a href="#mem_wb-buffer" class="hash-link" aria-label="Direct link to MEM_WB buffer" title="Direct link to MEM_WB buffer">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/hkFp40H.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="hazard-detect-unit">Hazard detect Unit<a href="#hazard-detect-unit" class="hash-link" aria-label="Direct link to Hazard detect Unit" title="Direct link to Hazard detect Unit">​</a></h3>
<h4 class="anchor anchorWithStickyNavbar_LWe7" id="lock-unit">Lock Unit<a href="#lock-unit" class="hash-link" aria-label="Direct link to Lock Unit" title="Direct link to Lock Unit">​</a></h4>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/UxT1ztl.jpg" alt="" class="img_ev3q"></p>
<h4 class="anchor anchorWithStickyNavbar_LWe7" id="forwarding-unit-stage-3">Forwarding Unit (stage 3)<a href="#forwarding-unit-stage-3" class="hash-link" aria-label="Direct link to Forwarding Unit (stage 3)" title="Direct link to Forwarding Unit (stage 3)">​</a></h4>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/vy6azNT.jpg" alt="" class="img_ev3q"></p>
<h4 class="anchor anchorWithStickyNavbar_LWe7" id="forwarding-unit-stage-2">Forwarding Unit (stage 2)<a href="#forwarding-unit-stage-2" class="hash-link" aria-label="Direct link to Forwarding Unit (stage 2)" title="Direct link to Forwarding Unit (stage 2)">​</a></h4>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/xWjSZET.jpg" alt="" class="img_ev3q"></p>
<h1>指令測試</h1>
<p>這邊沒有特別處理<strong>control hazard</strong>的問題一率採用<strong>stall</strong>，<strong>BHT (Branch history table)</strong> 沒時間做。</p>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="目前支援的指令">目前支援的指令<a href="#目前支援的指令" class="hash-link" aria-label="Direct link to 目前支援的指令" title="Direct link to 目前支援的指令">​</a></h2>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="r_type_store-word">R_Type_Store Word<a href="#r_type_store-word" class="hash-link" aria-label="Direct link to R_Type_Store Word" title="Direct link to R_Type_Store Word">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/obgQdkR.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="i_type_load-word">I_Type_Load Word<a href="#i_type_load-word" class="hash-link" aria-label="Direct link to I_Type_Load Word" title="Direct link to I_Type_Load Word">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/KnT4OBp.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="r_type_branch-condition-branch">R_Type_Branch (condition branch)<a href="#r_type_branch-condition-branch" class="hash-link" aria-label="Direct link to R_Type_Branch (condition branch)" title="Direct link to R_Type_Branch (condition branch)">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/BhEqzA4.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="j_type_jump-uncondition-branch">J_Type_Jump (unCondition branch)<a href="#j_type_jump-uncondition-branch" class="hash-link" aria-label="Direct link to J_Type_Jump (unCondition branch)" title="Direct link to J_Type_Jump (unCondition branch)">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/UVaJSc2.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="i_type_computation">I_Type_Computation<a href="#i_type_computation" class="hash-link" aria-label="Direct link to I_Type_Computation" title="Direct link to I_Type_Computation">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/KivMBN2.jpg" alt="" class="img_ev3q"></p>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="r_type_computation">R_Type_Computation<a href="#r_type_computation" class="hash-link" aria-label="Direct link to R_Type_Computation" title="Direct link to R_Type_Computation">​</a></h3>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/oQZVJVm.jpg" alt="" class="img_ev3q"></p>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="測試-直接透過verilog中提供的function將二進位檔案讀入">測試 (直接透過verilog中提供的function將二進位檔案讀入)<a href="#測試-直接透過verilog中提供的function將二進位檔案讀入" class="hash-link" aria-label="Direct link to 測試 (直接透過verilog中提供的function將二進位檔案讀入)" title="Direct link to 測試 (直接透過verilog中提供的function將二進位檔案讀入)">​</a></h2>
<div class="language-verilog= codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#393A34;--prism-background-color:#f6f8fa"><div class="codeBlockContent_QJqH"><pre tabindex="0" class="prism-code language-verilog= codeBlock_bY9V thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#393A34"><span class="token plain">$readmemb(&quot;./data3&quot;, ram1.ram);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">$readmemb(&quot;./data2&quot;, regF1.regs);</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">$readmemb(&quot;./data&quot;, rom1.rom);</span><br></span></code></pre></div></div>
<p>data為instruction cache中的測試資料已二進位格式讀入。
data2為register file中的測試資料已二進位格式讀入。
data3為data cache中的測試資料已二進位格式讀入。</p>
<p>以下指令測試，均由上述檔案讀入指令後進行運算，並透過verilog中提供的 <strong>$moniter</strong>將經過運算後的儲存單元列印在終端中觀察。</p>
<hr>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="sw--lw">SW &amp; LW<a href="#sw--lw" class="hash-link" aria-label="Direct link to SW &amp; LW" title="Direct link to SW &amp; LW">​</a></h3>
<p>這邊將SW以及LW合併再一起測試。</p>
<p><strong>Instruction cache中的指令</strong></p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/VeaJjao.jpg" alt="" class="img_ev3q"></p>
<p><strong>Register file中的資料 (這邊的17行是16，因為要從0開始)</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/vPoOPRx.jpg" alt="" class="img_ev3q"></p>
<ul>
<li>
<p>第一行為<strong>LW</strong>，將資料從data cache的第十六個位置讀出，讀出後將其放入register file中的第19個位置。</p>
</li>
<li>
<p>第二行為<strong>SW</strong>，將資料從register file中的第19個位置取出，取出後搬運至data cache中的第0個位置。</p>
</li>
</ul>
<p><strong>下圖為data cache更改前的值</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/T0aMEim.jpg" alt="" class="img_ev3q"></p>
<p><strong>下圖為更改後</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/DULWM8l.jpg" alt="" class="img_ev3q"></p>
<p>會將SW &amp; LW放在一起測試，是為了順便測試 SW以及LW中產生的<strong>data hazard</strong>，原本在先執行LW後接著執行SW會發生<strong>data hazard</strong>，因為SW的資料會是<strong>舊</strong>的資料，所以我<strong>在lock unit中去檢查不同stage的opcode</strong>，只要發生先LW後SW的情況就產生對應的控制訊號線，再從MEM_WB將要寫回register file中的data接回data cache，透過lock unit產生的控制訊號來選擇要寫入的值。</p>
<hr>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="add--sub--xor--or--and">ADD &amp; SUB &amp; XOR &amp; OR &amp; AND<a href="#add--sub--xor--or--and" class="hash-link" aria-label="Direct link to ADD &amp; SUB &amp; XOR &amp; OR &amp; AND" title="Direct link to ADD &amp; SUB &amp; XOR &amp; OR &amp; AND">​</a></h3>
<p><strong>Instruction cache中的指令</strong></p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/VJh5xVq.jpg" alt="" class="img_ev3q"></p>
<p><strong>Register file中的資料 (這邊的16行是15，因為要從0開始)</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/MnXbvzS.jpg" alt="" class="img_ev3q"></p>
<ul>
<li>
<p>第一行為ADD，將兩筆數值<strong>reg[10000]</strong> 以及<strong>reg[10001]</strong> 相加後存入<strong>reg[01111]</strong>。</p>
</li>
<li>
<p>第二行為SUB，將兩筆數值<strong>reg[10001]</strong> 以及<strong>reg[01111]</strong> 相加後存入<strong>reg[01111]</strong>。</p>
</li>
<li>
<p>第三行為XOR，將兩筆數值<strong>reg[01111]</strong> 以及<strong>reg[01111]</strong> 做互斥或後存入<strong>reg[01111]</strong>。</p>
</li>
<li>
<p>第四行為OR，將兩筆數值<strong>reg[10000]</strong> 以及<strong>reg[10001]</strong> 做或後存入<strong>reg[01111]</strong>。</p>
</li>
<li>
<p>第五行為AND，將兩筆數值<strong>reg[01111]</strong> 以及<strong>reg[10110]</strong> 做AND存入<strong>reg[01111]</strong>。</p>
</li>
</ul>
<p>在reg[01111]中的值依序為<strong>32&#x27;b00</strong> -&gt; <strong>32&#x27;b11</strong> -&gt; <strong>32&#x27;b01</strong> -&gt; <strong>32&#x27;b00</strong> -&gt; <strong>32&#x27;b11</strong> -&gt; <strong>32&#x27;b11</strong></p>
<p><strong>一開始的值</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/ArIwIxU.jpg" alt="" class="img_ev3q"></p>
<p><strong>ADD</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/XTtFn9v.jpg" alt="" class="img_ev3q"></p>
<p><strong>SUB</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/aysqCCE.jpg" alt="" class="img_ev3q"></p>
<p><strong>XOR</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/tN8ljC3.jpg" alt="" class="img_ev3q"></p>
<p><strong>OR</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/y2xhxXP.jpg" alt="" class="img_ev3q"></p>
<p><strong>AND</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/pyz1xmH.jpg" alt="" class="img_ev3q"></p>
<p>這邊也順帶測試了<strong>Forwarding Unit</strong>是否能正常運作，去處理data hazard的問題，因為第一個指令會將結果寫進<strong>reg[01111]</strong>，但是要到第五個stage才會寫回，所以如果這邊沒有<strong>Forwarding Unit</strong>的話另一個處置方式就是<strong>lock著buffer</strong>等待資料寫回，但這樣太沒效率，所以透過<strong>Forwarding Unit</strong>讓指令能不需要等待。</p>
<p>這邊的<strong>Forwarding Unit</strong>比對的兩個位址分別是<strong>ALU_MEM</strong> &amp; <strong>MEM_WB</strong>後的<strong>write back addr</strong>如果跟運算使用到的位址相同，會先以<strong>ALU_MEM stage</strong>的位址選擇再來才是<strong>MEM_WB stage</strong>，因為在pipline中越靠前的stage表示越新的狀態。</p>
<hr>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="addi--sltiusltu--ori--sltislt--xori--andi">ADDI &amp; SLTIU(SLTU) &amp; ORI &amp; SLTI*(SLT) &amp; XORI &amp; ANDI<a href="#addi--sltiusltu--ori--sltislt--xori--andi" class="hash-link" aria-label="Direct link to ADDI &amp; SLTIU(SLTU) &amp; ORI &amp; SLTI*(SLT) &amp; XORI &amp; ANDI" title="Direct link to ADDI &amp; SLTIU(SLTU) &amp; ORI &amp; SLTI*(SLT) &amp; XORI &amp; ANDI">​</a></h3>
<p><strong>Instruction cache中的指令</strong></p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/TixAs8W.jpg" alt="" class="img_ev3q"></p>
<p><strong>Register file中的資料 (這邊的12行是11，因為要從0開始)</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/VWsdudw.jpg" alt="" class="img_ev3q"></p>
<ul>
<li>
<p>第一行為ADDI，將<strong>立即值(000000111110)</strong> 與<strong>reg[01011]</strong> 相加後放入<strong>reg[01100]</strong>。</p>
</li>
<li>
<p>第二行為SLTIU <strong>(無號)</strong>，比對<strong>reg[01100]</strong> 是否小於<strong>立即值(000100000000)</strong>，如果小於則將<strong>reg[01100]</strong> 設置為32&#x27;b1否則不做任何事。</p>
</li>
<li>
<p>第三行為ORI，將<strong>reg[01100]</strong> 與<strong>立即值(100000000010)</strong> 做<strong>OR</strong>後放入<strong>reg[01100]</strong>。</p>
</li>
<li>
<p>第四行為SLTI <strong>(有號)</strong>，比對<strong>reg[01100]</strong> 是否小於<strong>立即值(100000000001)</strong>，如果小於則將<strong>reg[01100]</strong> 設置為32&#x27;b1否則不做任何事。</p>
</li>
<li>
<p>第五行為XORI，將<strong>reg[01100]</strong> 與<strong>立即值(000000001110)</strong> 做<strong>XOR</strong>後放入<strong>reg[01100]</strong>。</p>
</li>
<li>
<p>第六行為ANDI，將<strong>reg[01100]</strong> 與<strong>立即值(000000111100)</strong> 做<strong>AND</strong>後放入<strong>reg[01100]</strong>。</p>
</li>
</ul>
<p><strong>初始值</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/JcyrEJ6.jpg" alt="" class="img_ev3q"></p>
<p><strong>ADDI</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/4rglSs5.jpg" alt="" class="img_ev3q"></p>
<p><strong>SLTIU</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/PulStFN.jpg" alt="" class="img_ev3q"></p>
<p><strong>ORI</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/ocLPqcX.jpg" alt="" class="img_ev3q"></p>
<p><strong>SLTI</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/B2drZe5.jpg" alt="" class="img_ev3q"></p>
<p><strong>XORI</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/XGZ4moO.jpg" alt="" class="img_ev3q"></p>
<p><strong>ANDI</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/cJ8DM5m.jpg" alt="" class="img_ev3q"></p>
<p>這裡的六種指令都對單一暫存器單元進行運算，也順帶測試<strong>Forwarding Unit</strong>是否正常運作。</p>
<p>因為<strong>ALU</strong>運算單元內只有單純的<strong>dataSource1</strong>與<strong>dataSource2</strong>，透過<strong>ALUop[4]<strong>來決定進入</strong>dataSource2</strong>的資料是<strong>rs2</strong>還是<strong>立即值</strong>，所以相同模式的指令，例如<strong>ADD</strong>與<strong>ADDI</strong>，只要某一個測試通過另一個也能保證順利執行。</p>
<hr>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="beq--bne--sllisll--srlisrl">BEQ &amp; BNE &amp; SLLI(SLL) &amp; SRLI(SRL)<a href="#beq--bne--sllisll--srlisrl" class="hash-link" aria-label="Direct link to BEQ &amp; BNE &amp; SLLI(SLL) &amp; SRLI(SRL)" title="Direct link to BEQ &amp; BNE &amp; SLLI(SLL) &amp; SRLI(SRL)">​</a></h3>
<p>問題!! verilog === and s1 ^ s2</p>
<p><strong>Instruction cache中的指令</strong></p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/lZnVMrI.jpg" alt="" class="img_ev3q"></p>
<ul>
<li>第一行為<strong>SLLI</strong>，將<strong>reg[10101] (22)<strong>左移4bits後，存入</strong>reg[11000] (25)</strong>。</li>
<li>第二行為<strong>SRLI</strong>，將<strong>reg[10111] (24)<strong>右移4bits後，存入</strong>reg[11001] (26)</strong>。</li>
<li>第三行為<strong>BEQ</strong>，比對<strong>reg[11001]<strong>與</strong>reg[11000]<strong>是否相等，如果相等則</strong>PC += 4+imm(000000001110 * 2)</strong>，否則<strong>PC += 4</strong>，也就是如果相等會繼續從第四行指令執行下去，不相等則跳至第十行指令。</li>
</ul>
<p><strong>Register file中的資料 (這邊的22行是21，因為要從0開始)</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/3uF4sXI.jpg" alt="" class="img_ev3q"></p>
<p><strong>Time 30, deocde讀到BNE指令</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/lZHlouU.jpg" alt="" class="img_ev3q"></p>
<p>有點複雜所以請先看下面兩張圖</p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/hkpSZ06.jpg" alt="" class="img_ev3q">
上圖是在Time 30時從data cache讀出的BEQ指令，還未進行解碼。</p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/MbHw6Sj.jpg" alt="" class="img_ev3q"></p>
<p>在Time 35時抓入BEQ的下一個指令，而這時BEQ則在下一個stage進行解碼，這時因為BEQ比較的兩個值分別為BEQ的前兩個指令（上圖的SLLI以及SRLI），這時因為SRLI就算做了<strong>Forwarding</strong> 也沒辦法在不<strong>stall</strong>的情況下完成，所以<strong>lock unit</strong>會去檢查，如果發生<strong>hazard</strong>就產生訊號去<strong>Freeze PC &amp; IF_ID &amp; DEC_ALU</strong>。</p>
<p>如果Branch指令比較的暫存器單元位址與前面指令寫回的位址相同就會產生一個<strong>stall</strong>讓<strong>ALU</strong>有時間將正確的值運算完。</p>
<p>這時，如果BEQ條件成立代表要進行<strong>branch</strong>，所以<strong>branch unit</strong>會發送一個訊號回<strong>instruction cache</strong>將剛剛誤抓的<strong>指令（time 35 pcAddr = 1100）</strong> 覆蓋掉，所以在time 45時會看到romdataout為0。</p>
<p><strong>Time 55 成功跳至目標位址繼續執行</strong>
<img decoding="async" loading="lazy" src="https://i.imgur.com/HcD5dtx.jpg" alt="" class="img_ev3q"></p>
<hr>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="lw--add">LW &amp; ADD<a href="#lw--add" class="hash-link" aria-label="Direct link to LW &amp; ADD" title="Direct link to LW &amp; ADD">​</a></h3>
<p><strong>Instruction cache中的指令</strong></p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/tpNjFvV.jpg" alt="" class="img_ev3q"></p>
<p><strong>data cache中的資料</strong></p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/Ttssbim.jpg" alt="" class="img_ev3q"></p>
<ul>
<li>
<p>第一行為<strong>LW</strong>，將資料從<strong>data cache[00011]<strong>讀出後，放到</strong>reg[00101]</strong>。</p>
</li>
<li>
<p>第二行為<strong>ADD</strong>，將<strong>reg[00101] 與 reg[00111]</strong> 相加後，放到<strong>reg[00100]</strong>。</p>
</li>
</ul>
<p><strong>Register file中的資料</strong></p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/2IVI5Qr.jpg" alt="" class="img_ev3q"></p>
<p>上圖<strong>5</strong>為<strong>ADD</strong>運算完後結果的目的地，而<strong>6</strong>則是<strong>LW</strong>將資料從<strong>data cache</strong>搬過來的目的地。</p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/0jJaHKO.jpg" alt="" class="img_ev3q"></p>
<p>上圖為<strong>lock unit</strong>偵測到<strong>ADD</strong>使用的兩個資料有位址與<strong>LW</strong>的目的地相同，所以送出lock將<strong>DEC_ALU &amp; IF_ID &amp; PC</strong>這三個buffer先凍結，等到<strong>LW</strong>將正確的資料讀出後再繼續進行。</p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/eQO6Cbu.jpg" alt="" class="img_ev3q"></p>
<p>結果正確，如果沒有透過<strong>lock unit</strong>檢查，則ADD指令相加的資料就會是舊的資料，造成錯誤。
這邊比較麻煩的地方是因為<strong>Forwarding Unit</strong>，在選擇資料時的優先順序是<strong>先ALU_MEM再MEM_WB</strong>，因為正常的情況在<strong>pipeline中越靠前的指令代表越新的狀態</strong>，但是在<strong>LW</strong>這個指令卻要優先選擇<strong>MEM_WB</strong>的資料，因為前面的會是一個中途加入的空指令，為了等待資料從記憶體讀出來，所以正確的資料會在<strong>MEM_WB</strong>中。</p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/QTAevqk.jpg" alt="" class="img_ev3q"></p>
<p>透過<strong>lock unit</strong>產生相應的控制訊號送至<strong>IF_ID</strong>之後隨著<strong>pipeline</strong>前進後，進入<strong>Forwarding unit</strong>來決定要選擇哪一比資料。</p>
<hr>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="lw--branch">LW &amp; Branch<a href="#lw--branch" class="hash-link" aria-label="Direct link to LW &amp; Branch" title="Direct link to LW &amp; Branch">​</a></h3>
<p><strong>Instruction cache中的指令</strong></p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/1yfkAEC.jpg" alt="" class="img_ev3q"></p>
<ul>
<li>
<p>第一行為<strong>LW</strong>，將資料從<strong>data cache[10010]<strong>複製至</strong>reg[11010]</strong></p>
</li>
<li>
<p>第二行為<strong>BNE</strong>，比對<strong>reg[11010] 與 reg[11011]</strong>，如果不同就跳至<strong>PC + 4 + 20(圖中的第8行)</strong> 執行。</p>
</li>
</ul>
<p><strong>data cache中的資料</strong></p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/WjalLLv.jpg" alt="" class="img_ev3q"></p>
<p><strong>Register file中的資料</strong></p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/zOUapOe.jpg" alt="" class="img_ev3q"></p>
<p>觀察上圖可以發現在<strong>LW</strong>還未將資料載入至<strong>reg[11010] (圖中第27行)</strong>，這時資料的值不相同，所以如果在<strong>LW</strong>還未將資料從<strong>data cache</strong>複製過來時，就進行<strong>BNE</strong>就會發生錯誤，因為這時候的值還不是最新的。</p>
<p>因為我將<strong>Branch</strong>系列的指令提早到<strong>stage 2</strong>處理，所以這邊至少需要<strong>stall 兩個clock</strong>，因為資料最快也要等待<strong>stage 4</strong>結束後才會從<strong>data cache</strong>讀出，所以只能等待。</p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/1i7wF2W.jpg" alt="" class="img_ev3q"></p>
<p>我有試過將資料一從<strong>data cache</strong>出來時，就透過<strong>Forward</strong>的方式送至<strong>branch unit</strong>，但是這樣必須透過<strong>拉長單一clock的時間</strong>才能完成，但是在衡量下後認為<strong>stall兩個clock會比拉長單一clock時間更有效率</strong>，所以採用<strong>stall兩個clock</strong>。</p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/dC2MqTk.jpg" alt="" class="img_ev3q">
這邊資料剛從<strong>inst cache</strong>讀出進入IF_ID。</p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/rwRY1IL.jpg" alt="" class="img_ev3q">
<strong>lock unit</strong>發現<strong>hazard</strong>，所以<strong>stall兩個clock等待資料出來</strong></p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/FuK2uUk.jpg" alt="" class="img_ev3q">
比對後發現不符合<strong>BNE</strong>條件，所以繼續從被凍結的<strong>PC</strong>開始執行</p>
<p>如果將資料換成不一樣
<img decoding="async" loading="lazy" src="https://i.imgur.com/9kEGbQR.jpg" alt="" class="img_ev3q"></p>
<p>符合<strong>BNE</strong>條件，所以洗掉上一個誤抓的指令，跳轉至目標指令繼續執行</p>
<p>這邊也會遇到類似<strong>LW &amp; ADD</strong>的問題，處理方也差不多。
<img decoding="async" loading="lazy" src="https://i.imgur.com/13aaSt5.jpg" alt="" class="img_ev3q"></p>
<hr>
<h3 class="anchor anchorWithStickyNavbar_LWe7" id="blt--bge--bltu--bgeu--srai--sra--jal">BLT &amp; BGE &amp; BLTU &amp; BGEU &amp; SRAI &amp; SRA &amp; JAL<a href="#blt--bge--bltu--bgeu--srai--sra--jal" class="hash-link" aria-label="Direct link to BLT &amp; BGE &amp; BLTU &amp; BGEU &amp; SRAI &amp; SRA &amp; JAL" title="Direct link to BLT &amp; BGE &amp; BLTU &amp; BGEU &amp; SRAI &amp; SRA &amp; JAL">​</a></h3>
<p>待測試</p>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="自動化測試-using-risc-v-toolchain--makefile">自動化測試 (using risc-v toolchain &amp; makefile)<a href="#自動化測試-using-risc-v-toolchain--makefile" class="hash-link" aria-label="Direct link to 自動化測試 (using risc-v toolchain &amp; makefile)" title="Direct link to 自動化測試 (using risc-v toolchain &amp; makefile)">​</a></h2>
<p>先從<strong>github</strong>上將<strong>risc-v toolchain</strong>的原始碼複製一份下來，然後編譯以及設定一些相關參數。</p>
<p>然後就會得到可以支援<strong>risc-v</strong>的各式工具。</p>
<p><img decoding="async" loading="lazy" src="https://i.imgur.com/2gjOe20.jpg" alt="" class="img_ev3q"></p>
<p>這邊主要使用<strong>riscv64-unknow</strong> 編譯錯誤 應該編譯32bits 版本待修改~</p>
<p>修改中...</p></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="row margin-top--sm theme-doc-footer-edit-meta-row"><div class="col"><a href="https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/RISC-V ISA/Simple_RV32I_CPU.md" target="_blank" rel="noopener noreferrer" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_JAkA"></div></div></footer></article><nav class="docusaurus-mt-lg pagination-nav" aria-label="Docs pages"><a class="pagination-nav__link pagination-nav__link--prev" href="/docs/RISC-V ISA/Cache"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">Cache</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#brief" class="table-of-contents__link toc-highlight">Brief</a></li><li><a href="#架構圖" class="table-of-contents__link toc-highlight">架構圖</a></li><li><a href="#code" class="table-of-contents__link toc-highlight">Code</a></li><li><a href="#各ic與對應圖" class="table-of-contents__link toc-highlight">各IC與對應圖</a><ul><li><a href="#pc" class="table-of-contents__link toc-highlight">PC</a></li><li><a href="#instruction-cache" class="table-of-contents__link toc-highlight">Instruction Cache</a></li><li><a href="#if_id-buffer" class="table-of-contents__link toc-highlight">IF_ID buffer</a></li><li><a href="#decoder" class="table-of-contents__link toc-highlight">Decoder</a></li><li><a href="#control-unit-in-the-same-file-with-deocder" class="table-of-contents__link toc-highlight">Control Unit (In the same file with deocder)</a></li><li><a href="#branch-unit" class="table-of-contents__link toc-highlight">Branch Unit</a></li><li><a href="#register-file" class="table-of-contents__link toc-highlight">Register File</a></li><li><a href="#dec_alu-buffer" class="table-of-contents__link toc-highlight">DEC_ALU buffer</a></li><li><a href="#alu" class="table-of-contents__link toc-highlight">ALU</a></li><li><a href="#alu_mem" class="table-of-contents__link toc-highlight">ALU_MEM</a></li><li><a href="#data-cache" class="table-of-contents__link toc-highlight">Data Cache</a></li><li><a href="#mem_wb-buffer" class="table-of-contents__link toc-highlight">MEM_WB buffer</a></li><li><a href="#hazard-detect-unit" class="table-of-contents__link toc-highlight">Hazard detect Unit</a></li></ul></li><li><a href="#目前支援的指令" class="table-of-contents__link toc-highlight">目前支援的指令</a><ul><li><a href="#r_type_store-word" class="table-of-contents__link toc-highlight">R_Type_Store Word</a></li><li><a href="#i_type_load-word" class="table-of-contents__link toc-highlight">I_Type_Load Word</a></li><li><a href="#r_type_branch-condition-branch" class="table-of-contents__link toc-highlight">R_Type_Branch (condition branch)</a></li><li><a href="#j_type_jump-uncondition-branch" class="table-of-contents__link toc-highlight">J_Type_Jump (unCondition branch)</a></li><li><a href="#i_type_computation" class="table-of-contents__link toc-highlight">I_Type_Computation</a></li><li><a href="#r_type_computation" class="table-of-contents__link toc-highlight">R_Type_Computation</a></li></ul></li><li><a href="#測試-直接透過verilog中提供的function將二進位檔案讀入" class="table-of-contents__link toc-highlight">測試 (直接透過verilog中提供的function將二進位檔案讀入)</a><ul><li><a href="#sw--lw" class="table-of-contents__link toc-highlight">SW &amp; LW</a></li><li><a href="#add--sub--xor--or--and" class="table-of-contents__link toc-highlight">ADD &amp; SUB &amp; XOR &amp; OR &amp; AND</a></li><li><a href="#addi--sltiusltu--ori--sltislt--xori--andi" class="table-of-contents__link toc-highlight">ADDI &amp; SLTIU(SLTU) &amp; ORI &amp; SLTI*(SLT) &amp; XORI &amp; ANDI</a></li><li><a href="#beq--bne--sllisll--srlisrl" class="table-of-contents__link toc-highlight">BEQ &amp; BNE &amp; SLLI(SLL) &amp; SRLI(SRL)</a></li><li><a href="#lw--add" class="table-of-contents__link toc-highlight">LW &amp; ADD</a></li><li><a href="#lw--branch" class="table-of-contents__link toc-highlight">LW &amp; Branch</a></li><li><a href="#blt--bge--bltu--bgeu--srai--sra--jal" class="table-of-contents__link toc-highlight">BLT &amp; BGE &amp; BLTU &amp; BGEU &amp; SRAI &amp; SRA &amp; JAL</a></li></ul></li><li><a href="#自動化測試-using-risc-v-toolchain--makefile" class="table-of-contents__link toc-highlight">自動化測試 (using risc-v toolchain &amp; makefile)</a></li></ul></div></div></div></div></main></div></div></div><footer class="theme-layout-footer footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="theme-layout-footer-column col footer__col"><div class="footer__title">Contect</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/docs/intro">Mail: zung880214@gmail.com</a></li></ul></div><div class="theme-layout-footer-column col footer__col"><div class="footer__title">Media</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/Falcons0214" target="_blank" rel="noopener noreferrer" class="footer__link-item">Github<svg width="13.5" height="13.5" aria-hidden="true" class="iconExternalLink_nPIU"><use href="#theme-svg-external-link"></use></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © Joseph Huang, Inc. Built with Docusaurus.</div></div></div></footer></div>
</body>
</html>