# TCL File Generated by Component Editor 24.1
# Wed Oct 09 18:14:32 IST 2024
# DO NOT MODIFY


# 
# dxc_ss "dxc_ss" v1.0
#  2024.10.09.18:14:32
# 
# 

# 
# request TCL package from ACDS 24.1
# 
package require -exact qsys 24.1


# 
# module dxc_ss
# 
set_module_property DESCRIPTION ""
set_module_property NAME dxc_ss
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME dxc_ss
set_module_property DATASHEET_URL false
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL dxc_ss
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file dxc_ss.sv SYSTEM_VERILOG PATH dxc_ss.sv TOP_LEVEL_FILE
add_fileset_file ddc_top_ss.sv SYSTEM_VERILOG PATH ddc_top_ss.sv
add_fileset_file duc_top_ss.sv SYSTEM_VERILOG PATH duc_top_ss.sv
add_fileset_file DXC_SS_Registers.v VERILOG PATH DXC_SS_Registers.v
add_fileset_file def_param.vh VERILOG_INCLUDE PATH ../common/def_param.vh

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL dxc_ss
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file dxc_ss.sv SYSTEM_VERILOG PATH dxc_ss.sv
add_fileset_file ddc_top_ss.sv SYSTEM_VERILOG PATH ddc_top_ss.sv
add_fileset_file duc_top_ss.sv SYSTEM_VERILOG PATH duc_top_ss.sv
add_fileset_file DXC_SS_Registers.v VERILOG PATH DXC_SS_Registers.v
add_fileset_file def_param.vh VERILOG_INCLUDE PATH ../common/def_param.vh


# 
# documentation links
# 
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/PP_D2/IN-PhippsPeak_FPGA/src/ip/custom/dxc_ss_top/false


# 
# parameters
# 
add_parameter NUM_OF_ANT INTEGER 8
set_parameter_property NUM_OF_ANT DEFAULT_VALUE 8
set_parameter_property NUM_OF_ANT DISPLAY_NAME NUM_OF_ANT
set_parameter_property NUM_OF_ANT UNITS None
set_parameter_property NUM_OF_ANT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_OF_ANT AFFECTS_GENERATION false
set_parameter_property NUM_OF_ANT HDL_PARAMETER true
set_parameter_property NUM_OF_ANT EXPORT true
add_parameter NUM_OF_FFT INTEGER 2
set_parameter_property NUM_OF_FFT DEFAULT_VALUE 2
set_parameter_property NUM_OF_FFT DISPLAY_NAME NUM_OF_FFT
set_parameter_property NUM_OF_FFT UNITS None
set_parameter_property NUM_OF_FFT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_OF_FFT AFFECTS_GENERATION false
set_parameter_property NUM_OF_FFT HDL_PARAMETER true
set_parameter_property NUM_OF_FFT EXPORT true
add_parameter CPRI_ETH_DATAWIDTH INTEGER 128
set_parameter_property CPRI_ETH_DATAWIDTH DEFAULT_VALUE 128
set_parameter_property CPRI_ETH_DATAWIDTH DISPLAY_NAME CPRI_ETH_DATAWIDTH
set_parameter_property CPRI_ETH_DATAWIDTH UNITS None
set_parameter_property CPRI_ETH_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CPRI_ETH_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property CPRI_ETH_DATAWIDTH HDL_PARAMETER true
set_parameter_property CPRI_ETH_DATAWIDTH EXPORT true
add_parameter XRAN_ETH_DATAWIDTH INTEGER 128
set_parameter_property XRAN_ETH_DATAWIDTH DEFAULT_VALUE 128
set_parameter_property XRAN_ETH_DATAWIDTH DISPLAY_NAME XRAN_ETH_DATAWIDTH
set_parameter_property XRAN_ETH_DATAWIDTH UNITS None
set_parameter_property XRAN_ETH_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property XRAN_ETH_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property XRAN_ETH_DATAWIDTH HDL_PARAMETER true
set_parameter_property XRAN_ETH_DATAWIDTH EXPORT true
add_parameter CH_DW INTEGER 8
set_parameter_property CH_DW DEFAULT_VALUE 8
set_parameter_property CH_DW DISPLAY_NAME CH_DW
set_parameter_property CH_DW UNITS None
set_parameter_property CH_DW ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CH_DW AFFECTS_GENERATION false
set_parameter_property CH_DW HDL_PARAMETER true
set_parameter_property CH_DW EXPORT true
add_parameter NUM_OF_PRACH INTEGER 2
set_parameter_property NUM_OF_PRACH DEFAULT_VALUE 2
set_parameter_property NUM_OF_PRACH DISPLAY_NAME NUM_OF_PRACH
set_parameter_property NUM_OF_PRACH UNITS None
set_parameter_property NUM_OF_PRACH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_OF_PRACH AFFECTS_GENERATION false
set_parameter_property NUM_OF_PRACH HDL_PARAMETER true
set_parameter_property NUM_OF_PRACH EXPORT true
add_parameter CAPTURE_DMA_WIDTH INTEGER 512
set_parameter_property CAPTURE_DMA_WIDTH DEFAULT_VALUE 512
set_parameter_property CAPTURE_DMA_WIDTH DISPLAY_NAME CAPTURE_DMA_WIDTH
set_parameter_property CAPTURE_DMA_WIDTH UNITS None
set_parameter_property CAPTURE_DMA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CAPTURE_DMA_WIDTH AFFECTS_GENERATION false
set_parameter_property CAPTURE_DMA_WIDTH HDL_PARAMETER true
set_parameter_property CAPTURE_DMA_WIDTH EXPORT true
add_parameter IQ_DATAWIDTH INTEGER 32
set_parameter_property IQ_DATAWIDTH DEFAULT_VALUE 32
set_parameter_property IQ_DATAWIDTH DISPLAY_NAME IQ_DATAWIDTH
set_parameter_property IQ_DATAWIDTH UNITS None
set_parameter_property IQ_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property IQ_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property IQ_DATAWIDTH HDL_PARAMETER true
set_parameter_property IQ_DATAWIDTH EXPORT true
add_parameter CPRI_FRAME_DATAWIDTH INTEGER 64
set_parameter_property CPRI_FRAME_DATAWIDTH DEFAULT_VALUE 64
set_parameter_property CPRI_FRAME_DATAWIDTH DISPLAY_NAME CPRI_FRAME_DATAWIDTH
set_parameter_property CPRI_FRAME_DATAWIDTH UNITS None
set_parameter_property CPRI_FRAME_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CPRI_FRAME_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property CPRI_FRAME_DATAWIDTH HDL_PARAMETER true
set_parameter_property CPRI_FRAME_DATAWIDTH EXPORT true
add_parameter ECPRI_CAPTURE_INSTANCES INTEGER 2
set_parameter_property ECPRI_CAPTURE_INSTANCES DEFAULT_VALUE 2
set_parameter_property ECPRI_CAPTURE_INSTANCES DISPLAY_NAME ECPRI_CAPTURE_INSTANCES
set_parameter_property ECPRI_CAPTURE_INSTANCES UNITS None
set_parameter_property ECPRI_CAPTURE_INSTANCES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ECPRI_CAPTURE_INSTANCES AFFECTS_GENERATION false
set_parameter_property ECPRI_CAPTURE_INSTANCES HDL_PARAMETER true
set_parameter_property ECPRI_CAPTURE_INSTANCES EXPORT true
add_parameter DSP_CAPTURE_INSTANCES INTEGER 30
set_parameter_property DSP_CAPTURE_INSTANCES DEFAULT_VALUE 30
set_parameter_property DSP_CAPTURE_INSTANCES DISPLAY_NAME DSP_CAPTURE_INSTANCES
set_parameter_property DSP_CAPTURE_INSTANCES UNITS None
set_parameter_property DSP_CAPTURE_INSTANCES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DSP_CAPTURE_INSTANCES AFFECTS_GENERATION false
set_parameter_property DSP_CAPTURE_INSTANCES HDL_PARAMETER true
set_parameter_property DSP_CAPTURE_INSTANCES EXPORT true
add_parameter DXC_DSP_CAPTURE_INST INTEGER 22
set_parameter_property DXC_DSP_CAPTURE_INST DEFAULT_VALUE 22
set_parameter_property DXC_DSP_CAPTURE_INST DISPLAY_NAME DXC_DSP_CAPTURE_INST
set_parameter_property DXC_DSP_CAPTURE_INST UNITS None
set_parameter_property DXC_DSP_CAPTURE_INST ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DXC_DSP_CAPTURE_INST AFFECTS_GENERATION false
set_parameter_property DXC_DSP_CAPTURE_INST HDL_PARAMETER true
set_parameter_property DXC_DSP_CAPTURE_INST EXPORT true


# 
# display items
# 


# 
# connection point clock_csr
# 
add_interface clock_csr clock end
set_interface_property clock_csr ENABLED true
set_interface_property clock_csr EXPORT_OF ""
set_interface_property clock_csr PORT_NAME_MAP ""
set_interface_property clock_csr CMSIS_SVD_VARIABLES ""
set_interface_property clock_csr SVD_ADDRESS_GROUP ""
set_interface_property clock_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_csr SV_INTERFACE_TYPE ""
set_interface_property clock_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_csr clk_csr clk Input 1


# 
# connection point clock_dsp
# 
add_interface clock_dsp clock end
set_interface_property clock_dsp ENABLED true
set_interface_property clock_dsp EXPORT_OF ""
set_interface_property clock_dsp PORT_NAME_MAP ""
set_interface_property clock_dsp CMSIS_SVD_VARIABLES ""
set_interface_property clock_dsp SVD_ADDRESS_GROUP ""
set_interface_property clock_dsp IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_dsp SV_INTERFACE_TYPE ""
set_interface_property clock_dsp SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_dsp clk_dsp clk Input 1


# 
# connection point rst_csr_n
# 
add_interface rst_csr_n reset end
set_interface_property rst_csr_n associatedClock clock_csr
set_interface_property rst_csr_n synchronousEdges DEASSERT
set_interface_property rst_csr_n ENABLED true
set_interface_property rst_csr_n EXPORT_OF ""
set_interface_property rst_csr_n PORT_NAME_MAP ""
set_interface_property rst_csr_n CMSIS_SVD_VARIABLES ""
set_interface_property rst_csr_n SVD_ADDRESS_GROUP ""
set_interface_property rst_csr_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rst_csr_n SV_INTERFACE_TYPE ""
set_interface_property rst_csr_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rst_csr_n rst_csr_n reset_n Input 1


# 
# connection point rst_dsp_n
# 
add_interface rst_dsp_n reset end
set_interface_property rst_dsp_n associatedClock clock_dsp
set_interface_property rst_dsp_n synchronousEdges DEASSERT
set_interface_property rst_dsp_n ENABLED true
set_interface_property rst_dsp_n EXPORT_OF ""
set_interface_property rst_dsp_n PORT_NAME_MAP ""
set_interface_property rst_dsp_n CMSIS_SVD_VARIABLES ""
set_interface_property rst_dsp_n SVD_ADDRESS_GROUP ""
set_interface_property rst_dsp_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rst_dsp_n SV_INTERFACE_TYPE ""
set_interface_property rst_dsp_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rst_dsp_n rst_dsp_n reset_n Input 1


# 
# connection point soft_rst
# 
add_interface soft_rst conduit end
set_interface_property soft_rst associatedClock ""
set_interface_property soft_rst associatedReset ""
set_interface_property soft_rst ENABLED true
set_interface_property soft_rst EXPORT_OF ""
set_interface_property soft_rst PORT_NAME_MAP ""
set_interface_property soft_rst CMSIS_SVD_VARIABLES ""
set_interface_property soft_rst SVD_ADDRESS_GROUP ""
set_interface_property soft_rst IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property soft_rst SV_INTERFACE_TYPE ""
set_interface_property soft_rst SV_INTERFACE_MODPORT_TYPE ""

add_interface_port soft_rst rst_soft_n rst_soft_n Input 1


# 
# connection point ifft_duc_sink_l1
# 
add_interface ifft_duc_sink_l1 avalon_streaming end
set_interface_property ifft_duc_sink_l1 associatedClock clock_dsp
set_interface_property ifft_duc_sink_l1 associatedReset rst_dsp_n
set_interface_property ifft_duc_sink_l1 dataBitsPerSymbol 8
set_interface_property ifft_duc_sink_l1 errorDescriptor ""
set_interface_property ifft_duc_sink_l1 firstSymbolInHighOrderBits true
set_interface_property ifft_duc_sink_l1 maxChannel 0
set_interface_property ifft_duc_sink_l1 readyAllowance 0
set_interface_property ifft_duc_sink_l1 readyLatency 0
set_interface_property ifft_duc_sink_l1 ENABLED true
set_interface_property ifft_duc_sink_l1 EXPORT_OF ""
set_interface_property ifft_duc_sink_l1 PORT_NAME_MAP ""
set_interface_property ifft_duc_sink_l1 CMSIS_SVD_VARIABLES ""
set_interface_property ifft_duc_sink_l1 SVD_ADDRESS_GROUP ""
set_interface_property ifft_duc_sink_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ifft_duc_sink_l1 SV_INTERFACE_TYPE ""
set_interface_property ifft_duc_sink_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ifft_duc_sink_l1 ifft_duc_sink_valid1 valid Input 1
add_interface_port ifft_duc_sink_l1 ifft_duc_sink_data1 data Input "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port ifft_duc_sink_l1 ifft_duc_sink_channel1 channel Input 8


# 
# connection point ifft_duc_sink_l2
# 
add_interface ifft_duc_sink_l2 avalon_streaming end
set_interface_property ifft_duc_sink_l2 associatedClock clock_dsp
set_interface_property ifft_duc_sink_l2 associatedReset rst_dsp_n
set_interface_property ifft_duc_sink_l2 dataBitsPerSymbol 8
set_interface_property ifft_duc_sink_l2 errorDescriptor ""
set_interface_property ifft_duc_sink_l2 firstSymbolInHighOrderBits true
set_interface_property ifft_duc_sink_l2 maxChannel 0
set_interface_property ifft_duc_sink_l2 readyAllowance 0
set_interface_property ifft_duc_sink_l2 readyLatency 0
set_interface_property ifft_duc_sink_l2 ENABLED true
set_interface_property ifft_duc_sink_l2 EXPORT_OF ""
set_interface_property ifft_duc_sink_l2 PORT_NAME_MAP ""
set_interface_property ifft_duc_sink_l2 CMSIS_SVD_VARIABLES ""
set_interface_property ifft_duc_sink_l2 SVD_ADDRESS_GROUP ""
set_interface_property ifft_duc_sink_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ifft_duc_sink_l2 SV_INTERFACE_TYPE ""
set_interface_property ifft_duc_sink_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ifft_duc_sink_l2 ifft_duc_sink_valid2 valid Input 1
add_interface_port ifft_duc_sink_l2 ifft_duc_sink_data2 data Input "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port ifft_duc_sink_l2 ifft_duc_sink_channel2 channel Input 8


# 
# connection point ddc_avst_sink
# 
add_interface ddc_avst_sink conduit end
set_interface_property ddc_avst_sink associatedClock clock_dsp
set_interface_property ddc_avst_sink associatedReset ""
set_interface_property ddc_avst_sink ENABLED true
set_interface_property ddc_avst_sink EXPORT_OF ""
set_interface_property ddc_avst_sink PORT_NAME_MAP ""
set_interface_property ddc_avst_sink CMSIS_SVD_VARIABLES ""
set_interface_property ddc_avst_sink SVD_ADDRESS_GROUP ""
set_interface_property ddc_avst_sink IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ddc_avst_sink SV_INTERFACE_TYPE ""
set_interface_property ddc_avst_sink SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ddc_avst_sink avst_sink_valid avst_sink_valid Input 1
add_interface_port ddc_avst_sink avst_sink_channel avst_sink_channel Input 8
add_interface_port ddc_avst_sink avst_sink_data_l1 avst_sink_data_l1 Input "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port ddc_avst_sink avst_sink_data_l2 avst_sink_data_l2 Input "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port ddc_avst_sink avst_sink_data_l3 avst_sink_data_l3 Input "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port ddc_avst_sink avst_sink_data_l4 avst_sink_data_l4 Input "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port ddc_avst_sink avst_sink_data_l5 avst_sink_data_l5 Input "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port ddc_avst_sink avst_sink_data_l6 avst_sink_data_l6 Input "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port ddc_avst_sink avst_sink_data_l7 avst_sink_data_l7 Input "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port ddc_avst_sink avst_sink_data_l8 avst_sink_data_l8 Input "((IQ_DATAWIDTH - 1)) - (0) + 1"


# 
# connection point duc_avst_source
# 
add_interface duc_avst_source conduit end
set_interface_property duc_avst_source associatedClock clock_dsp
set_interface_property duc_avst_source associatedReset ""
set_interface_property duc_avst_source ENABLED true
set_interface_property duc_avst_source EXPORT_OF ""
set_interface_property duc_avst_source PORT_NAME_MAP ""
set_interface_property duc_avst_source CMSIS_SVD_VARIABLES ""
set_interface_property duc_avst_source SVD_ADDRESS_GROUP ""
set_interface_property duc_avst_source IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property duc_avst_source SV_INTERFACE_TYPE ""
set_interface_property duc_avst_source SV_INTERFACE_MODPORT_TYPE ""

add_interface_port duc_avst_source duc_avst_source_valid duc_avst_source_valid Output 1
add_interface_port duc_avst_source duc_avst_source_data0 duc_avst_source_data0 Output "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port duc_avst_source duc_avst_source_data1 duc_avst_source_data1 Output "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port duc_avst_source duc_avst_source_data2 duc_avst_source_data2 Output "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port duc_avst_source duc_avst_source_data3 duc_avst_source_data3 Output "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port duc_avst_source duc_avst_source_data4 duc_avst_source_data4 Output "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port duc_avst_source duc_avst_source_data5 duc_avst_source_data5 Output "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port duc_avst_source duc_avst_source_data6 duc_avst_source_data6 Output "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port duc_avst_source duc_avst_source_data7 duc_avst_source_data7 Output "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port duc_avst_source duc_avst_source_channel duc_avst_source_channel Output 8


# 
# connection point ddc_source_l1
# 
add_interface ddc_source_l1 avalon_streaming start
set_interface_property ddc_source_l1 associatedClock clock_dsp
set_interface_property ddc_source_l1 associatedReset rst_dsp_n
set_interface_property ddc_source_l1 dataBitsPerSymbol 8
set_interface_property ddc_source_l1 errorDescriptor ""
set_interface_property ddc_source_l1 firstSymbolInHighOrderBits true
set_interface_property ddc_source_l1 maxChannel 0
set_interface_property ddc_source_l1 readyAllowance 0
set_interface_property ddc_source_l1 readyLatency 0
set_interface_property ddc_source_l1 ENABLED true
set_interface_property ddc_source_l1 EXPORT_OF ""
set_interface_property ddc_source_l1 PORT_NAME_MAP ""
set_interface_property ddc_source_l1 CMSIS_SVD_VARIABLES ""
set_interface_property ddc_source_l1 SVD_ADDRESS_GROUP ""
set_interface_property ddc_source_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ddc_source_l1 SV_INTERFACE_TYPE ""
set_interface_property ddc_source_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ddc_source_l1 ddc_source_valid1 valid Output 1
add_interface_port ddc_source_l1 ddc_source_data1 data Output "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port ddc_source_l1 ddc_source_channel1 channel Output 8


# 
# connection point ddc_source_l2
# 
add_interface ddc_source_l2 avalon_streaming start
set_interface_property ddc_source_l2 associatedClock clock_dsp
set_interface_property ddc_source_l2 associatedReset rst_dsp_n
set_interface_property ddc_source_l2 dataBitsPerSymbol 8
set_interface_property ddc_source_l2 errorDescriptor ""
set_interface_property ddc_source_l2 firstSymbolInHighOrderBits true
set_interface_property ddc_source_l2 maxChannel 0
set_interface_property ddc_source_l2 readyAllowance 0
set_interface_property ddc_source_l2 readyLatency 0
set_interface_property ddc_source_l2 ENABLED true
set_interface_property ddc_source_l2 EXPORT_OF ""
set_interface_property ddc_source_l2 PORT_NAME_MAP ""
set_interface_property ddc_source_l2 CMSIS_SVD_VARIABLES ""
set_interface_property ddc_source_l2 SVD_ADDRESS_GROUP ""
set_interface_property ddc_source_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ddc_source_l2 SV_INTERFACE_TYPE ""
set_interface_property ddc_source_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ddc_source_l2 ddc_source_valid2 valid Output 1
add_interface_port ddc_source_l2 ddc_source_data2 data Output "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port ddc_source_l2 ddc_source_channel2 channel Output 8


# 
# connection point rfp_pulse
# 
add_interface rfp_pulse conduit end
set_interface_property rfp_pulse associatedClock ""
set_interface_property rfp_pulse associatedReset ""
set_interface_property rfp_pulse ENABLED true
set_interface_property rfp_pulse EXPORT_OF ""
set_interface_property rfp_pulse PORT_NAME_MAP ""
set_interface_property rfp_pulse CMSIS_SVD_VARIABLES ""
set_interface_property rfp_pulse SVD_ADDRESS_GROUP ""
set_interface_property rfp_pulse IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rfp_pulse SV_INTERFACE_TYPE ""
set_interface_property rfp_pulse SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rfp_pulse rfp_pul data Input 1


# 
# connection point bw_config_cc1
# 
add_interface bw_config_cc1 conduit end
set_interface_property bw_config_cc1 associatedClock ""
set_interface_property bw_config_cc1 associatedReset ""
set_interface_property bw_config_cc1 ENABLED true
set_interface_property bw_config_cc1 EXPORT_OF ""
set_interface_property bw_config_cc1 PORT_NAME_MAP ""
set_interface_property bw_config_cc1 CMSIS_SVD_VARIABLES ""
set_interface_property bw_config_cc1 SVD_ADDRESS_GROUP ""
set_interface_property bw_config_cc1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property bw_config_cc1 SV_INTERFACE_TYPE ""
set_interface_property bw_config_cc1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port bw_config_cc1 bw_config_cc1 bw_config_cc1 Input 8


# 
# connection point bw_config_cc2
# 
add_interface bw_config_cc2 conduit end
set_interface_property bw_config_cc2 associatedClock ""
set_interface_property bw_config_cc2 associatedReset ""
set_interface_property bw_config_cc2 ENABLED true
set_interface_property bw_config_cc2 EXPORT_OF ""
set_interface_property bw_config_cc2 PORT_NAME_MAP ""
set_interface_property bw_config_cc2 CMSIS_SVD_VARIABLES ""
set_interface_property bw_config_cc2 SVD_ADDRESS_GROUP ""
set_interface_property bw_config_cc2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property bw_config_cc2 SV_INTERFACE_TYPE ""
set_interface_property bw_config_cc2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port bw_config_cc2 bw_config_cc2 bw_config_cc2 Input 8


# 
# connection point dxc_avst_selctd_cap_intf
# 
add_interface dxc_avst_selctd_cap_intf avalon_streaming start
set_interface_property dxc_avst_selctd_cap_intf associatedClock clock_dsp
set_interface_property dxc_avst_selctd_cap_intf associatedReset rst_dsp_n
set_interface_property dxc_avst_selctd_cap_intf dataBitsPerSymbol 8
set_interface_property dxc_avst_selctd_cap_intf errorDescriptor ""
set_interface_property dxc_avst_selctd_cap_intf firstSymbolInHighOrderBits true
set_interface_property dxc_avst_selctd_cap_intf maxChannel 0
set_interface_property dxc_avst_selctd_cap_intf readyAllowance 0
set_interface_property dxc_avst_selctd_cap_intf readyLatency 0
set_interface_property dxc_avst_selctd_cap_intf ENABLED true
set_interface_property dxc_avst_selctd_cap_intf EXPORT_OF ""
set_interface_property dxc_avst_selctd_cap_intf PORT_NAME_MAP ""
set_interface_property dxc_avst_selctd_cap_intf CMSIS_SVD_VARIABLES ""
set_interface_property dxc_avst_selctd_cap_intf SVD_ADDRESS_GROUP ""
set_interface_property dxc_avst_selctd_cap_intf IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property dxc_avst_selctd_cap_intf SV_INTERFACE_TYPE ""
set_interface_property dxc_avst_selctd_cap_intf SV_INTERFACE_MODPORT_TYPE ""

add_interface_port dxc_avst_selctd_cap_intf dxc_avst_selctd_cap_intf_valid valid Output 1
add_interface_port dxc_avst_selctd_cap_intf dxc_avst_selctd_cap_intf_data data Output "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port dxc_avst_selctd_cap_intf dxc_avst_selctd_cap_intf_chan channel Output 3


# 
# connection point dxc_ss_config_csr
# 
add_interface dxc_ss_config_csr avalon end
set_interface_property dxc_ss_config_csr addressGroup 0
set_interface_property dxc_ss_config_csr addressUnits WORDS
set_interface_property dxc_ss_config_csr associatedClock clock_csr
set_interface_property dxc_ss_config_csr associatedReset rst_csr_n
set_interface_property dxc_ss_config_csr bitsPerSymbol 8
set_interface_property dxc_ss_config_csr bridgedAddressOffset ""
set_interface_property dxc_ss_config_csr bridgesToMaster ""
set_interface_property dxc_ss_config_csr burstOnBurstBoundariesOnly false
set_interface_property dxc_ss_config_csr burstcountUnits WORDS
set_interface_property dxc_ss_config_csr explicitAddressSpan 0
set_interface_property dxc_ss_config_csr holdTime 0
set_interface_property dxc_ss_config_csr linewrapBursts false
set_interface_property dxc_ss_config_csr maximumPendingReadTransactions 1
set_interface_property dxc_ss_config_csr maximumPendingWriteTransactions 0
set_interface_property dxc_ss_config_csr minimumResponseLatency 1
set_interface_property dxc_ss_config_csr readLatency 0
set_interface_property dxc_ss_config_csr readWaitTime 1
set_interface_property dxc_ss_config_csr setupTime 0
set_interface_property dxc_ss_config_csr timingUnits Cycles
set_interface_property dxc_ss_config_csr transparentBridge false
set_interface_property dxc_ss_config_csr waitrequestAllowance 0
set_interface_property dxc_ss_config_csr writeWaitTime 0
set_interface_property dxc_ss_config_csr dfhFeatureGuid 0
set_interface_property dxc_ss_config_csr dfhGroupId 0
set_interface_property dxc_ss_config_csr dfhParameterId ""
set_interface_property dxc_ss_config_csr dfhParameterName ""
set_interface_property dxc_ss_config_csr dfhParameterVersion ""
set_interface_property dxc_ss_config_csr dfhParameterData ""
set_interface_property dxc_ss_config_csr dfhParameterDataLength ""
set_interface_property dxc_ss_config_csr dfhFeatureMajorVersion 0
set_interface_property dxc_ss_config_csr dfhFeatureMinorVersion 0
set_interface_property dxc_ss_config_csr dfhFeatureId 35
set_interface_property dxc_ss_config_csr dfhFeatureType 3
set_interface_property dxc_ss_config_csr ENABLED true
set_interface_property dxc_ss_config_csr EXPORT_OF ""
set_interface_property dxc_ss_config_csr PORT_NAME_MAP ""
set_interface_property dxc_ss_config_csr CMSIS_SVD_VARIABLES ""
set_interface_property dxc_ss_config_csr SVD_ADDRESS_GROUP ""
set_interface_property dxc_ss_config_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property dxc_ss_config_csr SV_INTERFACE_TYPE ""
set_interface_property dxc_ss_config_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port dxc_ss_config_csr dxc_ss_config_csr_address address Input 7
add_interface_port dxc_ss_config_csr dxc_ss_config_csr_write write Input 1
add_interface_port dxc_ss_config_csr dxc_ss_config_csr_writedata writedata Input 32
add_interface_port dxc_ss_config_csr dxc_ss_config_csr_readdata readdata Output 32
add_interface_port dxc_ss_config_csr dxc_ss_config_csr_readdatavalid readdatavalid Output 1
add_interface_port dxc_ss_config_csr dxc_ss_config_csr_waitrequest waitrequest Output 1
add_interface_port dxc_ss_config_csr dxc_ss_config_csr_read read Input 1
set_interface_assignment dxc_ss_config_csr embeddedsw.configuration.isFlash 0
set_interface_assignment dxc_ss_config_csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment dxc_ss_config_csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment dxc_ss_config_csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point duc_csr_l1
# 
add_interface duc_csr_l1 avalon end
set_interface_property duc_csr_l1 addressGroup 0
set_interface_property duc_csr_l1 addressUnits WORDS
set_interface_property duc_csr_l1 associatedClock clock_csr
set_interface_property duc_csr_l1 associatedReset rst_csr_n
set_interface_property duc_csr_l1 bitsPerSymbol 8
set_interface_property duc_csr_l1 bridgedAddressOffset ""
set_interface_property duc_csr_l1 bridgesToMaster ""
set_interface_property duc_csr_l1 burstOnBurstBoundariesOnly false
set_interface_property duc_csr_l1 burstcountUnits WORDS
set_interface_property duc_csr_l1 explicitAddressSpan 0
set_interface_property duc_csr_l1 holdTime 0
set_interface_property duc_csr_l1 linewrapBursts false
set_interface_property duc_csr_l1 maximumPendingReadTransactions 1
set_interface_property duc_csr_l1 maximumPendingWriteTransactions 0
set_interface_property duc_csr_l1 minimumResponseLatency 1
set_interface_property duc_csr_l1 readLatency 0
set_interface_property duc_csr_l1 readWaitTime 1
set_interface_property duc_csr_l1 setupTime 0
set_interface_property duc_csr_l1 timingUnits Cycles
set_interface_property duc_csr_l1 transparentBridge false
set_interface_property duc_csr_l1 waitrequestAllowance 0
set_interface_property duc_csr_l1 writeWaitTime 0
set_interface_property duc_csr_l1 dfhFeatureGuid 0
set_interface_property duc_csr_l1 dfhGroupId 0
set_interface_property duc_csr_l1 dfhParameterId ""
set_interface_property duc_csr_l1 dfhParameterName ""
set_interface_property duc_csr_l1 dfhParameterVersion ""
set_interface_property duc_csr_l1 dfhParameterData ""
set_interface_property duc_csr_l1 dfhParameterDataLength ""
set_interface_property duc_csr_l1 dfhFeatureMajorVersion 0
set_interface_property duc_csr_l1 dfhFeatureMinorVersion 0
set_interface_property duc_csr_l1 dfhFeatureId 35
set_interface_property duc_csr_l1 dfhFeatureType 3
set_interface_property duc_csr_l1 ENABLED true
set_interface_property duc_csr_l1 EXPORT_OF ""
set_interface_property duc_csr_l1 PORT_NAME_MAP ""
set_interface_property duc_csr_l1 CMSIS_SVD_VARIABLES ""
set_interface_property duc_csr_l1 SVD_ADDRESS_GROUP ""
set_interface_property duc_csr_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property duc_csr_l1 SV_INTERFACE_TYPE ""
set_interface_property duc_csr_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port duc_csr_l1 duc_l1_busIn_writedata writedata Input 32
add_interface_port duc_csr_l1 duc_l1_busIn_address address Input 12
add_interface_port duc_csr_l1 duc_l1_busIn_write write Input 1
add_interface_port duc_csr_l1 duc_l1_busIn_read read Input 1
add_interface_port duc_csr_l1 duc_l1_busOut_readdatavalid readdatavalid Output 1
add_interface_port duc_csr_l1 duc_l1_busOut_readdata readdata Output 32
add_interface_port duc_csr_l1 duc_l1_busOut_waitrequest waitrequest Output 1
set_interface_assignment duc_csr_l1 embeddedsw.configuration.isFlash 0
set_interface_assignment duc_csr_l1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment duc_csr_l1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment duc_csr_l1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point ddc_csr_l1
# 
add_interface ddc_csr_l1 avalon end
set_interface_property ddc_csr_l1 addressGroup 0
set_interface_property ddc_csr_l1 addressUnits WORDS
set_interface_property ddc_csr_l1 associatedClock clock_csr
set_interface_property ddc_csr_l1 associatedReset rst_csr_n
set_interface_property ddc_csr_l1 bitsPerSymbol 8
set_interface_property ddc_csr_l1 bridgedAddressOffset ""
set_interface_property ddc_csr_l1 bridgesToMaster ""
set_interface_property ddc_csr_l1 burstOnBurstBoundariesOnly false
set_interface_property ddc_csr_l1 burstcountUnits WORDS
set_interface_property ddc_csr_l1 explicitAddressSpan 0
set_interface_property ddc_csr_l1 holdTime 0
set_interface_property ddc_csr_l1 linewrapBursts false
set_interface_property ddc_csr_l1 maximumPendingReadTransactions 1
set_interface_property ddc_csr_l1 maximumPendingWriteTransactions 0
set_interface_property ddc_csr_l1 minimumResponseLatency 1
set_interface_property ddc_csr_l1 readLatency 0
set_interface_property ddc_csr_l1 readWaitTime 1
set_interface_property ddc_csr_l1 setupTime 0
set_interface_property ddc_csr_l1 timingUnits Cycles
set_interface_property ddc_csr_l1 transparentBridge false
set_interface_property ddc_csr_l1 waitrequestAllowance 0
set_interface_property ddc_csr_l1 writeWaitTime 0
set_interface_property ddc_csr_l1 dfhFeatureGuid 0
set_interface_property ddc_csr_l1 dfhGroupId 0
set_interface_property ddc_csr_l1 dfhParameterId ""
set_interface_property ddc_csr_l1 dfhParameterName ""
set_interface_property ddc_csr_l1 dfhParameterVersion ""
set_interface_property ddc_csr_l1 dfhParameterData ""
set_interface_property ddc_csr_l1 dfhParameterDataLength ""
set_interface_property ddc_csr_l1 dfhFeatureMajorVersion 0
set_interface_property ddc_csr_l1 dfhFeatureMinorVersion 0
set_interface_property ddc_csr_l1 dfhFeatureId 35
set_interface_property ddc_csr_l1 dfhFeatureType 3
set_interface_property ddc_csr_l1 ENABLED true
set_interface_property ddc_csr_l1 EXPORT_OF ""
set_interface_property ddc_csr_l1 PORT_NAME_MAP ""
set_interface_property ddc_csr_l1 CMSIS_SVD_VARIABLES ""
set_interface_property ddc_csr_l1 SVD_ADDRESS_GROUP ""
set_interface_property ddc_csr_l1 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ddc_csr_l1 SV_INTERFACE_TYPE ""
set_interface_property ddc_csr_l1 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ddc_csr_l1 ddc_l1_busIn_writedata writedata Input 32
add_interface_port ddc_csr_l1 ddc_l1_busIn_address address Input 12
add_interface_port ddc_csr_l1 ddc_l1_busIn_write write Input 1
add_interface_port ddc_csr_l1 ddc_l1_busIn_read read Input 1
add_interface_port ddc_csr_l1 ddc_l1_busOut_readdatavalid readdatavalid Output 1
add_interface_port ddc_csr_l1 ddc_l1_busOut_readdata readdata Output 32
add_interface_port ddc_csr_l1 ddc_l1_busOut_waitrequest waitrequest Output 1
set_interface_assignment ddc_csr_l1 embeddedsw.configuration.isFlash 0
set_interface_assignment ddc_csr_l1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment ddc_csr_l1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment ddc_csr_l1 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point duc_csr_l2
# 
add_interface duc_csr_l2 avalon end
set_interface_property duc_csr_l2 addressGroup 0
set_interface_property duc_csr_l2 addressUnits WORDS
set_interface_property duc_csr_l2 associatedClock clock_csr
set_interface_property duc_csr_l2 associatedReset rst_csr_n
set_interface_property duc_csr_l2 bitsPerSymbol 8
set_interface_property duc_csr_l2 bridgedAddressOffset ""
set_interface_property duc_csr_l2 bridgesToMaster ""
set_interface_property duc_csr_l2 burstOnBurstBoundariesOnly false
set_interface_property duc_csr_l2 burstcountUnits WORDS
set_interface_property duc_csr_l2 explicitAddressSpan 0
set_interface_property duc_csr_l2 holdTime 0
set_interface_property duc_csr_l2 linewrapBursts false
set_interface_property duc_csr_l2 maximumPendingReadTransactions 1
set_interface_property duc_csr_l2 maximumPendingWriteTransactions 0
set_interface_property duc_csr_l2 minimumResponseLatency 1
set_interface_property duc_csr_l2 readLatency 0
set_interface_property duc_csr_l2 readWaitTime 1
set_interface_property duc_csr_l2 setupTime 0
set_interface_property duc_csr_l2 timingUnits Cycles
set_interface_property duc_csr_l2 transparentBridge false
set_interface_property duc_csr_l2 waitrequestAllowance 0
set_interface_property duc_csr_l2 writeWaitTime 0
set_interface_property duc_csr_l2 dfhFeatureGuid 0
set_interface_property duc_csr_l2 dfhGroupId 0
set_interface_property duc_csr_l2 dfhParameterId ""
set_interface_property duc_csr_l2 dfhParameterName ""
set_interface_property duc_csr_l2 dfhParameterVersion ""
set_interface_property duc_csr_l2 dfhParameterData ""
set_interface_property duc_csr_l2 dfhParameterDataLength ""
set_interface_property duc_csr_l2 dfhFeatureMajorVersion 0
set_interface_property duc_csr_l2 dfhFeatureMinorVersion 0
set_interface_property duc_csr_l2 dfhFeatureId 35
set_interface_property duc_csr_l2 dfhFeatureType 3
set_interface_property duc_csr_l2 ENABLED true
set_interface_property duc_csr_l2 EXPORT_OF ""
set_interface_property duc_csr_l2 PORT_NAME_MAP ""
set_interface_property duc_csr_l2 CMSIS_SVD_VARIABLES ""
set_interface_property duc_csr_l2 SVD_ADDRESS_GROUP ""
set_interface_property duc_csr_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property duc_csr_l2 SV_INTERFACE_TYPE ""
set_interface_property duc_csr_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port duc_csr_l2 duc_l2_busIn_writedata writedata Input 32
add_interface_port duc_csr_l2 duc_l2_busIn_address address Input 12
add_interface_port duc_csr_l2 duc_l2_busIn_write write Input 1
add_interface_port duc_csr_l2 duc_l2_busIn_read read Input 1
add_interface_port duc_csr_l2 duc_l2_busOut_readdatavalid readdatavalid Output 1
add_interface_port duc_csr_l2 duc_l2_busOut_readdata readdata Output 32
add_interface_port duc_csr_l2 duc_l2_busOut_waitrequest waitrequest Output 1
set_interface_assignment duc_csr_l2 embeddedsw.configuration.isFlash 0
set_interface_assignment duc_csr_l2 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment duc_csr_l2 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment duc_csr_l2 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point ddc_csr_l2
# 
add_interface ddc_csr_l2 avalon end
set_interface_property ddc_csr_l2 addressGroup 0
set_interface_property ddc_csr_l2 addressUnits WORDS
set_interface_property ddc_csr_l2 associatedClock clock_csr
set_interface_property ddc_csr_l2 associatedReset rst_csr_n
set_interface_property ddc_csr_l2 bitsPerSymbol 8
set_interface_property ddc_csr_l2 bridgedAddressOffset ""
set_interface_property ddc_csr_l2 bridgesToMaster ""
set_interface_property ddc_csr_l2 burstOnBurstBoundariesOnly false
set_interface_property ddc_csr_l2 burstcountUnits WORDS
set_interface_property ddc_csr_l2 explicitAddressSpan 0
set_interface_property ddc_csr_l2 holdTime 0
set_interface_property ddc_csr_l2 linewrapBursts false
set_interface_property ddc_csr_l2 maximumPendingReadTransactions 1
set_interface_property ddc_csr_l2 maximumPendingWriteTransactions 0
set_interface_property ddc_csr_l2 minimumResponseLatency 1
set_interface_property ddc_csr_l2 readLatency 0
set_interface_property ddc_csr_l2 readWaitTime 1
set_interface_property ddc_csr_l2 setupTime 0
set_interface_property ddc_csr_l2 timingUnits Cycles
set_interface_property ddc_csr_l2 transparentBridge false
set_interface_property ddc_csr_l2 waitrequestAllowance 0
set_interface_property ddc_csr_l2 writeWaitTime 0
set_interface_property ddc_csr_l2 dfhFeatureGuid 0
set_interface_property ddc_csr_l2 dfhGroupId 0
set_interface_property ddc_csr_l2 dfhParameterId ""
set_interface_property ddc_csr_l2 dfhParameterName ""
set_interface_property ddc_csr_l2 dfhParameterVersion ""
set_interface_property ddc_csr_l2 dfhParameterData ""
set_interface_property ddc_csr_l2 dfhParameterDataLength ""
set_interface_property ddc_csr_l2 dfhFeatureMajorVersion 0
set_interface_property ddc_csr_l2 dfhFeatureMinorVersion 0
set_interface_property ddc_csr_l2 dfhFeatureId 35
set_interface_property ddc_csr_l2 dfhFeatureType 3
set_interface_property ddc_csr_l2 ENABLED true
set_interface_property ddc_csr_l2 EXPORT_OF ""
set_interface_property ddc_csr_l2 PORT_NAME_MAP ""
set_interface_property ddc_csr_l2 CMSIS_SVD_VARIABLES ""
set_interface_property ddc_csr_l2 SVD_ADDRESS_GROUP ""
set_interface_property ddc_csr_l2 IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ddc_csr_l2 SV_INTERFACE_TYPE ""
set_interface_property ddc_csr_l2 SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ddc_csr_l2 ddc_l2_busIn_writedata writedata Input 32
add_interface_port ddc_csr_l2 ddc_l2_busIn_address address Input 12
add_interface_port ddc_csr_l2 ddc_l2_busIn_write write Input 1
add_interface_port ddc_csr_l2 ddc_l2_busIn_read read Input 1
add_interface_port ddc_csr_l2 ddc_l2_busOut_readdatavalid readdatavalid Output 1
add_interface_port ddc_csr_l2 ddc_l2_busOut_readdata readdata Output 32
add_interface_port ddc_csr_l2 ddc_l2_busOut_waitrequest waitrequest Output 1
set_interface_assignment ddc_csr_l2 embeddedsw.configuration.isFlash 0
set_interface_assignment ddc_csr_l2 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment ddc_csr_l2 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment ddc_csr_l2 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point ca_interp_csr
# 
add_interface ca_interp_csr avalon end
set_interface_property ca_interp_csr addressGroup 0
set_interface_property ca_interp_csr addressUnits WORDS
set_interface_property ca_interp_csr associatedClock clock_csr
set_interface_property ca_interp_csr associatedReset rst_csr_n
set_interface_property ca_interp_csr bitsPerSymbol 8
set_interface_property ca_interp_csr bridgedAddressOffset ""
set_interface_property ca_interp_csr bridgesToMaster ""
set_interface_property ca_interp_csr burstOnBurstBoundariesOnly false
set_interface_property ca_interp_csr burstcountUnits WORDS
set_interface_property ca_interp_csr explicitAddressSpan 0
set_interface_property ca_interp_csr holdTime 0
set_interface_property ca_interp_csr linewrapBursts false
set_interface_property ca_interp_csr maximumPendingReadTransactions 1
set_interface_property ca_interp_csr maximumPendingWriteTransactions 0
set_interface_property ca_interp_csr minimumResponseLatency 1
set_interface_property ca_interp_csr readLatency 0
set_interface_property ca_interp_csr readWaitTime 1
set_interface_property ca_interp_csr setupTime 0
set_interface_property ca_interp_csr timingUnits Cycles
set_interface_property ca_interp_csr transparentBridge false
set_interface_property ca_interp_csr waitrequestAllowance 0
set_interface_property ca_interp_csr writeWaitTime 0
set_interface_property ca_interp_csr dfhFeatureGuid 0
set_interface_property ca_interp_csr dfhGroupId 0
set_interface_property ca_interp_csr dfhParameterId ""
set_interface_property ca_interp_csr dfhParameterName ""
set_interface_property ca_interp_csr dfhParameterVersion ""
set_interface_property ca_interp_csr dfhParameterData ""
set_interface_property ca_interp_csr dfhParameterDataLength ""
set_interface_property ca_interp_csr dfhFeatureMajorVersion 0
set_interface_property ca_interp_csr dfhFeatureMinorVersion 0
set_interface_property ca_interp_csr dfhFeatureId 35
set_interface_property ca_interp_csr dfhFeatureType 3
set_interface_property ca_interp_csr ENABLED true
set_interface_property ca_interp_csr EXPORT_OF ""
set_interface_property ca_interp_csr PORT_NAME_MAP ""
set_interface_property ca_interp_csr CMSIS_SVD_VARIABLES ""
set_interface_property ca_interp_csr SVD_ADDRESS_GROUP ""
set_interface_property ca_interp_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ca_interp_csr SV_INTERFACE_TYPE ""
set_interface_property ca_interp_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ca_interp_csr ca_interp_busIn_writedata writedata Input 32
add_interface_port ca_interp_csr ca_interp_busIn_address address Input 7
add_interface_port ca_interp_csr ca_interp_busIn_write write Input 1
add_interface_port ca_interp_csr ca_interp_busIn_read read Input 1
add_interface_port ca_interp_csr ca_interp_busOut_readdatavalid readdatavalid Output 1
add_interface_port ca_interp_csr ca_interp_busOut_readdata readdata Output 32
add_interface_port ca_interp_csr ca_interp_busOut_waitrequest waitrequest Output 1
set_interface_assignment ca_interp_csr embeddedsw.configuration.isFlash 0
set_interface_assignment ca_interp_csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment ca_interp_csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment ca_interp_csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point dec_dly_comp_csr
# 
add_interface dec_dly_comp_csr avalon end
set_interface_property dec_dly_comp_csr addressGroup 0
set_interface_property dec_dly_comp_csr addressUnits WORDS
set_interface_property dec_dly_comp_csr associatedClock clock_csr
set_interface_property dec_dly_comp_csr associatedReset rst_csr_n
set_interface_property dec_dly_comp_csr bitsPerSymbol 8
set_interface_property dec_dly_comp_csr bridgedAddressOffset ""
set_interface_property dec_dly_comp_csr bridgesToMaster ""
set_interface_property dec_dly_comp_csr burstOnBurstBoundariesOnly false
set_interface_property dec_dly_comp_csr burstcountUnits WORDS
set_interface_property dec_dly_comp_csr explicitAddressSpan 0
set_interface_property dec_dly_comp_csr holdTime 0
set_interface_property dec_dly_comp_csr linewrapBursts false
set_interface_property dec_dly_comp_csr maximumPendingReadTransactions 1
set_interface_property dec_dly_comp_csr maximumPendingWriteTransactions 0
set_interface_property dec_dly_comp_csr minimumResponseLatency 1
set_interface_property dec_dly_comp_csr readLatency 0
set_interface_property dec_dly_comp_csr readWaitTime 1
set_interface_property dec_dly_comp_csr setupTime 0
set_interface_property dec_dly_comp_csr timingUnits Cycles
set_interface_property dec_dly_comp_csr transparentBridge false
set_interface_property dec_dly_comp_csr waitrequestAllowance 0
set_interface_property dec_dly_comp_csr writeWaitTime 0
set_interface_property dec_dly_comp_csr dfhFeatureGuid 0
set_interface_property dec_dly_comp_csr dfhGroupId 0
set_interface_property dec_dly_comp_csr dfhParameterId ""
set_interface_property dec_dly_comp_csr dfhParameterName ""
set_interface_property dec_dly_comp_csr dfhParameterVersion ""
set_interface_property dec_dly_comp_csr dfhParameterData ""
set_interface_property dec_dly_comp_csr dfhParameterDataLength ""
set_interface_property dec_dly_comp_csr dfhFeatureMajorVersion 0
set_interface_property dec_dly_comp_csr dfhFeatureMinorVersion 0
set_interface_property dec_dly_comp_csr dfhFeatureId 35
set_interface_property dec_dly_comp_csr dfhFeatureType 3
set_interface_property dec_dly_comp_csr ENABLED true
set_interface_property dec_dly_comp_csr EXPORT_OF ""
set_interface_property dec_dly_comp_csr PORT_NAME_MAP ""
set_interface_property dec_dly_comp_csr CMSIS_SVD_VARIABLES ""
set_interface_property dec_dly_comp_csr SVD_ADDRESS_GROUP ""
set_interface_property dec_dly_comp_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property dec_dly_comp_csr SV_INTERFACE_TYPE ""
set_interface_property dec_dly_comp_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port dec_dly_comp_csr dec_dly_comp_busIn_writedata writedata Input 32
add_interface_port dec_dly_comp_csr dec_dly_comp_busIn_address address Input 7
add_interface_port dec_dly_comp_csr dec_dly_comp_busIn_write write Input 1
add_interface_port dec_dly_comp_csr dec_dly_comp_busIn_read read Input 1
add_interface_port dec_dly_comp_csr dec_dly_comp_busOut_readdatavalid readdatavalid Output 1
add_interface_port dec_dly_comp_csr dec_dly_comp_busOut_readdata readdata Output 32
add_interface_port dec_dly_comp_csr dec_dly_comp_busOut_waitrequest waitrequest Output 1
set_interface_assignment dec_dly_comp_csr embeddedsw.configuration.isFlash 0
set_interface_assignment dec_dly_comp_csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment dec_dly_comp_csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment dec_dly_comp_csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point interface_sel
# 
add_interface interface_sel conduit end
set_interface_property interface_sel associatedClock ""
set_interface_property interface_sel associatedReset ""
set_interface_property interface_sel ENABLED true
set_interface_property interface_sel EXPORT_OF ""
set_interface_property interface_sel PORT_NAME_MAP ""
set_interface_property interface_sel CMSIS_SVD_VARIABLES ""
set_interface_property interface_sel SVD_ADDRESS_GROUP ""
set_interface_property interface_sel IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property interface_sel SV_INTERFACE_TYPE ""
set_interface_property interface_sel SV_INTERFACE_MODPORT_TYPE ""

add_interface_port interface_sel interface_sel data Input 32

