|simple
clock => clock.IN6
reset => reset.IN5
outside_input[0] => outside_input[0].IN2
outside_input[1] => outside_input[1].IN2
outside_input[2] => outside_input[2].IN2
outside_input[3] => outside_input[3].IN2
outside_input[4] => outside_input[4].IN2
outside_input[5] => outside_input[5].IN2
outside_input[6] => outside_input[6].IN2
outside_input[7] => outside_input[7].IN2
outside_input[8] => outside_input[8].IN2
outside_input[9] => outside_input[9].IN2
outside_input[10] => outside_input[10].IN2
outside_input[11] => outside_input[11].IN2
outside_input[12] => outside_input[12].IN2
outside_input[13] => outside_input[13].IN2
outside_input[14] => outside_input[14].IN2
outside_input[15] => outside_input[15].IN2
instruciton_register[0] <= instruction_wire[0].DB_MAX_OUTPUT_PORT_TYPE
instruciton_register[1] <= instruction_wire[1].DB_MAX_OUTPUT_PORT_TYPE
instruciton_register[2] <= instruction_wire[2].DB_MAX_OUTPUT_PORT_TYPE
instruciton_register[3] <= instruction_wire[3].DB_MAX_OUTPUT_PORT_TYPE
instruciton_register[4] <= instruction_wire[4].DB_MAX_OUTPUT_PORT_TYPE
instruciton_register[5] <= instruction_wire[5].DB_MAX_OUTPUT_PORT_TYPE
instruciton_register[6] <= instruction_wire[6].DB_MAX_OUTPUT_PORT_TYPE
instruciton_register[7] <= instruction_wire[7].DB_MAX_OUTPUT_PORT_TYPE
instruciton_register[8] <= instruction_wire[8].DB_MAX_OUTPUT_PORT_TYPE
instruciton_register[9] <= instruction_wire[9].DB_MAX_OUTPUT_PORT_TYPE
instruciton_register[10] <= instruction_wire[10].DB_MAX_OUTPUT_PORT_TYPE
instruciton_register[11] <= instruction_wire[11].DB_MAX_OUTPUT_PORT_TYPE
instruciton_register[12] <= instruction_wire[12].DB_MAX_OUTPUT_PORT_TYPE
instruciton_register[13] <= instruction_wire[13].DB_MAX_OUTPUT_PORT_TYPE
instruciton_register[14] <= instruction_wire[14].DB_MAX_OUTPUT_PORT_TYPE
instruciton_register[15] <= instruction_wire[15].DB_MAX_OUTPUT_PORT_TYPE
program_counter[0] <= program_counter_wire[0].DB_MAX_OUTPUT_PORT_TYPE
program_counter[1] <= program_counter_wire[1].DB_MAX_OUTPUT_PORT_TYPE
program_counter[2] <= program_counter_wire[2].DB_MAX_OUTPUT_PORT_TYPE
program_counter[3] <= program_counter_wire[3].DB_MAX_OUTPUT_PORT_TYPE
program_counter[4] <= program_counter_wire[4].DB_MAX_OUTPUT_PORT_TYPE
program_counter[5] <= program_counter_wire[5].DB_MAX_OUTPUT_PORT_TYPE
program_counter[6] <= program_counter_wire[6].DB_MAX_OUTPUT_PORT_TYPE
program_counter[7] <= program_counter_wire[7].DB_MAX_OUTPUT_PORT_TYPE
program_counter[8] <= program_counter_wire[8].DB_MAX_OUTPUT_PORT_TYPE
program_counter[9] <= program_counter_wire[9].DB_MAX_OUTPUT_PORT_TYPE
program_counter[10] <= program_counter_wire[10].DB_MAX_OUTPUT_PORT_TYPE
program_counter[11] <= program_counter_wire[11].DB_MAX_OUTPUT_PORT_TYPE
program_counter[12] <= program_counter_wire[12].DB_MAX_OUTPUT_PORT_TYPE
program_counter[13] <= program_counter_wire[13].DB_MAX_OUTPUT_PORT_TYPE
program_counter[14] <= program_counter_wire[14].DB_MAX_OUTPUT_PORT_TYPE
program_counter[15] <= program_counter_wire[15].DB_MAX_OUTPUT_PORT_TYPE
data_register[0] <= data_wire[0].DB_MAX_OUTPUT_PORT_TYPE
data_register[1] <= data_wire[1].DB_MAX_OUTPUT_PORT_TYPE
data_register[2] <= data_wire[2].DB_MAX_OUTPUT_PORT_TYPE
data_register[3] <= data_wire[3].DB_MAX_OUTPUT_PORT_TYPE
data_register[4] <= data_wire[4].DB_MAX_OUTPUT_PORT_TYPE
data_register[5] <= data_wire[5].DB_MAX_OUTPUT_PORT_TYPE
data_register[6] <= data_wire[6].DB_MAX_OUTPUT_PORT_TYPE
data_register[7] <= data_wire[7].DB_MAX_OUTPUT_PORT_TYPE
data_register[8] <= data_wire[8].DB_MAX_OUTPUT_PORT_TYPE
data_register[9] <= data_wire[9].DB_MAX_OUTPUT_PORT_TYPE
data_register[10] <= data_wire[10].DB_MAX_OUTPUT_PORT_TYPE
data_register[11] <= data_wire[11].DB_MAX_OUTPUT_PORT_TYPE
data_register[12] <= data_wire[12].DB_MAX_OUTPUT_PORT_TYPE
data_register[13] <= data_wire[13].DB_MAX_OUTPUT_PORT_TYPE
data_register[14] <= data_wire[14].DB_MAX_OUTPUT_PORT_TYPE
data_register[15] <= data_wire[15].DB_MAX_OUTPUT_PORT_TYPE
cond_register[0] <= cond_wire[0].DB_MAX_OUTPUT_PORT_TYPE
cond_register[1] <= cond_wire[1].DB_MAX_OUTPUT_PORT_TYPE
cond_register[2] <= cond_wire[2].DB_MAX_OUTPUT_PORT_TYPE
cond_register[3] <= cond_wire[3].DB_MAX_OUTPUT_PORT_TYPE
mdr[0] <= mdr_wire[0].DB_MAX_OUTPUT_PORT_TYPE
mdr[1] <= mdr_wire[1].DB_MAX_OUTPUT_PORT_TYPE
mdr[2] <= mdr_wire[2].DB_MAX_OUTPUT_PORT_TYPE
mdr[3] <= mdr_wire[3].DB_MAX_OUTPUT_PORT_TYPE
mdr[4] <= mdr_wire[4].DB_MAX_OUTPUT_PORT_TYPE
mdr[5] <= mdr_wire[5].DB_MAX_OUTPUT_PORT_TYPE
mdr[6] <= mdr_wire[6].DB_MAX_OUTPUT_PORT_TYPE
mdr[7] <= mdr_wire[7].DB_MAX_OUTPUT_PORT_TYPE
mdr[8] <= mdr_wire[8].DB_MAX_OUTPUT_PORT_TYPE
mdr[9] <= mdr_wire[9].DB_MAX_OUTPUT_PORT_TYPE
mdr[10] <= mdr_wire[10].DB_MAX_OUTPUT_PORT_TYPE
mdr[11] <= mdr_wire[11].DB_MAX_OUTPUT_PORT_TYPE
mdr[12] <= mdr_wire[12].DB_MAX_OUTPUT_PORT_TYPE
mdr[13] <= mdr_wire[13].DB_MAX_OUTPUT_PORT_TYPE
mdr[14] <= mdr_wire[14].DB_MAX_OUTPUT_PORT_TYPE
mdr[15] <= mdr_wire[15].DB_MAX_OUTPUT_PORT_TYPE
state_out[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
state_out[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
r0[0] <= p2_decode:decode.r0_wire
r0[1] <= p2_decode:decode.r0_wire
r0[2] <= p2_decode:decode.r0_wire
r0[3] <= p2_decode:decode.r0_wire
r0[4] <= p2_decode:decode.r0_wire
r0[5] <= p2_decode:decode.r0_wire
r0[6] <= p2_decode:decode.r0_wire
r0[7] <= p2_decode:decode.r0_wire
r0[8] <= p2_decode:decode.r0_wire
r0[9] <= p2_decode:decode.r0_wire
r0[10] <= p2_decode:decode.r0_wire
r0[11] <= p2_decode:decode.r0_wire
r0[12] <= p2_decode:decode.r0_wire
r0[13] <= p2_decode:decode.r0_wire
r0[14] <= p2_decode:decode.r0_wire
r0[15] <= p2_decode:decode.r0_wire
r1[0] <= p2_decode:decode.r1_wire
r1[1] <= p2_decode:decode.r1_wire
r1[2] <= p2_decode:decode.r1_wire
r1[3] <= p2_decode:decode.r1_wire
r1[4] <= p2_decode:decode.r1_wire
r1[5] <= p2_decode:decode.r1_wire
r1[6] <= p2_decode:decode.r1_wire
r1[7] <= p2_decode:decode.r1_wire
r1[8] <= p2_decode:decode.r1_wire
r1[9] <= p2_decode:decode.r1_wire
r1[10] <= p2_decode:decode.r1_wire
r1[11] <= p2_decode:decode.r1_wire
r1[12] <= p2_decode:decode.r1_wire
r1[13] <= p2_decode:decode.r1_wire
r1[14] <= p2_decode:decode.r1_wire
r1[15] <= p2_decode:decode.r1_wire
r2[0] <= p2_decode:decode.r2_wire
r2[1] <= p2_decode:decode.r2_wire
r2[2] <= p2_decode:decode.r2_wire
r2[3] <= p2_decode:decode.r2_wire
r2[4] <= p2_decode:decode.r2_wire
r2[5] <= p2_decode:decode.r2_wire
r2[6] <= p2_decode:decode.r2_wire
r2[7] <= p2_decode:decode.r2_wire
r2[8] <= p2_decode:decode.r2_wire
r2[9] <= p2_decode:decode.r2_wire
r2[10] <= p2_decode:decode.r2_wire
r2[11] <= p2_decode:decode.r2_wire
r2[12] <= p2_decode:decode.r2_wire
r2[13] <= p2_decode:decode.r2_wire
r2[14] <= p2_decode:decode.r2_wire
r2[15] <= p2_decode:decode.r2_wire
r3[0] <= p2_decode:decode.r3_wire
r3[1] <= p2_decode:decode.r3_wire
r3[2] <= p2_decode:decode.r3_wire
r3[3] <= p2_decode:decode.r3_wire
r3[4] <= p2_decode:decode.r3_wire
r3[5] <= p2_decode:decode.r3_wire
r3[6] <= p2_decode:decode.r3_wire
r3[7] <= p2_decode:decode.r3_wire
r3[8] <= p2_decode:decode.r3_wire
r3[9] <= p2_decode:decode.r3_wire
r3[10] <= p2_decode:decode.r3_wire
r3[11] <= p2_decode:decode.r3_wire
r3[12] <= p2_decode:decode.r3_wire
r3[13] <= p2_decode:decode.r3_wire
r3[14] <= p2_decode:decode.r3_wire
r3[15] <= p2_decode:decode.r3_wire
m0[0] <= main_memory:memory.q
m0[1] <= main_memory:memory.q
m0[2] <= main_memory:memory.q
m0[3] <= main_memory:memory.q
m0[4] <= main_memory:memory.q
m0[5] <= main_memory:memory.q
m0[6] <= main_memory:memory.q
m0[7] <= main_memory:memory.q
m0[8] <= main_memory:memory.q
m0[9] <= main_memory:memory.q
m0[10] <= main_memory:memory.q
m0[11] <= main_memory:memory.q
m0[12] <= main_memory:memory.q
m0[13] <= main_memory:memory.q
m0[14] <= main_memory:memory.q
m0[15] <= main_memory:memory.q
wren_out <= p4_mem_access:mem_access.wren_out
dfw[0] <= p4_mem_access:mem_access.dfw_out
dfw[1] <= p4_mem_access:mem_access.dfw_out
dfw[2] <= p4_mem_access:mem_access.dfw_out
dfw[3] <= p4_mem_access:mem_access.dfw_out
dfw[4] <= p4_mem_access:mem_access.dfw_out
dfw[5] <= p4_mem_access:mem_access.dfw_out
dfw[6] <= p4_mem_access:mem_access.dfw_out
dfw[7] <= p4_mem_access:mem_access.dfw_out
dfw[8] <= p4_mem_access:mem_access.dfw_out
dfw[9] <= p4_mem_access:mem_access.dfw_out
dfw[10] <= p4_mem_access:mem_access.dfw_out
dfw[11] <= p4_mem_access:mem_access.dfw_out
dfw[12] <= p4_mem_access:mem_access.dfw_out
dfw[13] <= p4_mem_access:mem_access.dfw_out
dfw[14] <= p4_mem_access:mem_access.dfw_out
dfw[15] <= p4_mem_access:mem_access.dfw_out
add[0] <= p4_mem_access:mem_access.add_out
add[1] <= p4_mem_access:mem_access.add_out
add[2] <= p4_mem_access:mem_access.add_out
add[3] <= p4_mem_access:mem_access.add_out
add[4] <= p4_mem_access:mem_access.add_out
add[5] <= p4_mem_access:mem_access.add_out
add[6] <= p4_mem_access:mem_access.add_out
add[7] <= p4_mem_access:mem_access.add_out
add[8] <= p4_mem_access:mem_access.add_out
add[9] <= p4_mem_access:mem_access.add_out
add[10] <= p4_mem_access:mem_access.add_out
add[11] <= p4_mem_access:mem_access.add_out
add[12] <= p4_mem_access:mem_access.add_out
add[13] <= p4_mem_access:mem_access.add_out
add[14] <= p4_mem_access:mem_access.add_out
add[15] <= p4_mem_access:mem_access.add_out


|simple|control_unit:control
clock => phase_counter[0].CLK
clock => phase_counter[1].CLK
clock => phase_counter[2].CLK
clock => state[0]~reg0.CLK
clock => state[1]~reg0.CLK
clock => state[2]~reg0.CLK
clock => cond_register[0].CLK
clock => cond_register[2].CLK
clock => cond_register[3].CLK
clock => data_register[0].CLK
clock => data_register[1].CLK
clock => data_register[2].CLK
clock => data_register[3].CLK
clock => data_register[4].CLK
clock => data_register[5].CLK
clock => data_register[6].CLK
clock => data_register[7].CLK
clock => data_register[8].CLK
clock => data_register[9].CLK
clock => data_register[10].CLK
clock => data_register[11].CLK
clock => data_register[12].CLK
clock => data_register[13].CLK
clock => data_register[14].CLK
clock => data_register[15].CLK
clock => instruction_register[4].CLK
clock => instruction_register[5].CLK
clock => instruction_register[6].CLK
clock => instruction_register[7].CLK
clock => instruction_register[8].CLK
clock => instruction_register[9].CLK
clock => instruction_register[10].CLK
clock => instruction_register[11].CLK
clock => instruction_register[12].CLK
clock => instruction_register[13].CLK
clock => instruction_register[14].CLK
clock => instruction_register[15].CLK
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => phase_counter.OUTPUTSELECT
reset => phase_counter.OUTPUTSELECT
reset => phase_counter.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => data_register.OUTPUTSELECT
reset => cond_register.OUTPUTSELECT
reset => cond_register.OUTPUTSELECT
reset => cond_register.OUTPUTSELECT
instruction_wire[0] => ~NO_FANOUT~
instruction_wire[1] => ~NO_FANOUT~
instruction_wire[2] => ~NO_FANOUT~
instruction_wire[3] => ~NO_FANOUT~
instruction_wire[4] => instruction_register.DATAB
instruction_wire[4] => instruction_register.DATAB
instruction_wire[4] => instruction_register.DATAB
instruction_wire[4] => instruction_register.DATAB
instruction_wire[4] => instruction_register.DATAB
instruction_wire[5] => instruction_register.DATAB
instruction_wire[5] => instruction_register.DATAB
instruction_wire[5] => instruction_register.DATAB
instruction_wire[5] => instruction_register.DATAB
instruction_wire[5] => instruction_register.DATAB
instruction_wire[6] => instruction_register.DATAB
instruction_wire[6] => instruction_register.DATAB
instruction_wire[6] => instruction_register.DATAB
instruction_wire[6] => instruction_register.DATAB
instruction_wire[6] => instruction_register.DATAB
instruction_wire[7] => instruction_register.DATAB
instruction_wire[7] => instruction_register.DATAB
instruction_wire[7] => instruction_register.DATAB
instruction_wire[7] => instruction_register.DATAB
instruction_wire[7] => instruction_register.DATAB
instruction_wire[8] => instruction_register.DATAB
instruction_wire[8] => instruction_register.DATAB
instruction_wire[8] => instruction_register.DATAB
instruction_wire[8] => instruction_register.DATAB
instruction_wire[8] => instruction_register.DATAB
instruction_wire[9] => instruction_register.DATAB
instruction_wire[9] => instruction_register.DATAB
instruction_wire[9] => instruction_register.DATAB
instruction_wire[9] => instruction_register.DATAB
instruction_wire[9] => instruction_register.DATAB
instruction_wire[10] => instruction_register.DATAB
instruction_wire[10] => instruction_register.DATAB
instruction_wire[10] => instruction_register.DATAB
instruction_wire[10] => instruction_register.DATAB
instruction_wire[10] => instruction_register.DATAB
instruction_wire[11] => instruction_register.DATAB
instruction_wire[11] => instruction_register.DATAB
instruction_wire[11] => instruction_register.DATAB
instruction_wire[11] => instruction_register.DATAB
instruction_wire[11] => instruction_register.DATAB
instruction_wire[12] => instruction_register.DATAB
instruction_wire[12] => instruction_register.DATAB
instruction_wire[12] => instruction_register.DATAB
instruction_wire[12] => instruction_register.DATAB
instruction_wire[12] => instruction_register.DATAB
instruction_wire[13] => instruction_register.DATAB
instruction_wire[13] => instruction_register.DATAB
instruction_wire[13] => instruction_register.DATAB
instruction_wire[13] => instruction_register.DATAB
instruction_wire[13] => instruction_register.DATAB
instruction_wire[14] => instruction_register.DATAB
instruction_wire[14] => instruction_register.DATAB
instruction_wire[14] => instruction_register.DATAB
instruction_wire[14] => instruction_register.DATAB
instruction_wire[14] => instruction_register.DATAB
instruction_wire[15] => instruction_register.DATAB
instruction_wire[15] => instruction_register.DATAB
instruction_wire[15] => instruction_register.DATAB
instruction_wire[15] => instruction_register.DATAB
instruction_wire[15] => instruction_register.DATAB
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_branch <= set_op_branch.DB_MAX_OUTPUT_PORT_TYPE
branch_address[0] <= data_register[0].DB_MAX_OUTPUT_PORT_TYPE
branch_address[1] <= data_register[1].DB_MAX_OUTPUT_PORT_TYPE
branch_address[2] <= data_register[2].DB_MAX_OUTPUT_PORT_TYPE
branch_address[3] <= data_register[3].DB_MAX_OUTPUT_PORT_TYPE
branch_address[4] <= data_register[4].DB_MAX_OUTPUT_PORT_TYPE
branch_address[5] <= data_register[5].DB_MAX_OUTPUT_PORT_TYPE
branch_address[6] <= data_register[6].DB_MAX_OUTPUT_PORT_TYPE
branch_address[7] <= data_register[7].DB_MAX_OUTPUT_PORT_TYPE
branch_address[8] <= data_register[8].DB_MAX_OUTPUT_PORT_TYPE
branch_address[9] <= data_register[9].DB_MAX_OUTPUT_PORT_TYPE
branch_address[10] <= data_register[10].DB_MAX_OUTPUT_PORT_TYPE
branch_address[11] <= data_register[11].DB_MAX_OUTPUT_PORT_TYPE
branch_address[12] <= data_register[12].DB_MAX_OUTPUT_PORT_TYPE
branch_address[13] <= data_register[13].DB_MAX_OUTPUT_PORT_TYPE
branch_address[14] <= data_register[14].DB_MAX_OUTPUT_PORT_TYPE
branch_address[15] <= data_register[15].DB_MAX_OUTPUT_PORT_TYPE
rs[0] <= instruction_register[11].DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= instruction_register[12].DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= instruction_register[13].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= instruction_register[8].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= instruction_register[9].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= instruction_register[10].DB_MAX_OUTPUT_PORT_TYPE
data_wire[0] => data_register.DATAA
data_wire[1] => data_register.DATAA
data_wire[2] => data_register.DATAA
data_wire[3] => data_register.DATAA
data_wire[4] => data_register.DATAA
data_wire[5] => data_register.DATAA
data_wire[6] => data_register.DATAA
data_wire[7] => data_register.DATAA
data_wire[8] => data_register.DATAA
data_wire[9] => data_register.DATAA
data_wire[10] => data_register.DATAA
data_wire[11] => data_register.DATAA
data_wire[12] => data_register.DATAA
data_wire[13] => data_register.DATAA
data_wire[14] => data_register.DATAA
data_wire[15] => data_register.DATAA
cond_wire[0] => cond_register.DATAA
cond_wire[1] => ~NO_FANOUT~
cond_wire[2] => cond_register.DATAA
cond_wire[3] => cond_register.DATAA
op_alu_src_a[0] <= set_op_alu_src_a.DB_MAX_OUTPUT_PORT_TYPE
op_alu_src_a[1] <= set_op_alu_src_a.DB_MAX_OUTPUT_PORT_TYPE
op_alu_src_b[0] <= set_op_alu_src_b.DB_MAX_OUTPUT_PORT_TYPE
op_alu_src_b[1] <= set_op_alu_src_b.DB_MAX_OUTPUT_PORT_TYPE
mdr_wire[0] => ~NO_FANOUT~
mdr_wire[1] => ~NO_FANOUT~
mdr_wire[2] => ~NO_FANOUT~
mdr_wire[3] => ~NO_FANOUT~
mdr_wire[4] => ~NO_FANOUT~
mdr_wire[5] => ~NO_FANOUT~
mdr_wire[6] => ~NO_FANOUT~
mdr_wire[7] => ~NO_FANOUT~
mdr_wire[8] => ~NO_FANOUT~
mdr_wire[9] => ~NO_FANOUT~
mdr_wire[10] => ~NO_FANOUT~
mdr_wire[11] => ~NO_FANOUT~
mdr_wire[12] => ~NO_FANOUT~
mdr_wire[13] => ~NO_FANOUT~
mdr_wire[14] => ~NO_FANOUT~
mdr_wire[15] => ~NO_FANOUT~
op_mdr <= mux4_1bit:op_mdr_mux.res
op_mem_read <= mux4_1bit:op_mem_read_mux.res
op_mem_write <= mux4_1bit:op_mem_write_mux.res
address_for_write[0] <= mux2_3bit:address_for_write_mux.res
address_for_write[1] <= mux2_3bit:address_for_write_mux.res
address_for_write[2] <= mux2_3bit:address_for_write_mux.res
op_mem_to_reg <= set_op_mem_to_reg.DB_MAX_OUTPUT_PORT_TYPE
op_reg_write <= set_op_reg_write.DB_MAX_OUTPUT_PORT_TYPE


|simple|control_unit:control|mux4_1bit:op_mdr_mux
data1 => Mux0.IN0
data2 => Mux0.IN1
data3 => Mux0.IN2
data4 => Mux0.IN3
op[0] => Mux0.IN5
op[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|simple|control_unit:control|mux4_1bit:op_mem_read_mux
data1 => Mux0.IN0
data2 => Mux0.IN1
data3 => Mux0.IN2
data4 => Mux0.IN3
op[0] => Mux0.IN5
op[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|simple|control_unit:control|mux4_1bit:op_mem_write_mux
data1 => Mux0.IN0
data2 => Mux0.IN1
data3 => Mux0.IN2
data4 => Mux0.IN3
op[0] => Mux0.IN5
op[1] => Mux0.IN4
res <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|simple|control_unit:control|mux2_3bit:address_for_write_mux
data1[0] => res.DATAB
data1[1] => res.DATAB
data1[2] => res.DATAB
data2[0] => res.DATAA
data2[1] => res.DATAA
data2[2] => res.DATAA
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
res[0] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res.DB_MAX_OUTPUT_PORT_TYPE


|simple|p1_fetch:fetch
clock => main_memory:memory.clock
clock => instruction_register[0]~reg0.CLK
clock => instruction_register[1]~reg0.CLK
clock => instruction_register[2]~reg0.CLK
clock => instruction_register[3]~reg0.CLK
clock => instruction_register[4]~reg0.CLK
clock => instruction_register[5]~reg0.CLK
clock => instruction_register[6]~reg0.CLK
clock => instruction_register[7]~reg0.CLK
clock => instruction_register[8]~reg0.CLK
clock => instruction_register[9]~reg0.CLK
clock => instruction_register[10]~reg0.CLK
clock => instruction_register[11]~reg0.CLK
clock => instruction_register[12]~reg0.CLK
clock => instruction_register[13]~reg0.CLK
clock => instruction_register[14]~reg0.CLK
clock => instruction_register[15]~reg0.CLK
clock => program_counter[0]~reg0.CLK
clock => program_counter[1]~reg0.CLK
clock => program_counter[2]~reg0.CLK
clock => program_counter[3]~reg0.CLK
clock => program_counter[4]~reg0.CLK
clock => program_counter[5]~reg0.CLK
clock => program_counter[6]~reg0.CLK
clock => program_counter[7]~reg0.CLK
clock => program_counter[8]~reg0.CLK
clock => program_counter[9]~reg0.CLK
clock => program_counter[10]~reg0.CLK
clock => program_counter[11]~reg0.CLK
clock => program_counter[12]~reg0.CLK
clock => program_counter[13]~reg0.CLK
clock => program_counter[14]~reg0.CLK
clock => program_counter[15]~reg0.CLK
reset => program_counter.OUTPUTSELECT
reset => program_counter.OUTPUTSELECT
reset => program_counter.OUTPUTSELECT
reset => program_counter.OUTPUTSELECT
reset => program_counter.OUTPUTSELECT
reset => program_counter.OUTPUTSELECT
reset => program_counter.OUTPUTSELECT
reset => program_counter.OUTPUTSELECT
reset => program_counter.OUTPUTSELECT
reset => program_counter.OUTPUTSELECT
reset => program_counter.OUTPUTSELECT
reset => program_counter.OUTPUTSELECT
reset => program_counter.OUTPUTSELECT
reset => program_counter.OUTPUTSELECT
reset => program_counter.OUTPUTSELECT
reset => program_counter.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
reset => instruction_register.OUTPUTSELECT
state[0] => Equal0.IN0
state[1] => Equal0.IN2
state[2] => Equal0.IN1
op_branch => program_counter.OUTPUTSELECT
op_branch => program_counter.OUTPUTSELECT
op_branch => program_counter.OUTPUTSELECT
op_branch => program_counter.OUTPUTSELECT
op_branch => program_counter.OUTPUTSELECT
op_branch => program_counter.OUTPUTSELECT
op_branch => program_counter.OUTPUTSELECT
op_branch => program_counter.OUTPUTSELECT
op_branch => program_counter.OUTPUTSELECT
op_branch => program_counter.OUTPUTSELECT
op_branch => program_counter.OUTPUTSELECT
op_branch => program_counter.OUTPUTSELECT
op_branch => program_counter.OUTPUTSELECT
op_branch => program_counter.OUTPUTSELECT
op_branch => program_counter.OUTPUTSELECT
op_branch => program_counter.OUTPUTSELECT
branch_address[0] => program_counter.DATAB
branch_address[1] => program_counter.DATAB
branch_address[2] => program_counter.DATAB
branch_address[3] => program_counter.DATAB
branch_address[4] => program_counter.DATAB
branch_address[5] => program_counter.DATAB
branch_address[6] => program_counter.DATAB
branch_address[7] => program_counter.DATAB
branch_address[8] => program_counter.DATAB
branch_address[9] => program_counter.DATAB
branch_address[10] => program_counter.DATAB
branch_address[11] => program_counter.DATAB
branch_address[12] => program_counter.DATAB
branch_address[13] => program_counter.DATAB
branch_address[14] => program_counter.DATAB
branch_address[15] => program_counter.DATAB
instruction_register[0] <= instruction_register[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_register[1] <= instruction_register[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_register[2] <= instruction_register[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_register[3] <= instruction_register[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_register[4] <= instruction_register[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_register[5] <= instruction_register[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_register[6] <= instruction_register[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_register[7] <= instruction_register[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_register[8] <= instruction_register[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_register[9] <= instruction_register[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_register[10] <= instruction_register[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_register[11] <= instruction_register[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_register[12] <= instruction_register[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_register[13] <= instruction_register[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_register[14] <= instruction_register[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_register[15] <= instruction_register[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[0] <= program_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[1] <= program_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[2] <= program_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[3] <= program_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[4] <= program_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[5] <= program_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[6] <= program_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[7] <= program_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[8] <= program_counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[9] <= program_counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[10] <= program_counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[11] <= program_counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[12] <= program_counter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[13] <= program_counter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[14] <= program_counter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
program_counter[15] <= program_counter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple|p1_fetch:fetch|main_memory:memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|simple|p1_fetch:fetch|main_memory:memory|altsyncram:altsyncram_component
wren_a => altsyncram_59k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_59k1:auto_generated.data_a[0]
data_a[1] => altsyncram_59k1:auto_generated.data_a[1]
data_a[2] => altsyncram_59k1:auto_generated.data_a[2]
data_a[3] => altsyncram_59k1:auto_generated.data_a[3]
data_a[4] => altsyncram_59k1:auto_generated.data_a[4]
data_a[5] => altsyncram_59k1:auto_generated.data_a[5]
data_a[6] => altsyncram_59k1:auto_generated.data_a[6]
data_a[7] => altsyncram_59k1:auto_generated.data_a[7]
data_a[8] => altsyncram_59k1:auto_generated.data_a[8]
data_a[9] => altsyncram_59k1:auto_generated.data_a[9]
data_a[10] => altsyncram_59k1:auto_generated.data_a[10]
data_a[11] => altsyncram_59k1:auto_generated.data_a[11]
data_a[12] => altsyncram_59k1:auto_generated.data_a[12]
data_a[13] => altsyncram_59k1:auto_generated.data_a[13]
data_a[14] => altsyncram_59k1:auto_generated.data_a[14]
data_a[15] => altsyncram_59k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_59k1:auto_generated.address_a[0]
address_a[1] => altsyncram_59k1:auto_generated.address_a[1]
address_a[2] => altsyncram_59k1:auto_generated.address_a[2]
address_a[3] => altsyncram_59k1:auto_generated.address_a[3]
address_a[4] => altsyncram_59k1:auto_generated.address_a[4]
address_a[5] => altsyncram_59k1:auto_generated.address_a[5]
address_a[6] => altsyncram_59k1:auto_generated.address_a[6]
address_a[7] => altsyncram_59k1:auto_generated.address_a[7]
address_a[8] => altsyncram_59k1:auto_generated.address_a[8]
address_a[9] => altsyncram_59k1:auto_generated.address_a[9]
address_a[10] => altsyncram_59k1:auto_generated.address_a[10]
address_a[11] => altsyncram_59k1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_59k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_59k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_59k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_59k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_59k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_59k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_59k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_59k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_59k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_59k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_59k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_59k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_59k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_59k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_59k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_59k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_59k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|simple|p1_fetch:fetch|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated
address_a[0] => altsyncram_3ja2:altsyncram1.address_a[0]
address_a[1] => altsyncram_3ja2:altsyncram1.address_a[1]
address_a[2] => altsyncram_3ja2:altsyncram1.address_a[2]
address_a[3] => altsyncram_3ja2:altsyncram1.address_a[3]
address_a[4] => altsyncram_3ja2:altsyncram1.address_a[4]
address_a[5] => altsyncram_3ja2:altsyncram1.address_a[5]
address_a[6] => altsyncram_3ja2:altsyncram1.address_a[6]
address_a[7] => altsyncram_3ja2:altsyncram1.address_a[7]
address_a[8] => altsyncram_3ja2:altsyncram1.address_a[8]
address_a[9] => altsyncram_3ja2:altsyncram1.address_a[9]
address_a[10] => altsyncram_3ja2:altsyncram1.address_a[10]
address_a[11] => altsyncram_3ja2:altsyncram1.address_a[11]
clock0 => altsyncram_3ja2:altsyncram1.clock0
data_a[0] => altsyncram_3ja2:altsyncram1.data_a[0]
data_a[1] => altsyncram_3ja2:altsyncram1.data_a[1]
data_a[2] => altsyncram_3ja2:altsyncram1.data_a[2]
data_a[3] => altsyncram_3ja2:altsyncram1.data_a[3]
data_a[4] => altsyncram_3ja2:altsyncram1.data_a[4]
data_a[5] => altsyncram_3ja2:altsyncram1.data_a[5]
data_a[6] => altsyncram_3ja2:altsyncram1.data_a[6]
data_a[7] => altsyncram_3ja2:altsyncram1.data_a[7]
data_a[8] => altsyncram_3ja2:altsyncram1.data_a[8]
data_a[9] => altsyncram_3ja2:altsyncram1.data_a[9]
data_a[10] => altsyncram_3ja2:altsyncram1.data_a[10]
data_a[11] => altsyncram_3ja2:altsyncram1.data_a[11]
data_a[12] => altsyncram_3ja2:altsyncram1.data_a[12]
data_a[13] => altsyncram_3ja2:altsyncram1.data_a[13]
data_a[14] => altsyncram_3ja2:altsyncram1.data_a[14]
data_a[15] => altsyncram_3ja2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_3ja2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_3ja2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_3ja2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_3ja2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_3ja2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_3ja2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_3ja2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_3ja2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_3ja2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_3ja2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_3ja2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_3ja2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_3ja2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_3ja2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_3ja2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_3ja2:altsyncram1.q_a[15]
wren_a => altsyncram_3ja2:altsyncram1.wren_a


|simple|p1_fetch:fetch|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|simple|p1_fetch:fetch|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|simple|p1_fetch:fetch|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|simple|p1_fetch:fetch|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|simple|p1_fetch:fetch|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|simple|p2_decode:decode
clock => br[0]~reg0.CLK
clock => br[1]~reg0.CLK
clock => br[2]~reg0.CLK
clock => br[3]~reg0.CLK
clock => br[4]~reg0.CLK
clock => br[5]~reg0.CLK
clock => br[6]~reg0.CLK
clock => br[7]~reg0.CLK
clock => br[8]~reg0.CLK
clock => br[9]~reg0.CLK
clock => br[10]~reg0.CLK
clock => br[11]~reg0.CLK
clock => br[12]~reg0.CLK
clock => br[13]~reg0.CLK
clock => br[14]~reg0.CLK
clock => br[15]~reg0.CLK
clock => ar[0]~reg0.CLK
clock => ar[1]~reg0.CLK
clock => ar[2]~reg0.CLK
clock => ar[3]~reg0.CLK
clock => ar[4]~reg0.CLK
clock => ar[5]~reg0.CLK
clock => ar[6]~reg0.CLK
clock => ar[7]~reg0.CLK
clock => ar[8]~reg0.CLK
clock => ar[9]~reg0.CLK
clock => ar[10]~reg0.CLK
clock => ar[11]~reg0.CLK
clock => ar[12]~reg0.CLK
clock => ar[13]~reg0.CLK
clock => ar[14]~reg0.CLK
clock => ar[15]~reg0.CLK
clock => r7[0].CLK
clock => r7[1].CLK
clock => r7[2].CLK
clock => r7[3].CLK
clock => r7[4].CLK
clock => r7[5].CLK
clock => r7[6].CLK
clock => r7[7].CLK
clock => r7[8].CLK
clock => r7[9].CLK
clock => r7[10].CLK
clock => r7[11].CLK
clock => r7[12].CLK
clock => r7[13].CLK
clock => r7[14].CLK
clock => r7[15].CLK
clock => r6[0].CLK
clock => r6[1].CLK
clock => r6[2].CLK
clock => r6[3].CLK
clock => r6[4].CLK
clock => r6[5].CLK
clock => r6[6].CLK
clock => r6[7].CLK
clock => r6[8].CLK
clock => r6[9].CLK
clock => r6[10].CLK
clock => r6[11].CLK
clock => r6[12].CLK
clock => r6[13].CLK
clock => r6[14].CLK
clock => r6[15].CLK
clock => r5[0].CLK
clock => r5[1].CLK
clock => r5[2].CLK
clock => r5[3].CLK
clock => r5[4].CLK
clock => r5[5].CLK
clock => r5[6].CLK
clock => r5[7].CLK
clock => r5[8].CLK
clock => r5[9].CLK
clock => r5[10].CLK
clock => r5[11].CLK
clock => r5[12].CLK
clock => r5[13].CLK
clock => r5[14].CLK
clock => r5[15].CLK
clock => r4[0].CLK
clock => r4[1].CLK
clock => r4[2].CLK
clock => r4[3].CLK
clock => r4[4].CLK
clock => r4[5].CLK
clock => r4[6].CLK
clock => r4[7].CLK
clock => r4[8].CLK
clock => r4[9].CLK
clock => r4[10].CLK
clock => r4[11].CLK
clock => r4[12].CLK
clock => r4[13].CLK
clock => r4[14].CLK
clock => r4[15].CLK
clock => r3[0].CLK
clock => r3[1].CLK
clock => r3[2].CLK
clock => r3[3].CLK
clock => r3[4].CLK
clock => r3[5].CLK
clock => r3[6].CLK
clock => r3[7].CLK
clock => r3[8].CLK
clock => r3[9].CLK
clock => r3[10].CLK
clock => r3[11].CLK
clock => r3[12].CLK
clock => r3[13].CLK
clock => r3[14].CLK
clock => r3[15].CLK
clock => r2[0].CLK
clock => r2[1].CLK
clock => r2[2].CLK
clock => r2[3].CLK
clock => r2[4].CLK
clock => r2[5].CLK
clock => r2[6].CLK
clock => r2[7].CLK
clock => r2[8].CLK
clock => r2[9].CLK
clock => r2[10].CLK
clock => r2[11].CLK
clock => r2[12].CLK
clock => r2[13].CLK
clock => r2[14].CLK
clock => r2[15].CLK
clock => r1[0].CLK
clock => r1[1].CLK
clock => r1[2].CLK
clock => r1[3].CLK
clock => r1[4].CLK
clock => r1[5].CLK
clock => r1[6].CLK
clock => r1[7].CLK
clock => r1[8].CLK
clock => r1[9].CLK
clock => r1[10].CLK
clock => r1[11].CLK
clock => r1[12].CLK
clock => r1[13].CLK
clock => r1[14].CLK
clock => r1[15].CLK
clock => r0[0].CLK
clock => r0[1].CLK
clock => r0[2].CLK
clock => r0[3].CLK
clock => r0[4].CLK
clock => r0[5].CLK
clock => r0[6].CLK
clock => r0[7].CLK
clock => r0[8].CLK
clock => r0[9].CLK
clock => r0[10].CLK
clock => r0[11].CLK
clock => r0[12].CLK
clock => r0[13].CLK
clock => r0[14].CLK
clock => r0[15].CLK
reset => r0.OUTPUTSELECT
reset => r0.OUTPUTSELECT
reset => r0.OUTPUTSELECT
reset => r0.OUTPUTSELECT
reset => r0.OUTPUTSELECT
reset => r0.OUTPUTSELECT
reset => r0.OUTPUTSELECT
reset => r0.OUTPUTSELECT
reset => r0.OUTPUTSELECT
reset => r0.OUTPUTSELECT
reset => r0.OUTPUTSELECT
reset => r0.OUTPUTSELECT
reset => r0.OUTPUTSELECT
reset => r0.OUTPUTSELECT
reset => r0.OUTPUTSELECT
reset => r0.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r1.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r2.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r3.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r4.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r5.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r6.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => r7.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => ar.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => br.OUTPUTSELECT
reset => br.OUTPUTSELECT
state[0] => Equal0.IN2
state[0] => Equal1.IN1
state[1] => Equal0.IN0
state[1] => Equal1.IN2
state[2] => Equal0.IN1
state[2] => Equal1.IN0
rs[0] => Mux0.IN2
rs[0] => Mux1.IN2
rs[0] => Mux2.IN2
rs[0] => Mux3.IN2
rs[0] => Mux4.IN2
rs[0] => Mux5.IN2
rs[0] => Mux6.IN2
rs[0] => Mux7.IN2
rs[0] => Mux8.IN2
rs[0] => Mux9.IN2
rs[0] => Mux10.IN2
rs[0] => Mux11.IN2
rs[0] => Mux12.IN2
rs[0] => Mux13.IN2
rs[0] => Mux14.IN2
rs[0] => Mux15.IN2
rs[1] => Mux0.IN1
rs[1] => Mux1.IN1
rs[1] => Mux2.IN1
rs[1] => Mux3.IN1
rs[1] => Mux4.IN1
rs[1] => Mux5.IN1
rs[1] => Mux6.IN1
rs[1] => Mux7.IN1
rs[1] => Mux8.IN1
rs[1] => Mux9.IN1
rs[1] => Mux10.IN1
rs[1] => Mux11.IN1
rs[1] => Mux12.IN1
rs[1] => Mux13.IN1
rs[1] => Mux14.IN1
rs[1] => Mux15.IN1
rs[2] => Mux0.IN0
rs[2] => Mux1.IN0
rs[2] => Mux2.IN0
rs[2] => Mux3.IN0
rs[2] => Mux4.IN0
rs[2] => Mux5.IN0
rs[2] => Mux6.IN0
rs[2] => Mux7.IN0
rs[2] => Mux8.IN0
rs[2] => Mux9.IN0
rs[2] => Mux10.IN0
rs[2] => Mux11.IN0
rs[2] => Mux12.IN0
rs[2] => Mux13.IN0
rs[2] => Mux14.IN0
rs[2] => Mux15.IN0
rd[0] => Mux16.IN2
rd[0] => Mux17.IN2
rd[0] => Mux18.IN2
rd[0] => Mux19.IN2
rd[0] => Mux20.IN2
rd[0] => Mux21.IN2
rd[0] => Mux22.IN2
rd[0] => Mux23.IN2
rd[0] => Mux24.IN2
rd[0] => Mux25.IN2
rd[0] => Mux26.IN2
rd[0] => Mux27.IN2
rd[0] => Mux28.IN2
rd[0] => Mux29.IN2
rd[0] => Mux30.IN2
rd[0] => Mux31.IN2
rd[1] => Mux16.IN1
rd[1] => Mux17.IN1
rd[1] => Mux18.IN1
rd[1] => Mux19.IN1
rd[1] => Mux20.IN1
rd[1] => Mux21.IN1
rd[1] => Mux22.IN1
rd[1] => Mux23.IN1
rd[1] => Mux24.IN1
rd[1] => Mux25.IN1
rd[1] => Mux26.IN1
rd[1] => Mux27.IN1
rd[1] => Mux28.IN1
rd[1] => Mux29.IN1
rd[1] => Mux30.IN1
rd[1] => Mux31.IN1
rd[2] => Mux16.IN0
rd[2] => Mux17.IN0
rd[2] => Mux18.IN0
rd[2] => Mux19.IN0
rd[2] => Mux20.IN0
rd[2] => Mux21.IN0
rd[2] => Mux22.IN0
rd[2] => Mux23.IN0
rd[2] => Mux24.IN0
rd[2] => Mux25.IN0
rd[2] => Mux26.IN0
rd[2] => Mux27.IN0
rd[2] => Mux28.IN0
rd[2] => Mux29.IN0
rd[2] => Mux30.IN0
rd[2] => Mux31.IN0
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r7.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r6.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r5.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r4.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r3.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r2.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r1.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
op_reg_write => r0.OUTPUTSELECT
data_for_write[0] => r7.DATAB
data_for_write[0] => r6.DATAB
data_for_write[0] => r5.DATAB
data_for_write[0] => r4.DATAB
data_for_write[0] => r3.DATAB
data_for_write[0] => r2.DATAB
data_for_write[0] => r1.DATAB
data_for_write[0] => r0.DATAB
data_for_write[1] => r7.DATAB
data_for_write[1] => r6.DATAB
data_for_write[1] => r5.DATAB
data_for_write[1] => r4.DATAB
data_for_write[1] => r3.DATAB
data_for_write[1] => r2.DATAB
data_for_write[1] => r1.DATAB
data_for_write[1] => r0.DATAB
data_for_write[2] => r7.DATAB
data_for_write[2] => r6.DATAB
data_for_write[2] => r5.DATAB
data_for_write[2] => r4.DATAB
data_for_write[2] => r3.DATAB
data_for_write[2] => r2.DATAB
data_for_write[2] => r1.DATAB
data_for_write[2] => r0.DATAB
data_for_write[3] => r7.DATAB
data_for_write[3] => r6.DATAB
data_for_write[3] => r5.DATAB
data_for_write[3] => r4.DATAB
data_for_write[3] => r3.DATAB
data_for_write[3] => r2.DATAB
data_for_write[3] => r1.DATAB
data_for_write[3] => r0.DATAB
data_for_write[4] => r7.DATAB
data_for_write[4] => r6.DATAB
data_for_write[4] => r5.DATAB
data_for_write[4] => r4.DATAB
data_for_write[4] => r3.DATAB
data_for_write[4] => r2.DATAB
data_for_write[4] => r1.DATAB
data_for_write[4] => r0.DATAB
data_for_write[5] => r7.DATAB
data_for_write[5] => r6.DATAB
data_for_write[5] => r5.DATAB
data_for_write[5] => r4.DATAB
data_for_write[5] => r3.DATAB
data_for_write[5] => r2.DATAB
data_for_write[5] => r1.DATAB
data_for_write[5] => r0.DATAB
data_for_write[6] => r7.DATAB
data_for_write[6] => r6.DATAB
data_for_write[6] => r5.DATAB
data_for_write[6] => r4.DATAB
data_for_write[6] => r3.DATAB
data_for_write[6] => r2.DATAB
data_for_write[6] => r1.DATAB
data_for_write[6] => r0.DATAB
data_for_write[7] => r7.DATAB
data_for_write[7] => r6.DATAB
data_for_write[7] => r5.DATAB
data_for_write[7] => r4.DATAB
data_for_write[7] => r3.DATAB
data_for_write[7] => r2.DATAB
data_for_write[7] => r1.DATAB
data_for_write[7] => r0.DATAB
data_for_write[8] => r7.DATAB
data_for_write[8] => r6.DATAB
data_for_write[8] => r5.DATAB
data_for_write[8] => r4.DATAB
data_for_write[8] => r3.DATAB
data_for_write[8] => r2.DATAB
data_for_write[8] => r1.DATAB
data_for_write[8] => r0.DATAB
data_for_write[9] => r7.DATAB
data_for_write[9] => r6.DATAB
data_for_write[9] => r5.DATAB
data_for_write[9] => r4.DATAB
data_for_write[9] => r3.DATAB
data_for_write[9] => r2.DATAB
data_for_write[9] => r1.DATAB
data_for_write[9] => r0.DATAB
data_for_write[10] => r7.DATAB
data_for_write[10] => r6.DATAB
data_for_write[10] => r5.DATAB
data_for_write[10] => r4.DATAB
data_for_write[10] => r3.DATAB
data_for_write[10] => r2.DATAB
data_for_write[10] => r1.DATAB
data_for_write[10] => r0.DATAB
data_for_write[11] => r7.DATAB
data_for_write[11] => r6.DATAB
data_for_write[11] => r5.DATAB
data_for_write[11] => r4.DATAB
data_for_write[11] => r3.DATAB
data_for_write[11] => r2.DATAB
data_for_write[11] => r1.DATAB
data_for_write[11] => r0.DATAB
data_for_write[12] => r7.DATAB
data_for_write[12] => r6.DATAB
data_for_write[12] => r5.DATAB
data_for_write[12] => r4.DATAB
data_for_write[12] => r3.DATAB
data_for_write[12] => r2.DATAB
data_for_write[12] => r1.DATAB
data_for_write[12] => r0.DATAB
data_for_write[13] => r7.DATAB
data_for_write[13] => r6.DATAB
data_for_write[13] => r5.DATAB
data_for_write[13] => r4.DATAB
data_for_write[13] => r3.DATAB
data_for_write[13] => r2.DATAB
data_for_write[13] => r1.DATAB
data_for_write[13] => r0.DATAB
data_for_write[14] => r7.DATAB
data_for_write[14] => r6.DATAB
data_for_write[14] => r5.DATAB
data_for_write[14] => r4.DATAB
data_for_write[14] => r3.DATAB
data_for_write[14] => r2.DATAB
data_for_write[14] => r1.DATAB
data_for_write[14] => r0.DATAB
data_for_write[15] => r7.DATAB
data_for_write[15] => r6.DATAB
data_for_write[15] => r5.DATAB
data_for_write[15] => r4.DATAB
data_for_write[15] => r3.DATAB
data_for_write[15] => r2.DATAB
data_for_write[15] => r1.DATAB
data_for_write[15] => r0.DATAB
address_for_write[0] => Decoder0.IN2
address_for_write[1] => Decoder0.IN1
address_for_write[2] => Decoder0.IN0
ar[0] <= ar[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[1] <= ar[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[2] <= ar[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[3] <= ar[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[4] <= ar[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[5] <= ar[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[6] <= ar[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[7] <= ar[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[8] <= ar[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[9] <= ar[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[10] <= ar[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[11] <= ar[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[12] <= ar[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[13] <= ar[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[14] <= ar[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ar[15] <= ar[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[0] <= br[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[1] <= br[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[2] <= br[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[3] <= br[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[4] <= br[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[5] <= br[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[6] <= br[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[7] <= br[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[8] <= br[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[9] <= br[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[10] <= br[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[11] <= br[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[12] <= br[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[13] <= br[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[14] <= br[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br[15] <= br[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r0_wire[0] <= r0[0].DB_MAX_OUTPUT_PORT_TYPE
r0_wire[1] <= r0[1].DB_MAX_OUTPUT_PORT_TYPE
r0_wire[2] <= r0[2].DB_MAX_OUTPUT_PORT_TYPE
r0_wire[3] <= r0[3].DB_MAX_OUTPUT_PORT_TYPE
r0_wire[4] <= r0[4].DB_MAX_OUTPUT_PORT_TYPE
r0_wire[5] <= r0[5].DB_MAX_OUTPUT_PORT_TYPE
r0_wire[6] <= r0[6].DB_MAX_OUTPUT_PORT_TYPE
r0_wire[7] <= r0[7].DB_MAX_OUTPUT_PORT_TYPE
r0_wire[8] <= r0[8].DB_MAX_OUTPUT_PORT_TYPE
r0_wire[9] <= r0[9].DB_MAX_OUTPUT_PORT_TYPE
r0_wire[10] <= r0[10].DB_MAX_OUTPUT_PORT_TYPE
r0_wire[11] <= r0[11].DB_MAX_OUTPUT_PORT_TYPE
r0_wire[12] <= r0[12].DB_MAX_OUTPUT_PORT_TYPE
r0_wire[13] <= r0[13].DB_MAX_OUTPUT_PORT_TYPE
r0_wire[14] <= r0[14].DB_MAX_OUTPUT_PORT_TYPE
r0_wire[15] <= r0[15].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[0] <= r1[0].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[1] <= r1[1].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[2] <= r1[2].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[3] <= r1[3].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[4] <= r1[4].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[5] <= r1[5].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[6] <= r1[6].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[7] <= r1[7].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[8] <= r1[8].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[9] <= r1[9].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[10] <= r1[10].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[11] <= r1[11].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[12] <= r1[12].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[13] <= r1[13].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[14] <= r1[14].DB_MAX_OUTPUT_PORT_TYPE
r1_wire[15] <= r1[15].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[0] <= r2[0].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[1] <= r2[1].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[2] <= r2[2].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[3] <= r2[3].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[4] <= r2[4].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[5] <= r2[5].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[6] <= r2[6].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[7] <= r2[7].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[8] <= r2[8].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[9] <= r2[9].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[10] <= r2[10].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[11] <= r2[11].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[12] <= r2[12].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[13] <= r2[13].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[14] <= r2[14].DB_MAX_OUTPUT_PORT_TYPE
r2_wire[15] <= r2[15].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[0] <= r3[0].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[1] <= r3[1].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[2] <= r3[2].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[3] <= r3[3].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[4] <= r3[4].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[5] <= r3[5].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[6] <= r3[6].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[7] <= r3[7].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[8] <= r3[8].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[9] <= r3[9].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[10] <= r3[10].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[11] <= r3[11].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[12] <= r3[12].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[13] <= r3[13].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[14] <= r3[14].DB_MAX_OUTPUT_PORT_TYPE
r3_wire[15] <= r3[15].DB_MAX_OUTPUT_PORT_TYPE


|simple|p3_exec:exec
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~
state[0] => ~NO_FANOUT~
state[1] => ~NO_FANOUT~
state[2] => ~NO_FANOUT~
ar[0] => ar[0].IN1
ar[1] => ar[1].IN1
ar[2] => ar[2].IN1
ar[3] => ar[3].IN1
ar[4] => ar[4].IN1
ar[5] => ar[5].IN1
ar[6] => ar[6].IN1
ar[7] => ar[7].IN1
ar[8] => ar[8].IN1
ar[9] => ar[9].IN1
ar[10] => ar[10].IN1
ar[11] => ar[11].IN1
ar[12] => ar[12].IN1
ar[13] => ar[13].IN1
ar[14] => ar[14].IN1
ar[15] => ar[15].IN1
br[0] => br[0].IN2
br[1] => br[1].IN2
br[2] => br[2].IN2
br[3] => br[3].IN2
br[4] => br[4].IN2
br[5] => br[5].IN2
br[6] => br[6].IN2
br[7] => br[7].IN2
br[8] => br[8].IN2
br[9] => br[9].IN2
br[10] => br[10].IN2
br[11] => br[11].IN2
br[12] => br[12].IN2
br[13] => br[13].IN2
br[14] => br[14].IN2
br[15] => br[15].IN2
program_counter[0] => program_counter[0].IN1
program_counter[1] => program_counter[1].IN1
program_counter[2] => program_counter[2].IN1
program_counter[3] => program_counter[3].IN1
program_counter[4] => program_counter[4].IN1
program_counter[5] => program_counter[5].IN1
program_counter[6] => program_counter[6].IN1
program_counter[7] => program_counter[7].IN1
program_counter[8] => program_counter[8].IN1
program_counter[9] => program_counter[9].IN1
program_counter[10] => program_counter[10].IN1
program_counter[11] => program_counter[11].IN1
program_counter[12] => program_counter[12].IN1
program_counter[13] => program_counter[13].IN1
program_counter[14] => program_counter[14].IN1
program_counter[15] => program_counter[15].IN1
instruction_register[0] => instruction_register[0].IN2
instruction_register[1] => instruction_register[1].IN2
instruction_register[2] => instruction_register[2].IN2
instruction_register[3] => instruction_register[3].IN2
instruction_register[4] => instruction_register[4].IN2
instruction_register[5] => instruction_register[5].IN2
instruction_register[6] => instruction_register[6].IN2
instruction_register[7] => instruction_register[7].IN10
instruction_register[8] => ~NO_FANOUT~
instruction_register[9] => ~NO_FANOUT~
instruction_register[10] => ~NO_FANOUT~
instruction_register[11] => ~NO_FANOUT~
instruction_register[12] => ~NO_FANOUT~
instruction_register[13] => ~NO_FANOUT~
instruction_register[14] => instruction_register[14].IN1
instruction_register[15] => instruction_register[15].IN1
inp[0] => inp[0].IN1
inp[1] => inp[1].IN1
inp[2] => inp[2].IN1
inp[3] => inp[3].IN1
inp[4] => inp[4].IN1
inp[5] => inp[5].IN1
inp[6] => inp[6].IN1
inp[7] => inp[7].IN1
inp[8] => inp[8].IN1
inp[9] => inp[9].IN1
inp[10] => inp[10].IN1
inp[11] => inp[11].IN1
inp[12] => inp[12].IN1
inp[13] => inp[13].IN1
inp[14] => inp[14].IN1
inp[15] => inp[15].IN1
op_alu_src_a[0] => op_alu_src_a[0].IN1
op_alu_src_a[1] => op_alu_src_a[1].IN1
op_alu_src_b[0] => op_alu_src_b[0].IN1
op_alu_src_b[1] => op_alu_src_b[1].IN1
data_register[0] <= alu:a.res
data_register[1] <= alu:a.res
data_register[2] <= alu:a.res
data_register[3] <= alu:a.res
data_register[4] <= alu:a.res
data_register[5] <= alu:a.res
data_register[6] <= alu:a.res
data_register[7] <= alu:a.res
data_register[8] <= alu:a.res
data_register[9] <= alu:a.res
data_register[10] <= alu:a.res
data_register[11] <= alu:a.res
data_register[12] <= alu:a.res
data_register[13] <= alu:a.res
data_register[14] <= alu:a.res
data_register[15] <= alu:a.res
cond[0] <= alu:a.szcv
cond[1] <= alu:a.szcv
cond[2] <= alu:a.szcv
cond[3] <= alu:a.szcv


|simple|p3_exec:exec|mux4_4bit:op_alu_mux
data1[0] => Mux3.IN0
data1[1] => Mux2.IN0
data1[2] => Mux1.IN0
data1[3] => Mux0.IN0
data2[0] => Mux3.IN1
data2[1] => Mux2.IN1
data2[2] => Mux1.IN1
data2[3] => Mux0.IN1
data3[0] => Mux3.IN2
data3[1] => Mux2.IN2
data3[2] => Mux1.IN2
data3[3] => Mux0.IN2
data4[0] => Mux3.IN3
data4[1] => Mux2.IN3
data4[2] => Mux1.IN3
data4[3] => Mux0.IN3
op[0] => Mux0.IN5
op[0] => Mux1.IN5
op[0] => Mux2.IN5
op[0] => Mux3.IN5
op[1] => Mux0.IN4
op[1] => Mux1.IN4
op[1] => Mux2.IN4
op[1] => Mux3.IN4
res[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|simple|p3_exec:exec|mux4_16bit:alu_src_mux_a
data1[0] => Mux15.IN0
data1[1] => Mux14.IN0
data1[2] => Mux13.IN0
data1[3] => Mux12.IN0
data1[4] => Mux11.IN0
data1[5] => Mux10.IN0
data1[6] => Mux9.IN0
data1[7] => Mux8.IN0
data1[8] => Mux7.IN0
data1[9] => Mux6.IN0
data1[10] => Mux5.IN0
data1[11] => Mux4.IN0
data1[12] => Mux3.IN0
data1[13] => Mux2.IN0
data1[14] => Mux1.IN0
data1[15] => Mux0.IN0
data2[0] => Mux15.IN1
data2[1] => Mux14.IN1
data2[2] => Mux13.IN1
data2[3] => Mux12.IN1
data2[4] => Mux11.IN1
data2[5] => Mux10.IN1
data2[6] => Mux9.IN1
data2[7] => Mux8.IN1
data2[8] => Mux7.IN1
data2[9] => Mux6.IN1
data2[10] => Mux5.IN1
data2[11] => Mux4.IN1
data2[12] => Mux3.IN1
data2[13] => Mux2.IN1
data2[14] => Mux1.IN1
data2[15] => Mux0.IN1
data3[0] => Mux15.IN2
data3[1] => Mux14.IN2
data3[2] => Mux13.IN2
data3[3] => Mux12.IN2
data3[4] => Mux11.IN2
data3[5] => Mux10.IN2
data3[6] => Mux9.IN2
data3[7] => Mux8.IN2
data3[8] => Mux7.IN2
data3[9] => Mux6.IN2
data3[10] => Mux5.IN2
data3[11] => Mux4.IN2
data3[12] => Mux3.IN2
data3[13] => Mux2.IN2
data3[14] => Mux1.IN2
data3[15] => Mux0.IN2
data4[0] => Mux15.IN3
data4[1] => Mux14.IN3
data4[2] => Mux13.IN3
data4[3] => Mux12.IN3
data4[4] => Mux11.IN3
data4[5] => Mux10.IN3
data4[6] => Mux9.IN3
data4[7] => Mux8.IN3
data4[8] => Mux7.IN3
data4[9] => Mux6.IN3
data4[10] => Mux5.IN3
data4[11] => Mux4.IN3
data4[12] => Mux3.IN3
data4[13] => Mux2.IN3
data4[14] => Mux1.IN3
data4[15] => Mux0.IN3
op[0] => Mux0.IN5
op[0] => Mux1.IN5
op[0] => Mux2.IN5
op[0] => Mux3.IN5
op[0] => Mux4.IN5
op[0] => Mux5.IN5
op[0] => Mux6.IN5
op[0] => Mux7.IN5
op[0] => Mux8.IN5
op[0] => Mux9.IN5
op[0] => Mux10.IN5
op[0] => Mux11.IN5
op[0] => Mux12.IN5
op[0] => Mux13.IN5
op[0] => Mux14.IN5
op[0] => Mux15.IN5
op[1] => Mux0.IN4
op[1] => Mux1.IN4
op[1] => Mux2.IN4
op[1] => Mux3.IN4
op[1] => Mux4.IN4
op[1] => Mux5.IN4
op[1] => Mux6.IN4
op[1] => Mux7.IN4
op[1] => Mux8.IN4
op[1] => Mux9.IN4
op[1] => Mux10.IN4
op[1] => Mux11.IN4
op[1] => Mux12.IN4
op[1] => Mux13.IN4
op[1] => Mux14.IN4
op[1] => Mux15.IN4
res[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|simple|p3_exec:exec|mux4_16bit:alu_src_mux_b
data1[0] => Mux15.IN0
data1[1] => Mux14.IN0
data1[2] => Mux13.IN0
data1[3] => Mux12.IN0
data1[4] => Mux11.IN0
data1[5] => Mux10.IN0
data1[6] => Mux9.IN0
data1[7] => Mux8.IN0
data1[8] => Mux7.IN0
data1[9] => Mux6.IN0
data1[10] => Mux5.IN0
data1[11] => Mux4.IN0
data1[12] => Mux3.IN0
data1[13] => Mux2.IN0
data1[14] => Mux1.IN0
data1[15] => Mux0.IN0
data2[0] => Mux15.IN1
data2[1] => Mux14.IN1
data2[2] => Mux13.IN1
data2[3] => Mux12.IN1
data2[4] => Mux11.IN1
data2[5] => Mux10.IN1
data2[6] => Mux9.IN1
data2[7] => Mux8.IN1
data2[8] => Mux7.IN1
data2[9] => Mux6.IN1
data2[10] => Mux5.IN1
data2[11] => Mux4.IN1
data2[12] => Mux3.IN1
data2[13] => Mux2.IN1
data2[14] => Mux1.IN1
data2[15] => Mux0.IN1
data3[0] => Mux15.IN2
data3[1] => Mux14.IN2
data3[2] => Mux13.IN2
data3[3] => Mux12.IN2
data3[4] => Mux11.IN2
data3[5] => Mux10.IN2
data3[6] => Mux9.IN2
data3[7] => Mux8.IN2
data3[8] => Mux7.IN2
data3[9] => Mux6.IN2
data3[10] => Mux5.IN2
data3[11] => Mux4.IN2
data3[12] => Mux3.IN2
data3[13] => Mux2.IN2
data3[14] => Mux1.IN2
data3[15] => Mux0.IN2
data4[0] => Mux15.IN3
data4[1] => Mux14.IN3
data4[2] => Mux13.IN3
data4[3] => Mux12.IN3
data4[4] => Mux11.IN3
data4[5] => Mux10.IN3
data4[6] => Mux9.IN3
data4[7] => Mux8.IN3
data4[8] => Mux7.IN3
data4[9] => Mux6.IN3
data4[10] => Mux5.IN3
data4[11] => Mux4.IN3
data4[12] => Mux3.IN3
data4[13] => Mux2.IN3
data4[14] => Mux1.IN3
data4[15] => Mux0.IN3
op[0] => Mux0.IN5
op[0] => Mux1.IN5
op[0] => Mux2.IN5
op[0] => Mux3.IN5
op[0] => Mux4.IN5
op[0] => Mux5.IN5
op[0] => Mux6.IN5
op[0] => Mux7.IN5
op[0] => Mux8.IN5
op[0] => Mux9.IN5
op[0] => Mux10.IN5
op[0] => Mux11.IN5
op[0] => Mux12.IN5
op[0] => Mux13.IN5
op[0] => Mux14.IN5
op[0] => Mux15.IN5
op[1] => Mux0.IN4
op[1] => Mux1.IN4
op[1] => Mux2.IN4
op[1] => Mux3.IN4
op[1] => Mux4.IN4
op[1] => Mux5.IN4
op[1] => Mux6.IN4
op[1] => Mux7.IN4
op[1] => Mux8.IN4
op[1] => Mux9.IN4
op[1] => Mux10.IN4
op[1] => Mux11.IN4
op[1] => Mux12.IN4
op[1] => Mux13.IN4
op[1] => Mux14.IN4
op[1] => Mux15.IN4
res[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|simple|p3_exec:exec|alu:a
a[0] => Add0.IN16
a[0] => concat.IN0
a[0] => concat.IN0
a[0] => concat.IN0
a[0] => Add1.IN32
a[0] => Mux1.IN15
a[0] => Mux2.IN15
a[0] => Mux3.IN15
a[0] => Mux4.IN15
a[0] => Mux5.IN15
a[0] => Mux6.IN15
a[0] => Mux7.IN15
a[0] => Mux8.IN15
a[0] => Mux9.IN15
a[0] => Mux10.IN15
a[0] => Mux11.IN15
a[0] => Mux12.IN15
a[0] => Mux13.IN15
a[0] => Mux14.IN15
a[0] => shift.DATAB
a[0] => Mux15.IN15
a[0] => Mux16.IN15
a[0] => Mux17.IN15
a[0] => Mux18.IN15
a[0] => Mux19.IN15
a[0] => Mux20.IN15
a[0] => Mux21.IN15
a[0] => Mux22.IN15
a[0] => Mux23.IN15
a[0] => Mux24.IN15
a[0] => Mux25.IN15
a[0] => Mux26.IN15
a[0] => Mux27.IN15
a[0] => Mux28.IN15
a[0] => Mux29.IN15
a[0] => Mux30.IN15
a[0] => Mux31.IN15
a[0] => Mux46.IN15
a[0] => Mux47.IN15
a[0] => Mux63.IN15
a[1] => Add0.IN15
a[1] => concat.IN0
a[1] => concat.IN0
a[1] => concat.IN0
a[1] => Add1.IN31
a[1] => Mux0.IN15
a[1] => Mux1.IN14
a[1] => Mux2.IN14
a[1] => Mux3.IN14
a[1] => Mux4.IN14
a[1] => Mux5.IN14
a[1] => Mux6.IN14
a[1] => Mux7.IN14
a[1] => Mux8.IN14
a[1] => Mux9.IN14
a[1] => Mux10.IN14
a[1] => Mux11.IN14
a[1] => Mux12.IN14
a[1] => Mux13.IN14
a[1] => Mux14.IN14
a[1] => Mux15.IN14
a[1] => Mux16.IN14
a[1] => Mux17.IN14
a[1] => Mux18.IN14
a[1] => Mux19.IN14
a[1] => Mux20.IN14
a[1] => Mux21.IN14
a[1] => Mux22.IN14
a[1] => Mux23.IN14
a[1] => Mux24.IN14
a[1] => Mux25.IN14
a[1] => Mux26.IN14
a[1] => Mux27.IN14
a[1] => Mux28.IN14
a[1] => Mux29.IN14
a[1] => Mux30.IN14
a[1] => Mux31.IN14
a[1] => Mux45.IN15
a[1] => Mux46.IN14
a[1] => Mux48.IN15
a[1] => Mux62.IN15
a[1] => Mux63.IN14
a[2] => Add0.IN14
a[2] => concat.IN0
a[2] => concat.IN0
a[2] => concat.IN0
a[2] => Add1.IN30
a[2] => Mux0.IN14
a[2] => Mux1.IN13
a[2] => Mux2.IN13
a[2] => Mux3.IN13
a[2] => Mux4.IN13
a[2] => Mux5.IN13
a[2] => Mux6.IN13
a[2] => Mux7.IN13
a[2] => Mux8.IN13
a[2] => Mux9.IN13
a[2] => Mux10.IN13
a[2] => Mux11.IN13
a[2] => Mux12.IN13
a[2] => Mux13.IN13
a[2] => Mux15.IN13
a[2] => Mux16.IN13
a[2] => Mux17.IN13
a[2] => Mux18.IN13
a[2] => Mux19.IN13
a[2] => Mux20.IN13
a[2] => Mux21.IN13
a[2] => Mux22.IN13
a[2] => Mux23.IN13
a[2] => Mux24.IN13
a[2] => Mux25.IN13
a[2] => Mux26.IN13
a[2] => Mux27.IN13
a[2] => Mux28.IN13
a[2] => Mux29.IN13
a[2] => Mux30.IN13
a[2] => Mux31.IN13
a[2] => Mux44.IN15
a[2] => Mux45.IN14
a[2] => Mux46.IN13
a[2] => Mux61.IN15
a[2] => Mux62.IN14
a[3] => Add0.IN13
a[3] => concat.IN0
a[3] => concat.IN0
a[3] => concat.IN0
a[3] => Add1.IN29
a[3] => Mux0.IN13
a[3] => Mux1.IN12
a[3] => Mux2.IN12
a[3] => Mux3.IN12
a[3] => Mux4.IN12
a[3] => Mux5.IN12
a[3] => Mux6.IN12
a[3] => Mux7.IN12
a[3] => Mux8.IN12
a[3] => Mux9.IN12
a[3] => Mux10.IN12
a[3] => Mux11.IN12
a[3] => Mux12.IN12
a[3] => Mux15.IN12
a[3] => Mux16.IN12
a[3] => Mux17.IN12
a[3] => Mux18.IN12
a[3] => Mux19.IN12
a[3] => Mux20.IN12
a[3] => Mux21.IN12
a[3] => Mux22.IN12
a[3] => Mux23.IN12
a[3] => Mux24.IN12
a[3] => Mux25.IN12
a[3] => Mux26.IN12
a[3] => Mux27.IN12
a[3] => Mux28.IN12
a[3] => Mux29.IN12
a[3] => Mux30.IN12
a[3] => Mux31.IN12
a[3] => Mux43.IN15
a[3] => Mux44.IN14
a[3] => Mux45.IN13
a[3] => Mux46.IN12
a[3] => Mux47.IN14
a[3] => Mux60.IN15
a[3] => Mux61.IN14
a[3] => Mux63.IN13
a[4] => Add0.IN12
a[4] => concat.IN0
a[4] => concat.IN0
a[4] => concat.IN0
a[4] => Add1.IN28
a[4] => Mux0.IN12
a[4] => Mux1.IN11
a[4] => Mux2.IN11
a[4] => Mux3.IN11
a[4] => Mux4.IN11
a[4] => Mux5.IN11
a[4] => Mux6.IN11
a[4] => Mux7.IN11
a[4] => Mux8.IN11
a[4] => Mux9.IN11
a[4] => Mux10.IN11
a[4] => Mux11.IN11
a[4] => Mux15.IN11
a[4] => Mux16.IN11
a[4] => Mux17.IN11
a[4] => Mux18.IN11
a[4] => Mux19.IN11
a[4] => Mux20.IN11
a[4] => Mux21.IN11
a[4] => Mux22.IN11
a[4] => Mux23.IN11
a[4] => Mux24.IN11
a[4] => Mux25.IN11
a[4] => Mux26.IN11
a[4] => Mux27.IN11
a[4] => Mux28.IN11
a[4] => Mux29.IN11
a[4] => Mux30.IN11
a[4] => Mux31.IN11
a[4] => Mux42.IN15
a[4] => Mux43.IN14
a[4] => Mux44.IN13
a[4] => Mux45.IN12
a[4] => Mux46.IN11
a[4] => Mux47.IN13
a[4] => Mux59.IN15
a[4] => Mux60.IN14
a[4] => Mux62.IN13
a[4] => Mux63.IN12
a[5] => Add0.IN11
a[5] => concat.IN0
a[5] => concat.IN0
a[5] => concat.IN0
a[5] => Add1.IN27
a[5] => Mux0.IN11
a[5] => Mux1.IN10
a[5] => Mux2.IN10
a[5] => Mux3.IN10
a[5] => Mux4.IN10
a[5] => Mux5.IN10
a[5] => Mux6.IN10
a[5] => Mux7.IN10
a[5] => Mux8.IN10
a[5] => Mux9.IN10
a[5] => Mux10.IN10
a[5] => Mux15.IN10
a[5] => Mux16.IN10
a[5] => Mux17.IN10
a[5] => Mux18.IN10
a[5] => Mux19.IN10
a[5] => Mux20.IN10
a[5] => Mux21.IN10
a[5] => Mux22.IN10
a[5] => Mux23.IN10
a[5] => Mux24.IN10
a[5] => Mux25.IN10
a[5] => Mux26.IN10
a[5] => Mux27.IN10
a[5] => Mux28.IN10
a[5] => Mux29.IN10
a[5] => Mux30.IN10
a[5] => Mux31.IN10
a[5] => Mux41.IN15
a[5] => Mux42.IN14
a[5] => Mux43.IN13
a[5] => Mux44.IN12
a[5] => Mux45.IN11
a[5] => Mux46.IN10
a[5] => Mux47.IN12
a[5] => Mux58.IN15
a[5] => Mux59.IN14
a[5] => Mux61.IN13
a[5] => Mux62.IN12
a[5] => Mux63.IN11
a[6] => Add0.IN10
a[6] => concat.IN0
a[6] => concat.IN0
a[6] => concat.IN0
a[6] => Add1.IN26
a[6] => Mux0.IN10
a[6] => Mux1.IN9
a[6] => Mux2.IN9
a[6] => Mux3.IN9
a[6] => Mux4.IN9
a[6] => Mux5.IN9
a[6] => Mux6.IN9
a[6] => Mux7.IN9
a[6] => Mux8.IN9
a[6] => Mux9.IN9
a[6] => Mux15.IN9
a[6] => Mux16.IN9
a[6] => Mux17.IN9
a[6] => Mux18.IN9
a[6] => Mux19.IN9
a[6] => Mux20.IN9
a[6] => Mux21.IN9
a[6] => Mux22.IN9
a[6] => Mux23.IN9
a[6] => Mux24.IN9
a[6] => Mux25.IN9
a[6] => Mux26.IN9
a[6] => Mux27.IN9
a[6] => Mux28.IN9
a[6] => Mux29.IN9
a[6] => Mux30.IN9
a[6] => Mux31.IN9
a[6] => Mux40.IN15
a[6] => Mux41.IN14
a[6] => Mux42.IN13
a[6] => Mux43.IN12
a[6] => Mux44.IN11
a[6] => Mux45.IN10
a[6] => Mux46.IN9
a[6] => Mux47.IN11
a[6] => Mux57.IN15
a[6] => Mux58.IN14
a[6] => Mux60.IN13
a[6] => Mux61.IN12
a[6] => Mux62.IN11
a[6] => Mux63.IN10
a[7] => Add0.IN9
a[7] => concat.IN0
a[7] => concat.IN0
a[7] => concat.IN0
a[7] => Add1.IN25
a[7] => Mux0.IN9
a[7] => Mux1.IN8
a[7] => Mux2.IN8
a[7] => Mux3.IN8
a[7] => Mux4.IN8
a[7] => Mux5.IN8
a[7] => Mux6.IN8
a[7] => Mux7.IN8
a[7] => Mux8.IN8
a[7] => Mux15.IN8
a[7] => Mux16.IN8
a[7] => Mux17.IN8
a[7] => Mux18.IN8
a[7] => Mux19.IN8
a[7] => Mux20.IN8
a[7] => Mux21.IN8
a[7] => Mux22.IN8
a[7] => Mux23.IN8
a[7] => Mux24.IN8
a[7] => Mux25.IN8
a[7] => Mux26.IN8
a[7] => Mux27.IN8
a[7] => Mux28.IN8
a[7] => Mux29.IN8
a[7] => Mux30.IN8
a[7] => Mux31.IN8
a[7] => Mux39.IN15
a[7] => Mux40.IN14
a[7] => Mux41.IN13
a[7] => Mux42.IN12
a[7] => Mux43.IN11
a[7] => Mux44.IN10
a[7] => Mux45.IN9
a[7] => Mux46.IN8
a[7] => Mux47.IN10
a[7] => Mux56.IN15
a[7] => Mux57.IN14
a[7] => Mux59.IN13
a[7] => Mux60.IN12
a[7] => Mux61.IN11
a[7] => Mux62.IN10
a[7] => Mux63.IN9
a[8] => Add0.IN8
a[8] => concat.IN0
a[8] => concat.IN0
a[8] => concat.IN0
a[8] => Add1.IN24
a[8] => Mux0.IN8
a[8] => Mux1.IN7
a[8] => Mux2.IN7
a[8] => Mux3.IN7
a[8] => Mux4.IN7
a[8] => Mux5.IN7
a[8] => Mux6.IN7
a[8] => Mux7.IN7
a[8] => Mux15.IN7
a[8] => Mux16.IN7
a[8] => Mux17.IN7
a[8] => Mux18.IN7
a[8] => Mux19.IN7
a[8] => Mux20.IN7
a[8] => Mux21.IN7
a[8] => Mux22.IN7
a[8] => Mux23.IN7
a[8] => Mux24.IN7
a[8] => Mux25.IN7
a[8] => Mux26.IN7
a[8] => Mux27.IN7
a[8] => Mux28.IN7
a[8] => Mux29.IN7
a[8] => Mux30.IN7
a[8] => Mux31.IN7
a[8] => Mux38.IN15
a[8] => Mux39.IN14
a[8] => Mux40.IN13
a[8] => Mux41.IN12
a[8] => Mux42.IN11
a[8] => Mux43.IN10
a[8] => Mux44.IN9
a[8] => Mux45.IN8
a[8] => Mux46.IN7
a[8] => Mux47.IN9
a[8] => Mux55.IN15
a[8] => Mux56.IN14
a[8] => Mux58.IN13
a[8] => Mux59.IN12
a[8] => Mux60.IN11
a[8] => Mux61.IN10
a[8] => Mux62.IN9
a[8] => Mux63.IN8
a[9] => Add0.IN7
a[9] => concat.IN0
a[9] => concat.IN0
a[9] => concat.IN0
a[9] => Add1.IN23
a[9] => Mux0.IN7
a[9] => Mux1.IN6
a[9] => Mux2.IN6
a[9] => Mux3.IN6
a[9] => Mux4.IN6
a[9] => Mux5.IN6
a[9] => Mux6.IN6
a[9] => Mux15.IN6
a[9] => Mux16.IN6
a[9] => Mux17.IN6
a[9] => Mux18.IN6
a[9] => Mux19.IN6
a[9] => Mux20.IN6
a[9] => Mux21.IN6
a[9] => Mux22.IN6
a[9] => Mux23.IN6
a[9] => Mux24.IN6
a[9] => Mux25.IN6
a[9] => Mux26.IN6
a[9] => Mux27.IN6
a[9] => Mux28.IN6
a[9] => Mux29.IN6
a[9] => Mux30.IN6
a[9] => Mux31.IN6
a[9] => Mux37.IN15
a[9] => Mux38.IN14
a[9] => Mux39.IN13
a[9] => Mux40.IN12
a[9] => Mux41.IN11
a[9] => Mux42.IN10
a[9] => Mux43.IN9
a[9] => Mux44.IN8
a[9] => Mux45.IN7
a[9] => Mux46.IN6
a[9] => Mux47.IN8
a[9] => Mux54.IN15
a[9] => Mux55.IN14
a[9] => Mux57.IN13
a[9] => Mux58.IN12
a[9] => Mux59.IN11
a[9] => Mux60.IN10
a[9] => Mux61.IN9
a[9] => Mux62.IN8
a[9] => Mux63.IN7
a[10] => Add0.IN6
a[10] => concat.IN0
a[10] => concat.IN0
a[10] => concat.IN0
a[10] => Add1.IN22
a[10] => Mux0.IN6
a[10] => Mux1.IN5
a[10] => Mux2.IN5
a[10] => Mux3.IN5
a[10] => Mux4.IN5
a[10] => Mux5.IN5
a[10] => Mux15.IN5
a[10] => Mux16.IN5
a[10] => Mux17.IN5
a[10] => Mux18.IN5
a[10] => Mux19.IN5
a[10] => Mux20.IN5
a[10] => Mux21.IN5
a[10] => Mux22.IN5
a[10] => Mux23.IN5
a[10] => Mux24.IN5
a[10] => Mux25.IN5
a[10] => Mux26.IN5
a[10] => Mux27.IN5
a[10] => Mux28.IN5
a[10] => Mux29.IN5
a[10] => Mux30.IN5
a[10] => Mux31.IN5
a[10] => Mux36.IN15
a[10] => Mux37.IN14
a[10] => Mux38.IN13
a[10] => Mux39.IN12
a[10] => Mux40.IN11
a[10] => Mux41.IN10
a[10] => Mux42.IN9
a[10] => Mux43.IN8
a[10] => Mux44.IN7
a[10] => Mux45.IN6
a[10] => Mux46.IN5
a[10] => Mux47.IN7
a[10] => Mux53.IN15
a[10] => Mux54.IN14
a[10] => Mux56.IN13
a[10] => Mux57.IN12
a[10] => Mux58.IN11
a[10] => Mux59.IN10
a[10] => Mux60.IN9
a[10] => Mux61.IN8
a[10] => Mux62.IN7
a[10] => Mux63.IN6
a[11] => Add0.IN5
a[11] => concat.IN0
a[11] => concat.IN0
a[11] => concat.IN0
a[11] => Add1.IN21
a[11] => Mux0.IN5
a[11] => Mux1.IN4
a[11] => Mux2.IN4
a[11] => Mux3.IN4
a[11] => Mux4.IN4
a[11] => Mux15.IN4
a[11] => Mux16.IN4
a[11] => Mux17.IN4
a[11] => Mux18.IN4
a[11] => Mux19.IN4
a[11] => Mux20.IN4
a[11] => Mux21.IN4
a[11] => Mux22.IN4
a[11] => Mux23.IN4
a[11] => Mux24.IN4
a[11] => Mux25.IN4
a[11] => Mux26.IN4
a[11] => Mux27.IN4
a[11] => Mux28.IN4
a[11] => Mux29.IN4
a[11] => Mux30.IN4
a[11] => Mux31.IN4
a[11] => Mux35.IN15
a[11] => Mux36.IN14
a[11] => Mux37.IN13
a[11] => Mux38.IN12
a[11] => Mux39.IN11
a[11] => Mux40.IN10
a[11] => Mux41.IN9
a[11] => Mux42.IN8
a[11] => Mux43.IN7
a[11] => Mux44.IN6
a[11] => Mux45.IN5
a[11] => Mux46.IN4
a[11] => Mux47.IN6
a[11] => Mux52.IN15
a[11] => Mux53.IN14
a[11] => Mux55.IN13
a[11] => Mux56.IN12
a[11] => Mux57.IN11
a[11] => Mux58.IN10
a[11] => Mux59.IN9
a[11] => Mux60.IN8
a[11] => Mux61.IN7
a[11] => Mux62.IN6
a[11] => Mux63.IN5
a[12] => Add0.IN4
a[12] => concat.IN0
a[12] => concat.IN0
a[12] => concat.IN0
a[12] => Add1.IN20
a[12] => Mux0.IN4
a[12] => Mux1.IN3
a[12] => Mux2.IN3
a[12] => Mux3.IN3
a[12] => Mux15.IN3
a[12] => Mux16.IN3
a[12] => Mux17.IN3
a[12] => Mux18.IN3
a[12] => Mux19.IN3
a[12] => Mux20.IN3
a[12] => Mux21.IN3
a[12] => Mux22.IN3
a[12] => Mux23.IN3
a[12] => Mux24.IN3
a[12] => Mux25.IN3
a[12] => Mux26.IN3
a[12] => Mux27.IN3
a[12] => Mux28.IN3
a[12] => Mux29.IN3
a[12] => Mux30.IN3
a[12] => Mux31.IN3
a[12] => Mux34.IN15
a[12] => Mux35.IN14
a[12] => Mux36.IN13
a[12] => Mux37.IN12
a[12] => Mux38.IN11
a[12] => Mux39.IN10
a[12] => Mux40.IN9
a[12] => Mux41.IN8
a[12] => Mux42.IN7
a[12] => Mux43.IN6
a[12] => Mux44.IN5
a[12] => Mux45.IN4
a[12] => Mux46.IN3
a[12] => Mux47.IN5
a[12] => Mux51.IN15
a[12] => Mux52.IN14
a[12] => Mux54.IN13
a[12] => Mux55.IN12
a[12] => Mux56.IN11
a[12] => Mux57.IN10
a[12] => Mux58.IN9
a[12] => Mux59.IN8
a[12] => Mux60.IN7
a[12] => Mux61.IN6
a[12] => Mux62.IN5
a[12] => Mux63.IN4
a[13] => Add0.IN3
a[13] => concat.IN0
a[13] => concat.IN0
a[13] => concat.IN0
a[13] => Add1.IN19
a[13] => Mux0.IN3
a[13] => Mux1.IN2
a[13] => Mux2.IN2
a[13] => Mux15.IN2
a[13] => Mux16.IN2
a[13] => Mux17.IN2
a[13] => Mux18.IN2
a[13] => Mux19.IN2
a[13] => Mux20.IN2
a[13] => Mux21.IN2
a[13] => Mux22.IN2
a[13] => Mux23.IN2
a[13] => Mux24.IN2
a[13] => Mux25.IN2
a[13] => Mux26.IN2
a[13] => Mux27.IN2
a[13] => Mux28.IN2
a[13] => Mux29.IN2
a[13] => Mux30.IN2
a[13] => Mux31.IN2
a[13] => Mux33.IN15
a[13] => Mux34.IN14
a[13] => Mux35.IN13
a[13] => Mux36.IN12
a[13] => Mux37.IN11
a[13] => Mux38.IN10
a[13] => Mux39.IN9
a[13] => Mux40.IN8
a[13] => Mux41.IN7
a[13] => Mux42.IN6
a[13] => Mux43.IN5
a[13] => Mux44.IN4
a[13] => Mux45.IN3
a[13] => Mux46.IN2
a[13] => Mux47.IN4
a[13] => Mux50.IN15
a[13] => Mux51.IN14
a[13] => Mux53.IN13
a[13] => Mux54.IN12
a[13] => Mux55.IN11
a[13] => Mux56.IN10
a[13] => Mux57.IN9
a[13] => Mux58.IN8
a[13] => Mux59.IN7
a[13] => Mux60.IN6
a[13] => Mux61.IN5
a[13] => Mux62.IN4
a[13] => Mux63.IN3
a[14] => Add0.IN2
a[14] => concat.IN0
a[14] => concat.IN0
a[14] => concat.IN0
a[14] => Add1.IN18
a[14] => Mux0.IN2
a[14] => Mux1.IN1
a[14] => Mux15.IN1
a[14] => Mux16.IN1
a[14] => Mux17.IN1
a[14] => Mux18.IN1
a[14] => Mux19.IN1
a[14] => Mux20.IN1
a[14] => Mux21.IN1
a[14] => Mux22.IN1
a[14] => Mux23.IN1
a[14] => Mux24.IN1
a[14] => Mux25.IN1
a[14] => Mux26.IN1
a[14] => Mux27.IN1
a[14] => Mux28.IN1
a[14] => Mux29.IN1
a[14] => Mux30.IN1
a[14] => Mux31.IN1
a[14] => Mux32.IN15
a[14] => Mux33.IN14
a[14] => Mux34.IN13
a[14] => Mux35.IN12
a[14] => Mux36.IN11
a[14] => Mux37.IN10
a[14] => Mux38.IN9
a[14] => Mux39.IN8
a[14] => Mux40.IN7
a[14] => Mux41.IN6
a[14] => Mux42.IN5
a[14] => Mux43.IN4
a[14] => Mux44.IN3
a[14] => Mux45.IN2
a[14] => Mux46.IN1
a[14] => Mux47.IN3
a[14] => Mux49.IN15
a[14] => Mux50.IN14
a[14] => Mux52.IN13
a[14] => Mux53.IN12
a[14] => Mux54.IN11
a[14] => Mux55.IN10
a[14] => Mux56.IN9
a[14] => Mux57.IN8
a[14] => Mux58.IN7
a[14] => Mux59.IN6
a[14] => Mux60.IN5
a[14] => Mux61.IN4
a[14] => Mux62.IN3
a[14] => Mux63.IN2
a[15] => Add0.IN1
a[15] => concat.IN0
a[15] => concat.IN0
a[15] => concat.IN0
a[15] => Add1.IN17
a[15] => Mux0.IN1
a[15] => Mux15.IN0
a[15] => Mux16.IN0
a[15] => Mux17.IN0
a[15] => Mux18.IN0
a[15] => Mux19.IN0
a[15] => Mux20.IN0
a[15] => Mux21.IN0
a[15] => Mux22.IN0
a[15] => Mux23.IN0
a[15] => Mux24.IN0
a[15] => Mux25.IN0
a[15] => Mux26.IN0
a[15] => Mux27.IN0
a[15] => Mux28.IN0
a[15] => Mux29.IN0
a[15] => Mux30.IN0
a[15] => shift.DATAB
a[15] => Mux32.IN14
a[15] => Mux33.IN13
a[15] => Mux34.IN12
a[15] => Mux35.IN11
a[15] => Mux36.IN10
a[15] => Mux37.IN9
a[15] => Mux38.IN8
a[15] => Mux39.IN7
a[15] => Mux40.IN6
a[15] => Mux41.IN5
a[15] => Mux42.IN4
a[15] => Mux43.IN3
a[15] => Mux44.IN2
a[15] => Mux45.IN1
a[15] => Mux46.IN0
a[15] => Mux48.IN14
a[15] => Mux49.IN14
a[15] => Mux51.IN13
a[15] => Mux52.IN12
a[15] => Mux53.IN11
a[15] => Mux54.IN10
a[15] => Mux55.IN9
a[15] => Mux56.IN8
a[15] => Mux57.IN7
a[15] => Mux58.IN6
a[15] => Mux59.IN5
a[15] => Mux60.IN4
a[15] => Mux61.IN3
a[15] => Mux62.IN2
a[15] => Mux63.IN1
a[15] => always0.IN1
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
a[15] => shift.OUTPUTSELECT
b[0] => Add0.IN32
b[0] => concat.IN1
b[0] => concat.IN1
b[0] => concat.IN1
b[0] => Mux0.IN19
b[0] => Mux1.IN19
b[0] => Mux2.IN19
b[0] => Mux3.IN19
b[0] => Mux4.IN19
b[0] => Mux5.IN19
b[0] => Mux6.IN19
b[0] => Mux7.IN19
b[0] => Mux8.IN19
b[0] => Mux9.IN19
b[0] => Mux10.IN19
b[0] => Mux11.IN19
b[0] => Mux12.IN19
b[0] => Mux13.IN19
b[0] => Mux14.IN19
b[0] => Mux15.IN19
b[0] => Mux16.IN19
b[0] => Mux17.IN19
b[0] => Mux18.IN19
b[0] => Mux19.IN19
b[0] => Mux20.IN19
b[0] => Mux21.IN19
b[0] => Mux22.IN19
b[0] => Mux23.IN19
b[0] => Mux24.IN19
b[0] => Mux25.IN19
b[0] => Mux26.IN19
b[0] => Mux27.IN19
b[0] => Mux28.IN19
b[0] => Mux29.IN19
b[0] => Mux30.IN19
b[0] => Mux31.IN19
b[0] => Decoder0.IN3
b[0] => Mux32.IN19
b[0] => Mux33.IN19
b[0] => Mux34.IN19
b[0] => Mux35.IN19
b[0] => Mux36.IN19
b[0] => Mux37.IN19
b[0] => Mux38.IN19
b[0] => Mux39.IN19
b[0] => Mux40.IN19
b[0] => Mux41.IN19
b[0] => Mux42.IN19
b[0] => Mux43.IN19
b[0] => Mux44.IN19
b[0] => Mux45.IN19
b[0] => Mux46.IN19
b[0] => Mux47.IN19
b[0] => Mux48.IN19
b[0] => Mux49.IN19
b[0] => Mux50.IN19
b[0] => Mux51.IN19
b[0] => Mux52.IN19
b[0] => Mux53.IN19
b[0] => Mux54.IN19
b[0] => Mux55.IN19
b[0] => Mux56.IN19
b[0] => Mux57.IN19
b[0] => Mux58.IN19
b[0] => Mux59.IN19
b[0] => Mux60.IN19
b[0] => Mux61.IN19
b[0] => Mux62.IN19
b[0] => Mux63.IN19
b[0] => Mux80.IN15
b[0] => Add1.IN16
b[1] => Add0.IN31
b[1] => concat.IN1
b[1] => concat.IN1
b[1] => concat.IN1
b[1] => Mux0.IN18
b[1] => Mux1.IN18
b[1] => Mux2.IN18
b[1] => Mux3.IN18
b[1] => Mux4.IN18
b[1] => Mux5.IN18
b[1] => Mux6.IN18
b[1] => Mux7.IN18
b[1] => Mux8.IN18
b[1] => Mux9.IN18
b[1] => Mux10.IN18
b[1] => Mux11.IN18
b[1] => Mux12.IN18
b[1] => Mux13.IN18
b[1] => Mux14.IN18
b[1] => Mux15.IN18
b[1] => Mux16.IN18
b[1] => Mux17.IN18
b[1] => Mux18.IN18
b[1] => Mux19.IN18
b[1] => Mux20.IN18
b[1] => Mux21.IN18
b[1] => Mux22.IN18
b[1] => Mux23.IN18
b[1] => Mux24.IN18
b[1] => Mux25.IN18
b[1] => Mux26.IN18
b[1] => Mux27.IN18
b[1] => Mux28.IN18
b[1] => Mux29.IN18
b[1] => Mux30.IN18
b[1] => Mux31.IN18
b[1] => Decoder0.IN2
b[1] => Mux32.IN18
b[1] => Mux33.IN18
b[1] => Mux34.IN18
b[1] => Mux35.IN18
b[1] => Mux36.IN18
b[1] => Mux37.IN18
b[1] => Mux38.IN18
b[1] => Mux39.IN18
b[1] => Mux40.IN18
b[1] => Mux41.IN18
b[1] => Mux42.IN18
b[1] => Mux43.IN18
b[1] => Mux44.IN18
b[1] => Mux45.IN18
b[1] => Mux46.IN18
b[1] => Mux47.IN18
b[1] => Mux48.IN18
b[1] => Mux49.IN18
b[1] => Mux50.IN18
b[1] => Mux51.IN18
b[1] => Mux52.IN18
b[1] => Mux53.IN18
b[1] => Mux54.IN18
b[1] => Mux55.IN18
b[1] => Mux56.IN18
b[1] => Mux57.IN18
b[1] => Mux58.IN18
b[1] => Mux59.IN18
b[1] => Mux60.IN18
b[1] => Mux61.IN18
b[1] => Mux62.IN18
b[1] => Mux63.IN18
b[1] => Mux79.IN15
b[1] => Add1.IN15
b[2] => Add0.IN30
b[2] => concat.IN1
b[2] => concat.IN1
b[2] => concat.IN1
b[2] => Mux0.IN17
b[2] => Mux1.IN17
b[2] => Mux2.IN17
b[2] => Mux3.IN17
b[2] => Mux4.IN17
b[2] => Mux5.IN17
b[2] => Mux6.IN17
b[2] => Mux7.IN17
b[2] => Mux8.IN17
b[2] => Mux9.IN17
b[2] => Mux10.IN17
b[2] => Mux11.IN17
b[2] => Mux12.IN17
b[2] => Mux13.IN17
b[2] => Mux14.IN17
b[2] => Mux15.IN17
b[2] => Mux16.IN17
b[2] => Mux17.IN17
b[2] => Mux18.IN17
b[2] => Mux19.IN17
b[2] => Mux20.IN17
b[2] => Mux21.IN17
b[2] => Mux22.IN17
b[2] => Mux23.IN17
b[2] => Mux24.IN17
b[2] => Mux25.IN17
b[2] => Mux26.IN17
b[2] => Mux27.IN17
b[2] => Mux28.IN17
b[2] => Mux29.IN17
b[2] => Mux30.IN17
b[2] => Mux31.IN17
b[2] => Decoder0.IN1
b[2] => Mux32.IN17
b[2] => Mux33.IN17
b[2] => Mux34.IN17
b[2] => Mux35.IN17
b[2] => Mux36.IN17
b[2] => Mux37.IN17
b[2] => Mux38.IN17
b[2] => Mux39.IN17
b[2] => Mux40.IN17
b[2] => Mux41.IN17
b[2] => Mux42.IN17
b[2] => Mux43.IN17
b[2] => Mux44.IN17
b[2] => Mux45.IN17
b[2] => Mux46.IN17
b[2] => Mux47.IN17
b[2] => Mux48.IN17
b[2] => Mux49.IN17
b[2] => Mux50.IN17
b[2] => Mux51.IN17
b[2] => Mux52.IN17
b[2] => Mux53.IN17
b[2] => Mux54.IN17
b[2] => Mux55.IN17
b[2] => Mux56.IN17
b[2] => Mux57.IN17
b[2] => Mux58.IN17
b[2] => Mux59.IN17
b[2] => Mux60.IN17
b[2] => Mux61.IN17
b[2] => Mux62.IN17
b[2] => Mux63.IN17
b[2] => Mux78.IN15
b[2] => Add1.IN14
b[3] => Add0.IN29
b[3] => concat.IN1
b[3] => concat.IN1
b[3] => concat.IN1
b[3] => Mux0.IN16
b[3] => Mux1.IN16
b[3] => Mux2.IN16
b[3] => Mux3.IN16
b[3] => Mux4.IN16
b[3] => Mux5.IN16
b[3] => Mux6.IN16
b[3] => Mux7.IN16
b[3] => Mux8.IN16
b[3] => Mux9.IN16
b[3] => Mux10.IN16
b[3] => Mux11.IN16
b[3] => Mux12.IN16
b[3] => Mux13.IN16
b[3] => Mux14.IN16
b[3] => Mux15.IN16
b[3] => Mux16.IN16
b[3] => Mux17.IN16
b[3] => Mux18.IN16
b[3] => Mux19.IN16
b[3] => Mux20.IN16
b[3] => Mux21.IN16
b[3] => Mux22.IN16
b[3] => Mux23.IN16
b[3] => Mux24.IN16
b[3] => Mux25.IN16
b[3] => Mux26.IN16
b[3] => Mux27.IN16
b[3] => Mux28.IN16
b[3] => Mux29.IN16
b[3] => Mux30.IN16
b[3] => Mux31.IN16
b[3] => Decoder0.IN0
b[3] => Mux32.IN16
b[3] => Mux33.IN16
b[3] => Mux34.IN16
b[3] => Mux35.IN16
b[3] => Mux36.IN16
b[3] => Mux37.IN16
b[3] => Mux38.IN16
b[3] => Mux39.IN16
b[3] => Mux40.IN16
b[3] => Mux41.IN16
b[3] => Mux42.IN16
b[3] => Mux43.IN16
b[3] => Mux44.IN16
b[3] => Mux45.IN16
b[3] => Mux46.IN16
b[3] => Mux47.IN16
b[3] => Mux48.IN16
b[3] => Mux49.IN16
b[3] => Mux50.IN16
b[3] => Mux51.IN16
b[3] => Mux52.IN16
b[3] => Mux53.IN16
b[3] => Mux54.IN16
b[3] => Mux55.IN16
b[3] => Mux56.IN16
b[3] => Mux57.IN16
b[3] => Mux58.IN16
b[3] => Mux59.IN16
b[3] => Mux60.IN16
b[3] => Mux61.IN16
b[3] => Mux62.IN16
b[3] => Mux63.IN16
b[3] => Mux77.IN15
b[3] => Add1.IN13
b[4] => Add0.IN28
b[4] => concat.IN1
b[4] => concat.IN1
b[4] => concat.IN1
b[4] => Mux76.IN15
b[4] => Add1.IN12
b[5] => Add0.IN27
b[5] => concat.IN1
b[5] => concat.IN1
b[5] => concat.IN1
b[5] => Mux75.IN15
b[5] => Add1.IN11
b[6] => Add0.IN26
b[6] => concat.IN1
b[6] => concat.IN1
b[6] => concat.IN1
b[6] => Mux74.IN15
b[6] => Add1.IN10
b[7] => Add0.IN25
b[7] => concat.IN1
b[7] => concat.IN1
b[7] => concat.IN1
b[7] => Mux73.IN15
b[7] => Add1.IN9
b[8] => Add0.IN24
b[8] => concat.IN1
b[8] => concat.IN1
b[8] => concat.IN1
b[8] => Mux72.IN15
b[8] => Add1.IN8
b[9] => Add0.IN23
b[9] => concat.IN1
b[9] => concat.IN1
b[9] => concat.IN1
b[9] => Mux71.IN15
b[9] => Add1.IN7
b[10] => Add0.IN22
b[10] => concat.IN1
b[10] => concat.IN1
b[10] => concat.IN1
b[10] => Mux70.IN15
b[10] => Add1.IN6
b[11] => Add0.IN21
b[11] => concat.IN1
b[11] => concat.IN1
b[11] => concat.IN1
b[11] => Mux69.IN15
b[11] => Add1.IN5
b[12] => Add0.IN20
b[12] => concat.IN1
b[12] => concat.IN1
b[12] => concat.IN1
b[12] => Mux68.IN15
b[12] => Add1.IN4
b[13] => Add0.IN19
b[13] => concat.IN1
b[13] => concat.IN1
b[13] => concat.IN1
b[13] => Mux67.IN15
b[13] => Add1.IN3
b[14] => Add0.IN18
b[14] => concat.IN1
b[14] => concat.IN1
b[14] => concat.IN1
b[14] => Mux66.IN15
b[14] => Add1.IN2
b[15] => Add0.IN17
b[15] => concat.IN1
b[15] => concat.IN1
b[15] => concat.IN1
b[15] => Mux65.IN15
b[15] => Add1.IN1
op[0] => Mux64.IN19
op[0] => Mux65.IN19
op[0] => Mux66.IN19
op[0] => Mux67.IN19
op[0] => Mux68.IN19
op[0] => Mux69.IN19
op[0] => Mux70.IN19
op[0] => Mux71.IN19
op[0] => Mux72.IN19
op[0] => Mux73.IN19
op[0] => Mux74.IN19
op[0] => Mux75.IN19
op[0] => Mux76.IN19
op[0] => Mux77.IN19
op[0] => Mux78.IN19
op[0] => Mux79.IN19
op[0] => Mux80.IN19
op[0] => Equal1.IN3
op[0] => Equal2.IN0
op[1] => Mux64.IN18
op[1] => Mux65.IN18
op[1] => Mux66.IN18
op[1] => Mux67.IN18
op[1] => Mux68.IN18
op[1] => Mux69.IN18
op[1] => Mux70.IN18
op[1] => Mux71.IN18
op[1] => Mux72.IN18
op[1] => Mux73.IN18
op[1] => Mux74.IN18
op[1] => Mux75.IN18
op[1] => Mux76.IN18
op[1] => Mux77.IN18
op[1] => Mux78.IN18
op[1] => Mux79.IN18
op[1] => Mux80.IN18
op[1] => Equal1.IN2
op[1] => Equal2.IN3
op[2] => Mux64.IN17
op[2] => Mux65.IN17
op[2] => Mux66.IN17
op[2] => Mux67.IN17
op[2] => Mux68.IN17
op[2] => Mux69.IN17
op[2] => Mux70.IN17
op[2] => Mux71.IN17
op[2] => Mux72.IN17
op[2] => Mux73.IN17
op[2] => Mux74.IN17
op[2] => Mux75.IN17
op[2] => Mux76.IN17
op[2] => Mux77.IN17
op[2] => Mux78.IN17
op[2] => Mux79.IN17
op[2] => Mux80.IN17
op[2] => Equal1.IN1
op[2] => Equal2.IN2
op[3] => Mux64.IN16
op[3] => Mux65.IN16
op[3] => Mux66.IN16
op[3] => Mux67.IN16
op[3] => Mux68.IN16
op[3] => Mux69.IN16
op[3] => Mux70.IN16
op[3] => Mux71.IN16
op[3] => Mux72.IN16
op[3] => Mux73.IN16
op[3] => Mux74.IN16
op[3] => Mux75.IN16
op[3] => Mux76.IN16
op[3] => Mux77.IN16
op[3] => Mux78.IN16
op[3] => Mux79.IN16
op[3] => Mux80.IN16
op[3] => Equal1.IN0
op[3] => Equal2.IN1
res[0] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
szcv[0] <= szcv.DB_MAX_OUTPUT_PORT_TYPE
szcv[1] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
szcv[2] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
szcv[3] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE


|simple|p4_mem_access:mem_access
clock => main_memory:memory.clock
clock => wren.CLK
clock => address[0].CLK
clock => address[1].CLK
clock => address[2].CLK
clock => address[3].CLK
clock => address[4].CLK
clock => address[5].CLK
clock => address[6].CLK
clock => address[7].CLK
clock => address[8].CLK
clock => address[9].CLK
clock => address[10].CLK
clock => address[11].CLK
clock => address[12].CLK
clock => address[13].CLK
clock => address[14].CLK
clock => address[15].CLK
clock => data_for_write[0].CLK
clock => data_for_write[1].CLK
clock => data_for_write[2].CLK
clock => data_for_write[3].CLK
clock => data_for_write[4].CLK
clock => data_for_write[5].CLK
clock => data_for_write[6].CLK
clock => data_for_write[7].CLK
clock => data_for_write[8].CLK
clock => data_for_write[9].CLK
clock => data_for_write[10].CLK
clock => data_for_write[11].CLK
clock => data_for_write[12].CLK
clock => data_for_write[13].CLK
clock => data_for_write[14].CLK
clock => data_for_write[15].CLK
reset => data_for_write.OUTPUTSELECT
reset => data_for_write.OUTPUTSELECT
reset => data_for_write.OUTPUTSELECT
reset => data_for_write.OUTPUTSELECT
reset => data_for_write.OUTPUTSELECT
reset => data_for_write.OUTPUTSELECT
reset => data_for_write.OUTPUTSELECT
reset => data_for_write.OUTPUTSELECT
reset => data_for_write.OUTPUTSELECT
reset => data_for_write.OUTPUTSELECT
reset => data_for_write.OUTPUTSELECT
reset => data_for_write.OUTPUTSELECT
reset => data_for_write.OUTPUTSELECT
reset => data_for_write.OUTPUTSELECT
reset => data_for_write.OUTPUTSELECT
reset => data_for_write.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => wren.OUTPUTSELECT
state[0] => Equal0.IN2
state[1] => Equal0.IN1
state[2] => Equal0.IN0
data_register[0] => address.DATAB
data_register[0] => address.DATAB
data_register[1] => address.DATAB
data_register[1] => address.DATAB
data_register[2] => address.DATAB
data_register[2] => address.DATAB
data_register[3] => address.DATAB
data_register[3] => address.DATAB
data_register[4] => address.DATAB
data_register[4] => address.DATAB
data_register[5] => address.DATAB
data_register[5] => address.DATAB
data_register[6] => address.DATAB
data_register[6] => address.DATAB
data_register[7] => address.DATAB
data_register[7] => address.DATAB
data_register[8] => address.DATAB
data_register[8] => address.DATAB
data_register[9] => address.DATAB
data_register[9] => address.DATAB
data_register[10] => address.DATAB
data_register[10] => address.DATAB
data_register[11] => address.DATAB
data_register[11] => address.DATAB
data_register[12] => address.DATAB
data_register[12] => address.DATAB
data_register[13] => address.DATAB
data_register[13] => address.DATAB
data_register[14] => address.DATAB
data_register[14] => address.DATAB
data_register[15] => address.DATAB
data_register[15] => address.DATAB
ar[0] => data_for_write.DATAB
ar[1] => data_for_write.DATAB
ar[2] => data_for_write.DATAB
ar[3] => data_for_write.DATAB
ar[4] => data_for_write.DATAB
ar[5] => data_for_write.DATAB
ar[6] => data_for_write.DATAB
ar[7] => data_for_write.DATAB
ar[8] => data_for_write.DATAB
ar[9] => data_for_write.DATAB
ar[10] => data_for_write.DATAB
ar[11] => data_for_write.DATAB
ar[12] => data_for_write.DATAB
ar[13] => data_for_write.DATAB
ar[14] => data_for_write.DATAB
ar[15] => data_for_write.DATAB
outside_input[0] => outside_input[0].IN1
outside_input[1] => outside_input[1].IN1
outside_input[2] => outside_input[2].IN1
outside_input[3] => outside_input[3].IN1
outside_input[4] => outside_input[4].IN1
outside_input[5] => outside_input[5].IN1
outside_input[6] => outside_input[6].IN1
outside_input[7] => outside_input[7].IN1
outside_input[8] => outside_input[8].IN1
outside_input[9] => outside_input[9].IN1
outside_input[10] => outside_input[10].IN1
outside_input[11] => outside_input[11].IN1
outside_input[12] => outside_input[12].IN1
outside_input[13] => outside_input[13].IN1
outside_input[14] => outside_input[14].IN1
outside_input[15] => outside_input[15].IN1
op_mdr => op_mdr.IN1
op_mem_read => wren.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => address.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_read => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => data_for_write.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => address.OUTPUTSELECT
op_mem_write => wren.DATAA
mdr[0] <= mux2_16bit:mdr_mux.res
mdr[1] <= mux2_16bit:mdr_mux.res
mdr[2] <= mux2_16bit:mdr_mux.res
mdr[3] <= mux2_16bit:mdr_mux.res
mdr[4] <= mux2_16bit:mdr_mux.res
mdr[5] <= mux2_16bit:mdr_mux.res
mdr[6] <= mux2_16bit:mdr_mux.res
mdr[7] <= mux2_16bit:mdr_mux.res
mdr[8] <= mux2_16bit:mdr_mux.res
mdr[9] <= mux2_16bit:mdr_mux.res
mdr[10] <= mux2_16bit:mdr_mux.res
mdr[11] <= mux2_16bit:mdr_mux.res
mdr[12] <= mux2_16bit:mdr_mux.res
mdr[13] <= mux2_16bit:mdr_mux.res
mdr[14] <= mux2_16bit:mdr_mux.res
mdr[15] <= mux2_16bit:mdr_mux.res
wren_out <= wren.DB_MAX_OUTPUT_PORT_TYPE
dfw_out[0] <= data_for_write[0].DB_MAX_OUTPUT_PORT_TYPE
dfw_out[1] <= data_for_write[1].DB_MAX_OUTPUT_PORT_TYPE
dfw_out[2] <= data_for_write[2].DB_MAX_OUTPUT_PORT_TYPE
dfw_out[3] <= data_for_write[3].DB_MAX_OUTPUT_PORT_TYPE
dfw_out[4] <= data_for_write[4].DB_MAX_OUTPUT_PORT_TYPE
dfw_out[5] <= data_for_write[5].DB_MAX_OUTPUT_PORT_TYPE
dfw_out[6] <= data_for_write[6].DB_MAX_OUTPUT_PORT_TYPE
dfw_out[7] <= data_for_write[7].DB_MAX_OUTPUT_PORT_TYPE
dfw_out[8] <= data_for_write[8].DB_MAX_OUTPUT_PORT_TYPE
dfw_out[9] <= data_for_write[9].DB_MAX_OUTPUT_PORT_TYPE
dfw_out[10] <= data_for_write[10].DB_MAX_OUTPUT_PORT_TYPE
dfw_out[11] <= data_for_write[11].DB_MAX_OUTPUT_PORT_TYPE
dfw_out[12] <= data_for_write[12].DB_MAX_OUTPUT_PORT_TYPE
dfw_out[13] <= data_for_write[13].DB_MAX_OUTPUT_PORT_TYPE
dfw_out[14] <= data_for_write[14].DB_MAX_OUTPUT_PORT_TYPE
dfw_out[15] <= data_for_write[15].DB_MAX_OUTPUT_PORT_TYPE
add_out[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
add_out[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
add_out[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
add_out[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
add_out[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
add_out[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
add_out[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
add_out[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
add_out[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
add_out[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
add_out[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
add_out[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
add_out[12] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
add_out[13] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
add_out[14] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
add_out[15] <= address[15].DB_MAX_OUTPUT_PORT_TYPE


|simple|p4_mem_access:mem_access|main_memory:memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|simple|p4_mem_access:mem_access|main_memory:memory|altsyncram:altsyncram_component
wren_a => altsyncram_59k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_59k1:auto_generated.data_a[0]
data_a[1] => altsyncram_59k1:auto_generated.data_a[1]
data_a[2] => altsyncram_59k1:auto_generated.data_a[2]
data_a[3] => altsyncram_59k1:auto_generated.data_a[3]
data_a[4] => altsyncram_59k1:auto_generated.data_a[4]
data_a[5] => altsyncram_59k1:auto_generated.data_a[5]
data_a[6] => altsyncram_59k1:auto_generated.data_a[6]
data_a[7] => altsyncram_59k1:auto_generated.data_a[7]
data_a[8] => altsyncram_59k1:auto_generated.data_a[8]
data_a[9] => altsyncram_59k1:auto_generated.data_a[9]
data_a[10] => altsyncram_59k1:auto_generated.data_a[10]
data_a[11] => altsyncram_59k1:auto_generated.data_a[11]
data_a[12] => altsyncram_59k1:auto_generated.data_a[12]
data_a[13] => altsyncram_59k1:auto_generated.data_a[13]
data_a[14] => altsyncram_59k1:auto_generated.data_a[14]
data_a[15] => altsyncram_59k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_59k1:auto_generated.address_a[0]
address_a[1] => altsyncram_59k1:auto_generated.address_a[1]
address_a[2] => altsyncram_59k1:auto_generated.address_a[2]
address_a[3] => altsyncram_59k1:auto_generated.address_a[3]
address_a[4] => altsyncram_59k1:auto_generated.address_a[4]
address_a[5] => altsyncram_59k1:auto_generated.address_a[5]
address_a[6] => altsyncram_59k1:auto_generated.address_a[6]
address_a[7] => altsyncram_59k1:auto_generated.address_a[7]
address_a[8] => altsyncram_59k1:auto_generated.address_a[8]
address_a[9] => altsyncram_59k1:auto_generated.address_a[9]
address_a[10] => altsyncram_59k1:auto_generated.address_a[10]
address_a[11] => altsyncram_59k1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_59k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_59k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_59k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_59k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_59k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_59k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_59k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_59k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_59k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_59k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_59k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_59k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_59k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_59k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_59k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_59k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_59k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|simple|p4_mem_access:mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated
address_a[0] => altsyncram_3ja2:altsyncram1.address_a[0]
address_a[1] => altsyncram_3ja2:altsyncram1.address_a[1]
address_a[2] => altsyncram_3ja2:altsyncram1.address_a[2]
address_a[3] => altsyncram_3ja2:altsyncram1.address_a[3]
address_a[4] => altsyncram_3ja2:altsyncram1.address_a[4]
address_a[5] => altsyncram_3ja2:altsyncram1.address_a[5]
address_a[6] => altsyncram_3ja2:altsyncram1.address_a[6]
address_a[7] => altsyncram_3ja2:altsyncram1.address_a[7]
address_a[8] => altsyncram_3ja2:altsyncram1.address_a[8]
address_a[9] => altsyncram_3ja2:altsyncram1.address_a[9]
address_a[10] => altsyncram_3ja2:altsyncram1.address_a[10]
address_a[11] => altsyncram_3ja2:altsyncram1.address_a[11]
clock0 => altsyncram_3ja2:altsyncram1.clock0
data_a[0] => altsyncram_3ja2:altsyncram1.data_a[0]
data_a[1] => altsyncram_3ja2:altsyncram1.data_a[1]
data_a[2] => altsyncram_3ja2:altsyncram1.data_a[2]
data_a[3] => altsyncram_3ja2:altsyncram1.data_a[3]
data_a[4] => altsyncram_3ja2:altsyncram1.data_a[4]
data_a[5] => altsyncram_3ja2:altsyncram1.data_a[5]
data_a[6] => altsyncram_3ja2:altsyncram1.data_a[6]
data_a[7] => altsyncram_3ja2:altsyncram1.data_a[7]
data_a[8] => altsyncram_3ja2:altsyncram1.data_a[8]
data_a[9] => altsyncram_3ja2:altsyncram1.data_a[9]
data_a[10] => altsyncram_3ja2:altsyncram1.data_a[10]
data_a[11] => altsyncram_3ja2:altsyncram1.data_a[11]
data_a[12] => altsyncram_3ja2:altsyncram1.data_a[12]
data_a[13] => altsyncram_3ja2:altsyncram1.data_a[13]
data_a[14] => altsyncram_3ja2:altsyncram1.data_a[14]
data_a[15] => altsyncram_3ja2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_3ja2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_3ja2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_3ja2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_3ja2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_3ja2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_3ja2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_3ja2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_3ja2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_3ja2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_3ja2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_3ja2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_3ja2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_3ja2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_3ja2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_3ja2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_3ja2:altsyncram1.q_a[15]
wren_a => altsyncram_3ja2:altsyncram1.wren_a


|simple|p4_mem_access:mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|simple|p4_mem_access:mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|simple|p4_mem_access:mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|simple|p4_mem_access:mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|simple|p4_mem_access:mem_access|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|simple|p4_mem_access:mem_access|mux2_16bit:mdr_mux
data1[0] => res.DATAB
data1[1] => res.DATAB
data1[2] => res.DATAB
data1[3] => res.DATAB
data1[4] => res.DATAB
data1[5] => res.DATAB
data1[6] => res.DATAB
data1[7] => res.DATAB
data1[8] => res.DATAB
data1[9] => res.DATAB
data1[10] => res.DATAB
data1[11] => res.DATAB
data1[12] => res.DATAB
data1[13] => res.DATAB
data1[14] => res.DATAB
data1[15] => res.DATAB
data2[0] => res.DATAA
data2[1] => res.DATAA
data2[2] => res.DATAA
data2[3] => res.DATAA
data2[4] => res.DATAA
data2[5] => res.DATAA
data2[6] => res.DATAA
data2[7] => res.DATAA
data2[8] => res.DATAA
data2[9] => res.DATAA
data2[10] => res.DATAA
data2[11] => res.DATAA
data2[12] => res.DATAA
data2[13] => res.DATAA
data2[14] => res.DATAA
data2[15] => res.DATAA
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
res[0] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res.DB_MAX_OUTPUT_PORT_TYPE


|simple|p5_write_back:write_back
data_register[0] => data_register[0].IN1
data_register[1] => data_register[1].IN1
data_register[2] => data_register[2].IN1
data_register[3] => data_register[3].IN1
data_register[4] => data_register[4].IN1
data_register[5] => data_register[5].IN1
data_register[6] => data_register[6].IN1
data_register[7] => data_register[7].IN1
data_register[8] => data_register[8].IN1
data_register[9] => data_register[9].IN1
data_register[10] => data_register[10].IN1
data_register[11] => data_register[11].IN1
data_register[12] => data_register[12].IN1
data_register[13] => data_register[13].IN1
data_register[14] => data_register[14].IN1
data_register[15] => data_register[15].IN1
memory_data_register[0] => memory_data_register[0].IN1
memory_data_register[1] => memory_data_register[1].IN1
memory_data_register[2] => memory_data_register[2].IN1
memory_data_register[3] => memory_data_register[3].IN1
memory_data_register[4] => memory_data_register[4].IN1
memory_data_register[5] => memory_data_register[5].IN1
memory_data_register[6] => memory_data_register[6].IN1
memory_data_register[7] => memory_data_register[7].IN1
memory_data_register[8] => memory_data_register[8].IN1
memory_data_register[9] => memory_data_register[9].IN1
memory_data_register[10] => memory_data_register[10].IN1
memory_data_register[11] => memory_data_register[11].IN1
memory_data_register[12] => memory_data_register[12].IN1
memory_data_register[13] => memory_data_register[13].IN1
memory_data_register[14] => memory_data_register[14].IN1
memory_data_register[15] => memory_data_register[15].IN1
op_mem_to_reg => op_mem_to_reg.IN1
data_for_write[0] <= mux2_16bit:data_for_write_mux.res
data_for_write[1] <= mux2_16bit:data_for_write_mux.res
data_for_write[2] <= mux2_16bit:data_for_write_mux.res
data_for_write[3] <= mux2_16bit:data_for_write_mux.res
data_for_write[4] <= mux2_16bit:data_for_write_mux.res
data_for_write[5] <= mux2_16bit:data_for_write_mux.res
data_for_write[6] <= mux2_16bit:data_for_write_mux.res
data_for_write[7] <= mux2_16bit:data_for_write_mux.res
data_for_write[8] <= mux2_16bit:data_for_write_mux.res
data_for_write[9] <= mux2_16bit:data_for_write_mux.res
data_for_write[10] <= mux2_16bit:data_for_write_mux.res
data_for_write[11] <= mux2_16bit:data_for_write_mux.res
data_for_write[12] <= mux2_16bit:data_for_write_mux.res
data_for_write[13] <= mux2_16bit:data_for_write_mux.res
data_for_write[14] <= mux2_16bit:data_for_write_mux.res
data_for_write[15] <= mux2_16bit:data_for_write_mux.res


|simple|p5_write_back:write_back|mux2_16bit:data_for_write_mux
data1[0] => res.DATAB
data1[1] => res.DATAB
data1[2] => res.DATAB
data1[3] => res.DATAB
data1[4] => res.DATAB
data1[5] => res.DATAB
data1[6] => res.DATAB
data1[7] => res.DATAB
data1[8] => res.DATAB
data1[9] => res.DATAB
data1[10] => res.DATAB
data1[11] => res.DATAB
data1[12] => res.DATAB
data1[13] => res.DATAB
data1[14] => res.DATAB
data1[15] => res.DATAB
data2[0] => res.DATAA
data2[1] => res.DATAA
data2[2] => res.DATAA
data2[3] => res.DATAA
data2[4] => res.DATAA
data2[5] => res.DATAA
data2[6] => res.DATAA
data2[7] => res.DATAA
data2[8] => res.DATAA
data2[9] => res.DATAA
data2[10] => res.DATAA
data2[11] => res.DATAA
data2[12] => res.DATAA
data2[13] => res.DATAA
data2[14] => res.DATAA
data2[15] => res.DATAA
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
op => res.OUTPUTSELECT
res[0] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res.DB_MAX_OUTPUT_PORT_TYPE


|simple|main_memory:memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|simple|main_memory:memory|altsyncram:altsyncram_component
wren_a => altsyncram_59k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_59k1:auto_generated.data_a[0]
data_a[1] => altsyncram_59k1:auto_generated.data_a[1]
data_a[2] => altsyncram_59k1:auto_generated.data_a[2]
data_a[3] => altsyncram_59k1:auto_generated.data_a[3]
data_a[4] => altsyncram_59k1:auto_generated.data_a[4]
data_a[5] => altsyncram_59k1:auto_generated.data_a[5]
data_a[6] => altsyncram_59k1:auto_generated.data_a[6]
data_a[7] => altsyncram_59k1:auto_generated.data_a[7]
data_a[8] => altsyncram_59k1:auto_generated.data_a[8]
data_a[9] => altsyncram_59k1:auto_generated.data_a[9]
data_a[10] => altsyncram_59k1:auto_generated.data_a[10]
data_a[11] => altsyncram_59k1:auto_generated.data_a[11]
data_a[12] => altsyncram_59k1:auto_generated.data_a[12]
data_a[13] => altsyncram_59k1:auto_generated.data_a[13]
data_a[14] => altsyncram_59k1:auto_generated.data_a[14]
data_a[15] => altsyncram_59k1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_59k1:auto_generated.address_a[0]
address_a[1] => altsyncram_59k1:auto_generated.address_a[1]
address_a[2] => altsyncram_59k1:auto_generated.address_a[2]
address_a[3] => altsyncram_59k1:auto_generated.address_a[3]
address_a[4] => altsyncram_59k1:auto_generated.address_a[4]
address_a[5] => altsyncram_59k1:auto_generated.address_a[5]
address_a[6] => altsyncram_59k1:auto_generated.address_a[6]
address_a[7] => altsyncram_59k1:auto_generated.address_a[7]
address_a[8] => altsyncram_59k1:auto_generated.address_a[8]
address_a[9] => altsyncram_59k1:auto_generated.address_a[9]
address_a[10] => altsyncram_59k1:auto_generated.address_a[10]
address_a[11] => altsyncram_59k1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_59k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_59k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_59k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_59k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_59k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_59k1:auto_generated.q_a[4]
q_a[5] <= altsyncram_59k1:auto_generated.q_a[5]
q_a[6] <= altsyncram_59k1:auto_generated.q_a[6]
q_a[7] <= altsyncram_59k1:auto_generated.q_a[7]
q_a[8] <= altsyncram_59k1:auto_generated.q_a[8]
q_a[9] <= altsyncram_59k1:auto_generated.q_a[9]
q_a[10] <= altsyncram_59k1:auto_generated.q_a[10]
q_a[11] <= altsyncram_59k1:auto_generated.q_a[11]
q_a[12] <= altsyncram_59k1:auto_generated.q_a[12]
q_a[13] <= altsyncram_59k1:auto_generated.q_a[13]
q_a[14] <= altsyncram_59k1:auto_generated.q_a[14]
q_a[15] <= altsyncram_59k1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|simple|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated
address_a[0] => altsyncram_3ja2:altsyncram1.address_a[0]
address_a[1] => altsyncram_3ja2:altsyncram1.address_a[1]
address_a[2] => altsyncram_3ja2:altsyncram1.address_a[2]
address_a[3] => altsyncram_3ja2:altsyncram1.address_a[3]
address_a[4] => altsyncram_3ja2:altsyncram1.address_a[4]
address_a[5] => altsyncram_3ja2:altsyncram1.address_a[5]
address_a[6] => altsyncram_3ja2:altsyncram1.address_a[6]
address_a[7] => altsyncram_3ja2:altsyncram1.address_a[7]
address_a[8] => altsyncram_3ja2:altsyncram1.address_a[8]
address_a[9] => altsyncram_3ja2:altsyncram1.address_a[9]
address_a[10] => altsyncram_3ja2:altsyncram1.address_a[10]
address_a[11] => altsyncram_3ja2:altsyncram1.address_a[11]
clock0 => altsyncram_3ja2:altsyncram1.clock0
data_a[0] => altsyncram_3ja2:altsyncram1.data_a[0]
data_a[1] => altsyncram_3ja2:altsyncram1.data_a[1]
data_a[2] => altsyncram_3ja2:altsyncram1.data_a[2]
data_a[3] => altsyncram_3ja2:altsyncram1.data_a[3]
data_a[4] => altsyncram_3ja2:altsyncram1.data_a[4]
data_a[5] => altsyncram_3ja2:altsyncram1.data_a[5]
data_a[6] => altsyncram_3ja2:altsyncram1.data_a[6]
data_a[7] => altsyncram_3ja2:altsyncram1.data_a[7]
data_a[8] => altsyncram_3ja2:altsyncram1.data_a[8]
data_a[9] => altsyncram_3ja2:altsyncram1.data_a[9]
data_a[10] => altsyncram_3ja2:altsyncram1.data_a[10]
data_a[11] => altsyncram_3ja2:altsyncram1.data_a[11]
data_a[12] => altsyncram_3ja2:altsyncram1.data_a[12]
data_a[13] => altsyncram_3ja2:altsyncram1.data_a[13]
data_a[14] => altsyncram_3ja2:altsyncram1.data_a[14]
data_a[15] => altsyncram_3ja2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_3ja2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_3ja2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_3ja2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_3ja2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_3ja2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_3ja2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_3ja2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_3ja2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_3ja2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_3ja2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_3ja2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_3ja2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_3ja2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_3ja2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_3ja2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_3ja2:altsyncram1.q_a[15]
wren_a => altsyncram_3ja2:altsyncram1.wren_a


|simple|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|altsyncram_3ja2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|simple|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|simple|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|simple|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|simple|main_memory:memory|altsyncram:altsyncram_component|altsyncram_59k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


