Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Sat Apr  2 00:00:43 2022
| Host              : Jarvis running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file fft_top_timing_summary_routed.rpt -pb fft_top_timing_summary_routed.pb -rpx fft_top_timing_summary_routed.rpx -warn_on_violation
| Design            : fft_top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    254.994        0.000                      0                  584        0.032        0.000                      0                  584      129.468        0.000                       0                   321  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 130.000}      260.000         3.846           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               254.994        0.000                      0                  584        0.032        0.000                      0                  584      129.468        0.000                       0                   321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      254.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      129.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             254.994ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_Q_reg_0_1_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 2.450ns (50.840%)  route 2.369ns (49.160%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 261.890 - 260.000 ) 
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.314ns (routing 0.495ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.452ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.314     2.586    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X71Y315        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y315        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.666 r  FFT_CTRL/r_cycleCounter_reg[0]/Q
                         net (fo=30, routed)          0.559     3.225    FFT_CTRL/r_cycleCounter_reg[0]
    SLICE_X73Y310        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     3.375 f  FFT_CTRL/Yr1_i_3/O
                         net (fo=4, routed)           0.319     3.694    CMPLX_MUL/Yi1__0/A[8]
    DSP48E2_X8Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[8]_A2_DATA[8])
                                                      0.192     3.886 r  CMPLX_MUL/Yi1__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     3.886    CMPLX_MUL/Yi1__0/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X8Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.076     3.962 r  CMPLX_MUL/Yi1__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     3.962    CMPLX_MUL/Yi1__0/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X8Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[17])
                                                      0.505     4.467 f  CMPLX_MUL/Yi1__0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     4.467    CMPLX_MUL/Yi1__0/DSP_MULTIPLIER.U<17>
    DSP48E2_X8Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     4.514 r  CMPLX_MUL/Yi1__0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     4.514    CMPLX_MUL/Yi1__0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X8Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     5.099 f  CMPLX_MUL/Yi1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.099    CMPLX_MUL/Yi1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.208 r  CMPLX_MUL/Yi1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.604     5.812    CMPLX_MUL/p_1_in1_in[7]
    SLICE_X70Y311        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.902 r  CMPLX_MUL/Yi0_carry_i_1/O
                         net (fo=1, routed)           0.015     5.917    CMPLX_MUL/Yi0_carry_i_1_n_0
    SLICE_X70Y311        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.034 r  CMPLX_MUL/Yi0_carry/CO[7]
                         net (fo=1, routed)           0.026     6.060    CMPLX_MUL/Yi0_carry_n_0
    SLICE_X70Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.136 r  CMPLX_MUL/Yi0_carry__0/O[1]
                         net (fo=3, routed)           0.323     6.459    BF3/_inferred__4/i__carry__0_0[1]
    SLICE_X70Y321        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.608 r  BF3/i__carry__0_i_7__9/O
                         net (fo=1, routed)           0.016     6.624    BF3/i__carry__0_i_7__9_n_0
    SLICE_X70Y321        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     6.861 r  BF3/_inferred__4/i__carry__0/O[5]
                         net (fo=1, routed)           0.130     6.991    FFT_CTRL/r_delayLine_Q_reg_0_1_15_15[5]
    SLICE_X70Y322        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     7.028 r  FFT_CTRL/r_delayLine_Q_reg_0_1_13_13_i_1/O
                         net (fo=1, routed)           0.377     7.405    BF3/r_delayLine_Q_reg_0_1_13_13/D
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.164   261.890    BF3/r_delayLine_Q_reg_0_1_13_13/WCLK
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_13_13/SP/CLK
                         clock pessimism              0.626   262.516    
                         clock uncertainty           -0.035   262.480    
    SLICE_X70Y319        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.081   262.399    BF3/r_delayLine_Q_reg_0_1_13_13/SP
  -------------------------------------------------------------------
                         required time                        262.399    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                254.994    

Slack (MET) :             255.124ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_Q_reg_0_1_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 2.466ns (52.569%)  route 2.225ns (47.431%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 261.890 - 260.000 ) 
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.314ns (routing 0.495ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.452ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.314     2.586    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X71Y315        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y315        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.666 r  FFT_CTRL/r_cycleCounter_reg[0]/Q
                         net (fo=30, routed)          0.559     3.225    FFT_CTRL/r_cycleCounter_reg[0]
    SLICE_X73Y310        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     3.375 f  FFT_CTRL/Yr1_i_3/O
                         net (fo=4, routed)           0.319     3.694    CMPLX_MUL/Yi1__0/A[8]
    DSP48E2_X8Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[8]_A2_DATA[8])
                                                      0.192     3.886 r  CMPLX_MUL/Yi1__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     3.886    CMPLX_MUL/Yi1__0/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X8Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.076     3.962 r  CMPLX_MUL/Yi1__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     3.962    CMPLX_MUL/Yi1__0/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X8Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[17])
                                                      0.505     4.467 f  CMPLX_MUL/Yi1__0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     4.467    CMPLX_MUL/Yi1__0/DSP_MULTIPLIER.U<17>
    DSP48E2_X8Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     4.514 r  CMPLX_MUL/Yi1__0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     4.514    CMPLX_MUL/Yi1__0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X8Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     5.099 f  CMPLX_MUL/Yi1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.099    CMPLX_MUL/Yi1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.208 r  CMPLX_MUL/Yi1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.604     5.812    CMPLX_MUL/p_1_in1_in[7]
    SLICE_X70Y311        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.902 r  CMPLX_MUL/Yi0_carry_i_1/O
                         net (fo=1, routed)           0.015     5.917    CMPLX_MUL/Yi0_carry_i_1_n_0
    SLICE_X70Y311        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.034 r  CMPLX_MUL/Yi0_carry/CO[7]
                         net (fo=1, routed)           0.026     6.060    CMPLX_MUL/Yi0_carry_n_0
    SLICE_X70Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.136 r  CMPLX_MUL/Yi0_carry__0/O[1]
                         net (fo=3, routed)           0.323     6.459    BF3/_inferred__4/i__carry__0_0[1]
    SLICE_X70Y321        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.608 r  BF3/i__carry__0_i_7__9/O
                         net (fo=1, routed)           0.016     6.624    BF3/i__carry__0_i_7__9_n_0
    SLICE_X70Y321        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.238     6.862 r  BF3/_inferred__4/i__carry__0/O[7]
                         net (fo=1, routed)           0.177     7.039    FFT_CTRL/r_delayLine_Q_reg_0_1_15_15[7]
    SLICE_X70Y322        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     7.091 r  FFT_CTRL/r_delayLine_Q_reg_0_1_15_15_i_1/O
                         net (fo=1, routed)           0.186     7.277    BF3/r_delayLine_Q_reg_0_1_15_15/D
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.164   261.890    BF3/r_delayLine_Q_reg_0_1_15_15/WCLK
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_15_15/SP/CLK
                         clock pessimism              0.626   262.516    
                         clock uncertainty           -0.035   262.480    
    SLICE_X70Y319        RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.079   262.401    BF3/r_delayLine_Q_reg_0_1_15_15/SP
  -------------------------------------------------------------------
                         required time                        262.401    
                         arrival time                          -7.277    
  -------------------------------------------------------------------
                         slack                                255.124    

Slack (MET) :             255.182ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_Q_reg_0_1_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 2.501ns (53.727%)  route 2.154ns (46.273%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 261.890 - 260.000 ) 
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.314ns (routing 0.495ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.452ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.314     2.586    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X71Y315        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y315        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.666 r  FFT_CTRL/r_cycleCounter_reg[0]/Q
                         net (fo=30, routed)          0.559     3.225    FFT_CTRL/r_cycleCounter_reg[0]
    SLICE_X73Y310        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     3.375 f  FFT_CTRL/Yr1_i_3/O
                         net (fo=4, routed)           0.319     3.694    CMPLX_MUL/Yi1__0/A[8]
    DSP48E2_X8Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[8]_A2_DATA[8])
                                                      0.192     3.886 r  CMPLX_MUL/Yi1__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     3.886    CMPLX_MUL/Yi1__0/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X8Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.076     3.962 r  CMPLX_MUL/Yi1__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     3.962    CMPLX_MUL/Yi1__0/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X8Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[17])
                                                      0.505     4.467 f  CMPLX_MUL/Yi1__0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     4.467    CMPLX_MUL/Yi1__0/DSP_MULTIPLIER.U<17>
    DSP48E2_X8Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     4.514 r  CMPLX_MUL/Yi1__0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     4.514    CMPLX_MUL/Yi1__0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X8Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     5.099 f  CMPLX_MUL/Yi1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.099    CMPLX_MUL/Yi1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.208 r  CMPLX_MUL/Yi1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.604     5.812    CMPLX_MUL/p_1_in1_in[7]
    SLICE_X70Y311        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.902 r  CMPLX_MUL/Yi0_carry_i_1/O
                         net (fo=1, routed)           0.015     5.917    CMPLX_MUL/Yi0_carry_i_1_n_0
    SLICE_X70Y311        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.034 r  CMPLX_MUL/Yi0_carry/CO[7]
                         net (fo=1, routed)           0.026     6.060    CMPLX_MUL/Yi0_carry_n_0
    SLICE_X70Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.136 r  CMPLX_MUL/Yi0_carry__0/O[1]
                         net (fo=3, routed)           0.323     6.459    BF3/_inferred__4/i__carry__0_0[1]
    SLICE_X70Y321        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.608 r  BF3/i__carry__0_i_7__9/O
                         net (fo=1, routed)           0.016     6.624    BF3/i__carry__0_i_7__9_n_0
    SLICE_X70Y321        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     6.848 r  BF3/_inferred__4/i__carry__0/O[6]
                         net (fo=1, routed)           0.127     6.975    FFT_CTRL/r_delayLine_Q_reg_0_1_15_15[6]
    SLICE_X70Y322        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     7.076 r  FFT_CTRL/r_delayLine_Q_reg_0_1_14_14_i_1/O
                         net (fo=1, routed)           0.165     7.241    BF3/r_delayLine_Q_reg_0_1_14_14/D
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.164   261.890    BF3/r_delayLine_Q_reg_0_1_14_14/WCLK
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_14_14/SP/CLK
                         clock pessimism              0.626   262.516    
                         clock uncertainty           -0.035   262.480    
    SLICE_X70Y319        RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.057   262.423    BF3/r_delayLine_Q_reg_0_1_14_14/SP
  -------------------------------------------------------------------
                         required time                        262.423    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                255.182    

Slack (MET) :             255.223ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_Q_reg_0_1_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 2.249ns (48.976%)  route 2.343ns (51.024%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 261.890 - 260.000 ) 
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.314ns (routing 0.495ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.452ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.314     2.586    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X71Y315        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y315        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.666 r  FFT_CTRL/r_cycleCounter_reg[0]/Q
                         net (fo=30, routed)          0.559     3.225    FFT_CTRL/r_cycleCounter_reg[0]
    SLICE_X73Y310        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     3.375 f  FFT_CTRL/Yr1_i_3/O
                         net (fo=4, routed)           0.319     3.694    CMPLX_MUL/Yi1__0/A[8]
    DSP48E2_X8Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[8]_A2_DATA[8])
                                                      0.192     3.886 r  CMPLX_MUL/Yi1__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     3.886    CMPLX_MUL/Yi1__0/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X8Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.076     3.962 r  CMPLX_MUL/Yi1__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     3.962    CMPLX_MUL/Yi1__0/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X8Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[17])
                                                      0.505     4.467 f  CMPLX_MUL/Yi1__0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     4.467    CMPLX_MUL/Yi1__0/DSP_MULTIPLIER.U<17>
    DSP48E2_X8Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     4.514 r  CMPLX_MUL/Yi1__0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     4.514    CMPLX_MUL/Yi1__0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X8Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     5.099 f  CMPLX_MUL/Yi1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.099    CMPLX_MUL/Yi1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.208 r  CMPLX_MUL/Yi1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.604     5.812    CMPLX_MUL/p_1_in1_in[7]
    SLICE_X70Y311        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.902 r  CMPLX_MUL/Yi0_carry_i_1/O
                         net (fo=1, routed)           0.015     5.917    CMPLX_MUL/Yi0_carry_i_1_n_0
    SLICE_X70Y311        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.034 r  CMPLX_MUL/Yi0_carry/CO[7]
                         net (fo=1, routed)           0.026     6.060    CMPLX_MUL/Yi0_carry_n_0
    SLICE_X70Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.116 r  CMPLX_MUL/Yi0_carry__0/O[0]
                         net (fo=3, routed)           0.316     6.432    BF3/_inferred__4/i__carry__0_0[0]
    SLICE_X70Y321        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     6.557 r  BF3/i__carry__0_i_8__9/O
                         net (fo=1, routed)           0.013     6.570    BF3/i__carry__0_i_8__9_n_0
    SLICE_X70Y321        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     6.635 r  BF3/_inferred__4/i__carry__0/O[0]
                         net (fo=1, routed)           0.173     6.808    FFT_CTRL/r_delayLine_Q_reg_0_1_15_15[0]
    SLICE_X70Y318        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     6.860 r  FFT_CTRL/r_delayLine_Q_reg_0_1_8_8_i_1/O
                         net (fo=1, routed)           0.318     7.178    BF3/r_delayLine_Q_reg_0_1_8_8/D
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.164   261.890    BF3/r_delayLine_Q_reg_0_1_8_8/WCLK
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_8_8/SP/CLK
                         clock pessimism              0.626   262.516    
                         clock uncertainty           -0.035   262.480    
    SLICE_X70Y319        RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079   262.401    BF3/r_delayLine_Q_reg_0_1_8_8/SP
  -------------------------------------------------------------------
                         required time                        262.401    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                255.223    

Slack (MET) :             255.225ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_Q_reg_0_1_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 2.416ns (52.374%)  route 2.197ns (47.626%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 261.890 - 260.000 ) 
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.314ns (routing 0.495ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.452ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.314     2.586    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X71Y315        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y315        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.666 r  FFT_CTRL/r_cycleCounter_reg[0]/Q
                         net (fo=30, routed)          0.559     3.225    FFT_CTRL/r_cycleCounter_reg[0]
    SLICE_X73Y310        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     3.375 f  FFT_CTRL/Yr1_i_3/O
                         net (fo=4, routed)           0.319     3.694    CMPLX_MUL/Yi1__0/A[8]
    DSP48E2_X8Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[8]_A2_DATA[8])
                                                      0.192     3.886 r  CMPLX_MUL/Yi1__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     3.886    CMPLX_MUL/Yi1__0/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X8Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.076     3.962 r  CMPLX_MUL/Yi1__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     3.962    CMPLX_MUL/Yi1__0/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X8Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[17])
                                                      0.505     4.467 f  CMPLX_MUL/Yi1__0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     4.467    CMPLX_MUL/Yi1__0/DSP_MULTIPLIER.U<17>
    DSP48E2_X8Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     4.514 r  CMPLX_MUL/Yi1__0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     4.514    CMPLX_MUL/Yi1__0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X8Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     5.099 f  CMPLX_MUL/Yi1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.099    CMPLX_MUL/Yi1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.208 r  CMPLX_MUL/Yi1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.604     5.812    CMPLX_MUL/p_1_in1_in[7]
    SLICE_X70Y311        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.902 r  CMPLX_MUL/Yi0_carry_i_1/O
                         net (fo=1, routed)           0.015     5.917    CMPLX_MUL/Yi0_carry_i_1_n_0
    SLICE_X70Y311        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.034 r  CMPLX_MUL/Yi0_carry/CO[7]
                         net (fo=1, routed)           0.026     6.060    CMPLX_MUL/Yi0_carry_n_0
    SLICE_X70Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.136 r  CMPLX_MUL/Yi0_carry__0/O[1]
                         net (fo=3, routed)           0.323     6.459    BF3/_inferred__4/i__carry__0_0[1]
    SLICE_X70Y321        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.608 r  BF3/i__carry__0_i_7__9/O
                         net (fo=1, routed)           0.016     6.624    BF3/i__carry__0_i_7__9_n_0
    SLICE_X70Y321        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     6.828 r  BF3/_inferred__4/i__carry__0/O[4]
                         net (fo=1, routed)           0.177     7.005    FFT_CTRL/r_delayLine_Q_reg_0_1_15_15[4]
    SLICE_X69Y319        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     7.041 r  FFT_CTRL/r_delayLine_Q_reg_0_1_12_12_i_1/O
                         net (fo=1, routed)           0.158     7.199    BF3/r_delayLine_Q_reg_0_1_12_12/D
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.164   261.890    BF3/r_delayLine_Q_reg_0_1_12_12/WCLK
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_12_12/SP/CLK
                         clock pessimism              0.626   262.516    
                         clock uncertainty           -0.035   262.480    
    SLICE_X70Y319        RAMS32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.056   262.424    BF3/r_delayLine_Q_reg_0_1_12_12/SP
  -------------------------------------------------------------------
                         required time                        262.424    
                         arrival time                          -7.199    
  -------------------------------------------------------------------
                         slack                                255.225    

Slack (MET) :             255.230ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_Q_reg_0_1_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 2.415ns (52.557%)  route 2.180ns (47.443%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 261.890 - 260.000 ) 
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.314ns (routing 0.495ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.452ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.314     2.586    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X71Y315        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y315        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.666 r  FFT_CTRL/r_cycleCounter_reg[0]/Q
                         net (fo=30, routed)          0.559     3.225    FFT_CTRL/r_cycleCounter_reg[0]
    SLICE_X73Y310        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     3.375 f  FFT_CTRL/Yr1_i_3/O
                         net (fo=4, routed)           0.319     3.694    CMPLX_MUL/Yi1__0/A[8]
    DSP48E2_X8Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[8]_A2_DATA[8])
                                                      0.192     3.886 r  CMPLX_MUL/Yi1__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     3.886    CMPLX_MUL/Yi1__0/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X8Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.076     3.962 r  CMPLX_MUL/Yi1__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     3.962    CMPLX_MUL/Yi1__0/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X8Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[17])
                                                      0.505     4.467 f  CMPLX_MUL/Yi1__0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     4.467    CMPLX_MUL/Yi1__0/DSP_MULTIPLIER.U<17>
    DSP48E2_X8Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     4.514 r  CMPLX_MUL/Yi1__0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     4.514    CMPLX_MUL/Yi1__0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X8Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     5.099 f  CMPLX_MUL/Yi1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.099    CMPLX_MUL/Yi1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.208 r  CMPLX_MUL/Yi1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.604     5.812    CMPLX_MUL/p_1_in1_in[7]
    SLICE_X70Y311        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.902 r  CMPLX_MUL/Yi0_carry_i_1/O
                         net (fo=1, routed)           0.015     5.917    CMPLX_MUL/Yi0_carry_i_1_n_0
    SLICE_X70Y311        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.034 r  CMPLX_MUL/Yi0_carry/CO[7]
                         net (fo=1, routed)           0.026     6.060    CMPLX_MUL/Yi0_carry_n_0
    SLICE_X70Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.136 r  CMPLX_MUL/Yi0_carry__0/O[1]
                         net (fo=3, routed)           0.323     6.459    BF3/_inferred__4/i__carry__0_0[1]
    SLICE_X70Y321        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.608 r  BF3/i__carry__0_i_7__9/O
                         net (fo=1, routed)           0.016     6.624    BF3/i__carry__0_i_7__9_n_0
    SLICE_X70Y321        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     6.741 r  BF3/_inferred__4/i__carry__0/O[2]
                         net (fo=1, routed)           0.132     6.873    FFT_CTRL/r_delayLine_Q_reg_0_1_15_15[2]
    SLICE_X70Y322        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     6.995 r  FFT_CTRL/r_delayLine_Q_reg_0_1_10_10_i_1/O
                         net (fo=1, routed)           0.186     7.181    BF3/r_delayLine_Q_reg_0_1_10_10/D
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.164   261.890    BF3/r_delayLine_Q_reg_0_1_10_10/WCLK
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_10_10/SP/CLK
                         clock pessimism              0.626   262.516    
                         clock uncertainty           -0.035   262.480    
    SLICE_X70Y319        RAMS32 (Setup_H5LUT_SLICEM_CLK_I)
                                                     -0.069   262.411    BF3/r_delayLine_Q_reg_0_1_10_10/SP
  -------------------------------------------------------------------
                         required time                        262.411    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                255.230    

Slack (MET) :             255.272ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_Q_reg_0_1_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 2.338ns (51.464%)  route 2.205ns (48.536%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 261.890 - 260.000 ) 
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.314ns (routing 0.495ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.452ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.314     2.586    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X71Y315        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y315        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.666 r  FFT_CTRL/r_cycleCounter_reg[0]/Q
                         net (fo=30, routed)          0.559     3.225    FFT_CTRL/r_cycleCounter_reg[0]
    SLICE_X73Y310        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     3.375 f  FFT_CTRL/Yr1_i_3/O
                         net (fo=4, routed)           0.319     3.694    CMPLX_MUL/Yi1__0/A[8]
    DSP48E2_X8Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[8]_A2_DATA[8])
                                                      0.192     3.886 r  CMPLX_MUL/Yi1__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     3.886    CMPLX_MUL/Yi1__0/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X8Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.076     3.962 r  CMPLX_MUL/Yi1__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     3.962    CMPLX_MUL/Yi1__0/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X8Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[17])
                                                      0.505     4.467 f  CMPLX_MUL/Yi1__0/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     4.467    CMPLX_MUL/Yi1__0/DSP_MULTIPLIER.U<17>
    DSP48E2_X8Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     4.514 r  CMPLX_MUL/Yi1__0/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     4.514    CMPLX_MUL/Yi1__0/DSP_M_DATA.U_DATA<17>
    DSP48E2_X8Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     5.099 f  CMPLX_MUL/Yi1__0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.099    CMPLX_MUL/Yi1__0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.208 r  CMPLX_MUL/Yi1__0/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           0.604     5.812    CMPLX_MUL/p_1_in1_in[7]
    SLICE_X70Y311        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     5.902 r  CMPLX_MUL/Yi0_carry_i_1/O
                         net (fo=1, routed)           0.015     5.917    CMPLX_MUL/Yi0_carry_i_1_n_0
    SLICE_X70Y311        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.034 r  CMPLX_MUL/Yi0_carry/CO[7]
                         net (fo=1, routed)           0.026     6.060    CMPLX_MUL/Yi0_carry_n_0
    SLICE_X70Y312        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.136 r  CMPLX_MUL/Yi0_carry__0/O[1]
                         net (fo=3, routed)           0.323     6.459    BF3/_inferred__4/i__carry__0_0[1]
    SLICE_X70Y321        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.608 r  BF3/i__carry__0_i_7__9/O
                         net (fo=1, routed)           0.016     6.624    BF3/i__carry__0_i_7__9_n_0
    SLICE_X70Y321        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.123     6.747 r  BF3/_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.133     6.880    FFT_CTRL/r_delayLine_Q_reg_0_1_15_15[3]
    SLICE_X70Y318        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.919 r  FFT_CTRL/r_delayLine_Q_reg_0_1_11_11_i_1/O
                         net (fo=1, routed)           0.210     7.129    BF3/r_delayLine_Q_reg_0_1_11_11/D
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.164   261.890    BF3/r_delayLine_Q_reg_0_1_11_11/WCLK
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_11_11/SP/CLK
                         clock pessimism              0.626   262.516    
                         clock uncertainty           -0.035   262.480    
    SLICE_X70Y319        RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.079   262.401    BF3/r_delayLine_Q_reg_0_1_11_11/SP
  -------------------------------------------------------------------
                         required time                        262.401    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                255.272    

Slack (MET) :             255.336ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_Q_reg_0_1_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 2.313ns (51.400%)  route 2.187ns (48.600%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 261.890 - 260.000 ) 
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.314ns (routing 0.495ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.452ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.314     2.586    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X71Y315        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y315        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.666 r  FFT_CTRL/r_cycleCounter_reg[0]/Q
                         net (fo=30, routed)          0.559     3.225    FFT_CTRL/r_cycleCounter_reg[0]
    SLICE_X73Y310        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     3.375 f  FFT_CTRL/Yr1_i_3/O
                         net (fo=4, routed)           0.319     3.694    CMPLX_MUL/Yi1__0/A[8]
    DSP48E2_X8Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[8]_A2_DATA[8])
                                                      0.192     3.886 r  CMPLX_MUL/Yi1__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     3.886    CMPLX_MUL/Yi1__0/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X8Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.076     3.962 r  CMPLX_MUL/Yi1__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     3.962    CMPLX_MUL/Yi1__0/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X8Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[10])
                                                      0.505     4.467 f  CMPLX_MUL/Yi1__0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     4.467    CMPLX_MUL/Yi1__0/DSP_MULTIPLIER.U<10>
    DSP48E2_X8Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.047     4.514 r  CMPLX_MUL/Yi1__0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     4.514    CMPLX_MUL/Yi1__0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X8Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.585     5.099 f  CMPLX_MUL/Yi1__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.099    CMPLX_MUL/Yi1__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     5.208 r  CMPLX_MUL/Yi1__0/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.274     5.482    CMPLX_MUL/p_1_in1_in[0]
    SLICE_X70Y311        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.632 r  CMPLX_MUL/Yi0_carry_i_8/O
                         net (fo=1, routed)           0.013     5.645    CMPLX_MUL/Yi0_carry_i_8_n_0
    SLICE_X70Y311        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     5.741 r  CMPLX_MUL/Yi0_carry/O[1]
                         net (fo=3, routed)           0.423     6.164    BF3/_inferred__4/i__carry_0[1]
    SLICE_X70Y320        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.313 r  BF3/i__carry_i_7__9/O
                         net (fo=1, routed)           0.016     6.329    BF3/i__carry_i_7__9_n_0
    SLICE_X70Y320        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.123     6.452 r  BF3/_inferred__4/i__carry/O[3]
                         net (fo=1, routed)           0.207     6.659    FFT_CTRL/r_delayLine_Q_reg_0_1_7_7[3]
    SLICE_X70Y318        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     6.710 r  FFT_CTRL/r_delayLine_Q_reg_0_1_3_3_i_1/O
                         net (fo=1, routed)           0.376     7.086    BF3/r_delayLine_Q_reg_0_1_3_3/D
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.164   261.890    BF3/r_delayLine_Q_reg_0_1_3_3/WCLK
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_3_3/SP/CLK
                         clock pessimism              0.626   262.516    
                         clock uncertainty           -0.035   262.480    
    SLICE_X70Y319        RAMS32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.058   262.422    BF3/r_delayLine_Q_reg_0_1_3_3/SP
  -------------------------------------------------------------------
                         required time                        262.422    
                         arrival time                          -7.086    
  -------------------------------------------------------------------
                         slack                                255.336    

Slack (MET) :             255.352ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_Q_reg_0_1_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 2.525ns (56.286%)  route 1.961ns (43.714%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 261.890 - 260.000 ) 
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.314ns (routing 0.495ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.452ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.314     2.586    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X71Y315        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y315        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.666 r  FFT_CTRL/r_cycleCounter_reg[0]/Q
                         net (fo=30, routed)          0.559     3.225    FFT_CTRL/r_cycleCounter_reg[0]
    SLICE_X73Y310        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     3.375 f  FFT_CTRL/Yr1_i_3/O
                         net (fo=4, routed)           0.319     3.694    CMPLX_MUL/Yi1__0/A[8]
    DSP48E2_X8Y124       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[8]_A2_DATA[8])
                                                      0.192     3.886 r  CMPLX_MUL/Yi1__0/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     3.886    CMPLX_MUL/Yi1__0/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X8Y124       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.076     3.962 r  CMPLX_MUL/Yi1__0/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     3.962    CMPLX_MUL/Yi1__0/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X8Y124       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[10])
                                                      0.505     4.467 f  CMPLX_MUL/Yi1__0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     4.467    CMPLX_MUL/Yi1__0/DSP_MULTIPLIER.U<10>
    DSP48E2_X8Y124       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.047     4.514 r  CMPLX_MUL/Yi1__0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     4.514    CMPLX_MUL/Yi1__0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X8Y124       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.585     5.099 f  CMPLX_MUL/Yi1__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.099    CMPLX_MUL/Yi1__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y124       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     5.208 r  CMPLX_MUL/Yi1__0/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.274     5.482    CMPLX_MUL/p_1_in1_in[0]
    SLICE_X70Y311        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.632 r  CMPLX_MUL/Yi0_carry_i_8/O
                         net (fo=1, routed)           0.013     5.645    CMPLX_MUL/Yi0_carry_i_8_n_0
    SLICE_X70Y311        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     5.741 r  CMPLX_MUL/Yi0_carry/O[1]
                         net (fo=3, routed)           0.423     6.164    BF3/_inferred__4/i__carry_0[1]
    SLICE_X70Y320        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     6.313 r  BF3/i__carry_i_7__9/O
                         net (fo=1, routed)           0.016     6.329    BF3/i__carry_i_7__9_n_0
    SLICE_X70Y320        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.238     6.567 r  BF3/_inferred__4/i__carry/O[7]
                         net (fo=1, routed)           0.188     6.755    FFT_CTRL/r_delayLine_Q_reg_0_1_7_7[7]
    SLICE_X69Y319        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     6.903 r  FFT_CTRL/r_delayLine_Q_reg_0_1_7_7_i_1/O
                         net (fo=1, routed)           0.169     7.072    BF3/r_delayLine_Q_reg_0_1_7_7/D
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.164   261.890    BF3/r_delayLine_Q_reg_0_1_7_7/WCLK
    SLICE_X70Y319        RAMS32                                       r  BF3/r_delayLine_Q_reg_0_1_7_7/SP/CLK
                         clock pessimism              0.626   262.516    
                         clock uncertainty           -0.035   262.480    
    SLICE_X70Y319        RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.056   262.424    BF3/r_delayLine_Q_reg_0_1_7_7/SP
  -------------------------------------------------------------------
                         required time                        262.424    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                255.352    

Slack (MET) :             255.364ns  (required time - arrival time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            BF3/r_delayLine_I_reg_0_1_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 2.509ns (55.681%)  route 1.997ns (44.319%))
  Logic Levels:           13  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 261.895 - 260.000 ) 
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.314ns (routing 0.495ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.452ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.314     2.586    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X71Y315        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y315        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.666 r  FFT_CTRL/r_cycleCounter_reg[0]/Q
                         net (fo=30, routed)          0.559     3.225    FFT_CTRL/r_cycleCounter_reg[0]
    SLICE_X73Y310        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     3.375 f  FFT_CTRL/Yr1_i_3/O
                         net (fo=4, routed)           0.319     3.694    CMPLX_MUL/Yr1/A[8]
    DSP48E2_X7Y125       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[8]_A2_DATA[8])
                                                      0.192     3.886 r  CMPLX_MUL/Yr1/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     3.886    CMPLX_MUL/Yr1/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X7Y125       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.076     3.962 r  CMPLX_MUL/Yr1/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     3.962    CMPLX_MUL/Yr1/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X7Y125       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[13])
                                                      0.505     4.467 f  CMPLX_MUL/Yr1/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.467    CMPLX_MUL/Yr1/DSP_MULTIPLIER.U<13>
    DSP48E2_X7Y125       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     4.514 r  CMPLX_MUL/Yr1/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     4.514    CMPLX_MUL/Yr1/DSP_M_DATA.U_DATA<13>
    DSP48E2_X7Y125       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     5.099 f  CMPLX_MUL/Yr1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.099    CMPLX_MUL/Yr1/DSP_ALU.ALU_OUT<13>
    DSP48E2_X7Y125       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     5.208 r  CMPLX_MUL/Yr1/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.383     5.591    CMPLX_MUL/Yr1_n_92
    SLICE_X73Y311        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     5.690 r  CMPLX_MUL/Yr0_carry_i_5/O
                         net (fo=1, routed)           0.025     5.715    CMPLX_MUL/Yr0_carry_i_5_n_0
    SLICE_X73Y311        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     5.899 r  CMPLX_MUL/Yr0_carry/O[5]
                         net (fo=3, routed)           0.308     6.207    BF3/I_in__0[5]
    SLICE_X72Y316        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     6.330 r  BF3/i__carry_i_3__10/O
                         net (fo=1, routed)           0.011     6.341    BF3/i__carry_i_3__10_n_0
    SLICE_X72Y316        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.496 r  BF3/_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.026     6.522    BF3/_inferred__0/i__carry_n_0
    SLICE_X72Y317        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     6.638 r  BF3/_inferred__0/i__carry__0/O[7]
                         net (fo=1, routed)           0.120     6.758    FFT_CTRL/r_delayLine_I_reg_0_1_15_15[7]
    SLICE_X71Y317        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     6.846 r  FFT_CTRL/r_delayLine_I_reg_0_1_15_15_i_1/O
                         net (fo=1, routed)           0.246     7.092    BF3/r_delayLine_I_reg_0_1_15_15/D
    SLICE_X71Y316        RAMS32                                       r  BF3/r_delayLine_I_reg_0_1_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    E4                                                0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   260.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   260.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   260.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   260.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.169   261.895    BF3/r_delayLine_I_reg_0_1_15_15/WCLK
    SLICE_X71Y316        RAMS32                                       r  BF3/r_delayLine_I_reg_0_1_15_15/SP/CLK
                         clock pessimism              0.676   262.571    
                         clock uncertainty           -0.035   262.535    
    SLICE_X71Y316        RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.079   262.456    BF3/r_delayLine_I_reg_0_1_15_15/SP
  -------------------------------------------------------------------
                         required time                        262.456    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                255.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_currentState_BF4_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/r_currentState_BF4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.094ns (49.474%)  route 0.096ns (50.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Net Delay (Source):      1.132ns (routing 0.452ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.495ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.132     1.858    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X69Y317        FDCE                                         r  FFT_CTRL/r_currentState_BF4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y317        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.917 r  FFT_CTRL/r_currentState_BF4_reg[3]/Q
                         net (fo=9, routed)           0.067     1.984    FFT_CTRL/r_currentState_BF4[3]
    SLICE_X70Y317        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.035     2.019 r  FFT_CTRL/r_currentState_BF4[1]_i_1/O
                         net (fo=1, routed)           0.029     2.048    FFT_CTRL/r_currentState_BF4[1]_i_1_n_0
    SLICE_X70Y317        FDCE                                         r  FFT_CTRL/r_currentState_BF4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         1.310     2.582    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X70Y317        FDCE                                         r  FFT_CTRL/r_currentState_BF4_reg[1]/C
                         clock pessimism             -0.626     1.956    
    SLICE_X70Y317        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.016    FFT_CTRL/r_currentState_BF4_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_addGen2_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/r_addGen2_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Net Delay (Source):      0.721ns (routing 0.271ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.305ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.721     1.203    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X72Y314        FDPE                                         r  FFT_CTRL/r_addGen2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y314        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.242 r  FFT_CTRL/r_addGen2_reg[2]/Q
                         net (fo=9, routed)           0.027     1.269    FFT_CTRL/r_addGen2_reg__0[2]
    SLICE_X72Y314        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.302 r  FFT_CTRL/r_addGen2[3]_i_1/O
                         net (fo=1, routed)           0.006     1.308    FFT_CTRL/r_addGen2[3]_i_1_n_0
    SLICE_X72Y314        FDPE                                         r  FFT_CTRL/r_addGen2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.823     1.617    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X72Y314        FDPE                                         r  FFT_CTRL/r_addGen2_reg[3]/C
                         clock pessimism             -0.408     1.209    
    SLICE_X72Y314        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.256    FFT_CTRL/r_addGen2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/r_cycleCounter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.052ns (46.847%)  route 0.059ns (53.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Net Delay (Source):      0.728ns (routing 0.271ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.832ns (routing 0.305ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.728     1.210    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X73Y314        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y314        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.248 r  FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.035     1.283    FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X73Y314        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.297 r  FFT_CTRL/r_cycleCounter[5]_i_1/O
                         net (fo=1, routed)           0.024     1.321    FFT_CTRL/p_0_in[5]
    SLICE_X73Y314        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.832     1.626    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X73Y314        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[5]/C
                         clock pessimism             -0.410     1.216    
    SLICE_X73Y314        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.262    FFT_CTRL/r_cycleCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_currentState_BF1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/r_currentState_BF1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.052ns (46.429%)  route 0.060ns (53.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      0.726ns (routing 0.271ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.832ns (routing 0.305ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.726     1.208    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X67Y315        FDCE                                         r  FFT_CTRL/r_currentState_BF1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y315        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.246 r  FFT_CTRL/r_currentState_BF1_reg[2]/Q
                         net (fo=72, routed)          0.036     1.282    FFT_CTRL/r_currentState_BF1[2]
    SLICE_X67Y315        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     1.296 r  FFT_CTRL/r_currentState_BF1[2]_i_1/O
                         net (fo=1, routed)           0.024     1.320    FFT_CTRL/r_currentState_BF1[2]_i_1_n_0
    SLICE_X67Y315        FDCE                                         r  FFT_CTRL/r_currentState_BF1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.832     1.626    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X67Y315        FDCE                                         r  FFT_CTRL/r_currentState_BF1_reg[2]/C
                         clock pessimism             -0.412     1.214    
    SLICE_X67Y315        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.260    FFT_CTRL/r_currentState_BF1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_currentState_BF2_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/r_currentState_BF2_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.074ns (63.248%)  route 0.043ns (36.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      0.720ns (routing 0.271ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.305ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.720     1.202    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X72Y315        FDPE                                         r  FFT_CTRL/r_currentState_BF2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y315        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.241 r  FFT_CTRL/r_currentState_BF2_reg[0]/Q
                         net (fo=10, routed)          0.027     1.268    FFT_CTRL/r_currentState_BF2[0]
    SLICE_X72Y315        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     1.303 r  FFT_CTRL/r_currentState_BF2[0]_i_1/O
                         net (fo=1, routed)           0.016     1.319    FFT_CTRL/r_currentState_BF2[0]_i_1_n_0
    SLICE_X72Y315        FDPE                                         r  FFT_CTRL/r_currentState_BF2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.823     1.617    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X72Y315        FDPE                                         r  FFT_CTRL/r_currentState_BF2_reg[0]/C
                         clock pessimism             -0.409     1.208    
    SLICE_X72Y315        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.254    FFT_CTRL/r_currentState_BF2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_addGen1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/r_addGen1_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.076ns (64.407%)  route 0.042ns (35.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Net Delay (Source):      0.720ns (routing 0.271ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.305ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.720     1.202    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X67Y314        FDPE                                         r  FFT_CTRL/r_addGen1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y314        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.241 r  FFT_CTRL/r_addGen1_reg[0]/Q
                         net (fo=8, routed)           0.033     1.274    FFT_CTRL/r_addGen1_reg[0]
    SLICE_X67Y314        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     1.311 r  FFT_CTRL/r_addGen1[1]_i_1/O
                         net (fo=1, routed)           0.009     1.320    FFT_CTRL/r_addGen1[1]_i_1_n_0
    SLICE_X67Y314        FDPE                                         r  FFT_CTRL/r_addGen1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.824     1.618    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X67Y314        FDPE                                         r  FFT_CTRL/r_addGen1_reg[1]/C
                         clock pessimism             -0.410     1.208    
    SLICE_X67Y314        FDPE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.255    FFT_CTRL/r_addGen1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_addGen2_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/r_addGen2_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.074ns (63.248%)  route 0.043ns (36.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Net Delay (Source):      0.721ns (routing 0.271ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.305ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.721     1.203    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X72Y314        FDPE                                         r  FFT_CTRL/r_addGen2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y314        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.242 r  FFT_CTRL/r_addGen2_reg[2]/Q
                         net (fo=9, routed)           0.027     1.269    FFT_CTRL/r_addGen2_reg__0[2]
    SLICE_X72Y314        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.304 r  FFT_CTRL/r_addGen2[2]_i_1/O
                         net (fo=1, routed)           0.016     1.320    FFT_CTRL/r_addGen2[2]_i_1_n_0
    SLICE_X72Y314        FDPE                                         r  FFT_CTRL/r_addGen2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.823     1.617    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X72Y314        FDPE                                         r  FFT_CTRL/r_addGen2_reg[2]/C
                         clock pessimism             -0.408     1.209    
    SLICE_X72Y314        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.255    FFT_CTRL/r_addGen2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_addGen3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/r_currentState_BF4_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.052ns (34.667%)  route 0.098ns (65.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      0.723ns (routing 0.271ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.305ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.723     1.205    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X70Y317        FDCE                                         r  FFT_CTRL/r_addGen3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y317        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.243 f  FFT_CTRL/r_addGen3_reg[1]/Q
                         net (fo=5, routed)           0.082     1.325    FFT_CTRL/r_addGen3[1]
    SLICE_X69Y317        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     1.339 r  FFT_CTRL/r_currentState_BF4[3]_i_1/O
                         net (fo=1, routed)           0.016     1.355    FFT_CTRL/r_currentState_BF4[3]_i_1_n_0
    SLICE_X69Y317        FDCE                                         r  FFT_CTRL/r_currentState_BF4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.815     1.609    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X69Y317        FDCE                                         r  FFT_CTRL/r_currentState_BF4_reg[3]/C
                         clock pessimism             -0.368     1.241    
    SLICE_X69Y317        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.287    FFT_CTRL/r_currentState_BF4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_cycleCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/fftValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.052ns (38.806%)  route 0.082ns (61.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.728ns (routing 0.271ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.832ns (routing 0.305ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.728     1.210    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X73Y314        FDCE                                         r  FFT_CTRL/r_cycleCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y314        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.248 r  FFT_CTRL/r_cycleCounter_reg[5]/Q
                         net (fo=30, routed)          0.056     1.304    FFT_CTRL/r_cycleCounter_reg[5]
    SLICE_X73Y313        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     1.318 r  FFT_CTRL/fftValid_i_1/O
                         net (fo=1, routed)           0.026     1.344    FFT_CTRL/fftValid0
    SLICE_X73Y313        FDRE                                         r  FFT_CTRL/fftValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.832     1.626    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X73Y313        FDRE                                         r  FFT_CTRL/fftValid_reg/C
                         clock pessimism             -0.397     1.229    
    SLICE_X73Y313        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.275    FFT_CTRL/fftValid_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 FFT_CTRL/r_currentState_BF4_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            FFT_CTRL/r_currentState_BF4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.074ns (42.286%)  route 0.101ns (57.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      0.712ns (routing 0.271ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.827ns (routing 0.305ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.712     1.194    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X69Y317        FDCE                                         r  FFT_CTRL/r_currentState_BF4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y317        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.233 f  FFT_CTRL/r_currentState_BF4_reg[3]/Q
                         net (fo=9, routed)           0.080     1.313    FFT_CTRL/r_currentState_BF4[3]
    SLICE_X70Y317        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.035     1.348 r  FFT_CTRL/r_currentState_BF4[2]_i_1/O
                         net (fo=1, routed)           0.021     1.369    FFT_CTRL/r_currentState_BF4[2]_i_1_n_0
    SLICE_X70Y317        FDCE                                         r  FFT_CTRL/r_currentState_BF4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    clk_IBUF
    BUFGCE_HDIO_X3Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=344, routed)         0.827     1.621    FFT_CTRL/clk_IBUF_BUFG
    SLICE_X70Y317        FDCE                                         r  FFT_CTRL/r_currentState_BF4_reg[2]/C
                         clock pessimism             -0.368     1.253    
    SLICE_X70Y317        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.299    FFT_CTRL/r_currentState_BF4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 130.000 }
Period(ns):         260.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         260.000     258.710    BUFGCE_HDIO_X3Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_1_1/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_2_2/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_3_3/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_4_4/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_5_5/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_6_6/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_7_7/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.064         260.000     258.936    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_8_8/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X70Y314     BF1/r_delayLine_I_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X70Y314     BF1/r_delayLine_I_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X70Y314     BF1/r_delayLine_I_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X70Y314     BF1/r_delayLine_I_reg_0_7_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X70Y314     BF1/r_delayLine_I_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X70Y314     BF1/r_delayLine_I_reg_0_7_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X70Y314     BF1/r_delayLine_I_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X70Y314     BF1/r_delayLine_I_reg_0_7_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X70Y314     BF1/r_delayLine_I_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X70Y314     BF1/r_delayLine_I_reg_0_7_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.532         130.000     129.468    SLICE_X67Y306     BF2/r_delayLine_Q_reg_0_3_9_9/SP/CLK



