digraph "CFG for '_Z9dev_conv1PfS_iPKfi' function" {
	label="CFG for '_Z9dev_conv1PfS_iPKfi' function";

	Node0x564ebc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%5:\l  %6 = add nsw i32 %4, -1\l  %7 = sub i32 257, %4\l  %8 = sdiv i32 %6, -2\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = mul i32 %7, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %12 = add i32 %10, %11\l  %13 = add i32 %12, %8\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = mul i32 %14, %2\l  %16 = icmp sgt i32 %13, -1\l  %17 = icmp slt i32 %13, %2\l  %18 = select i1 %16, i1 %17, i1 false\l  br i1 %18, label %19, label %24\l|{<s0>T|<s1>F}}"];
	Node0x564ebc0:s0 -> Node0x5650a10;
	Node0x564ebc0:s1 -> Node0x5650aa0;
	Node0x5650a10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%19:\l19:                                               \l  %20 = add i32 %13, %15\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %0, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %24\l}"];
	Node0x5650a10 -> Node0x5650aa0;
	Node0x5650aa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%24:\l24:                                               \l  %25 = phi contract float [ %23, %19 ], [ 0.000000e+00, %5 ]\l  %26 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ9dev_conv1PfS_iPKfiE5block, i32 0, i32 %11\l  store float %25, float addrspace(3)* %26, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %27 = add i32 %12, %15\l  %28 = icmp slt i32 %12, %2\l  %29 = icmp ult i32 %11, %7\l  %30 = select i1 %28, i1 %29, i1 false\l  br i1 %30, label %31, label %140\l|{<s0>T|<s1>F}}"];
	Node0x5650aa0:s0 -> Node0x5651ed0;
	Node0x5650aa0:s1 -> Node0x5651f60;
	Node0x5651ed0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%31:\l31:                                               \l  %32 = icmp sgt i32 %4, 0\l  br i1 %32, label %33, label %58\l|{<s0>T|<s1>F}}"];
	Node0x5651ed0:s0 -> Node0x5650850;
	Node0x5651ed0:s1 -> Node0x56508a0;
	Node0x5650850 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%33:\l33:                                               \l  %34 = and i32 %4, 7\l  %35 = icmp ult i32 %4, 8\l  br i1 %35, label %38, label %36\l|{<s0>T|<s1>F}}"];
	Node0x5650850:s0 -> Node0x5652510;
	Node0x5650850:s1 -> Node0x5652560;
	Node0x5652560 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%36:\l36:                                               \l  %37 = and i32 %4, -8\l  br label %62\l}"];
	Node0x5652560 -> Node0x5652760;
	Node0x5652510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%38:\l38:                                               \l  %39 = phi float [ undef, %33 ], [ %136, %62 ]\l  %40 = phi i32 [ 0, %33 ], [ %137, %62 ]\l  %41 = phi float [ 0.000000e+00, %33 ], [ %136, %62 ]\l  %42 = icmp eq i32 %34, 0\l  br i1 %42, label %58, label %43\l|{<s0>T|<s1>F}}"];
	Node0x5652510:s0 -> Node0x56508a0;
	Node0x5652510:s1 -> Node0x5652b60;
	Node0x5652b60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  %44 = phi i32 [ %55, %43 ], [ %40, %38 ]\l  %45 = phi float [ %54, %43 ], [ %41, %38 ]\l  %46 = phi i32 [ %56, %43 ], [ 0, %38 ]\l  %47 = add nuw i32 %44, %11\l  %48 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ9dev_conv1PfS_iPKfiE5block, i32 0, i32 %47\l  %49 = load float, float addrspace(3)* %48, align 4, !tbaa !5\l  %50 = zext i32 %44 to i64\l  %51 = getelementptr inbounds float, float addrspace(1)* %3, i64 %50\l  %52 = load float, float addrspace(1)* %51, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %53 = fmul contract float %49, %52\l  %54 = fadd contract float %45, %53\l  %55 = add nuw nsw i32 %44, 1\l  %56 = add i32 %46, 1\l  %57 = icmp eq i32 %56, %34\l  br i1 %57, label %58, label %43, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x5652b60:s0 -> Node0x56508a0;
	Node0x5652b60:s1 -> Node0x5652b60;
	Node0x56508a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%58:\l58:                                               \l  %59 = phi float [ 0.000000e+00, %31 ], [ %39, %38 ], [ %54, %43 ]\l  %60 = sext i32 %27 to i64\l  %61 = getelementptr inbounds float, float addrspace(1)* %1, i64 %60\l  store float %59, float addrspace(1)* %61, align 4, !tbaa !5\l  br label %140\l}"];
	Node0x56508a0 -> Node0x5651f60;
	Node0x5652760 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%62:\l62:                                               \l  %63 = phi i32 [ 0, %36 ], [ %137, %62 ]\l  %64 = phi float [ 0.000000e+00, %36 ], [ %136, %62 ]\l  %65 = phi i32 [ 0, %36 ], [ %138, %62 ]\l  %66 = add nuw i32 %63, %11\l  %67 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ9dev_conv1PfS_iPKfiE5block, i32 0, i32 %66\l  %68 = load float, float addrspace(3)* %67, align 4, !tbaa !5\l  %69 = zext i32 %63 to i64\l  %70 = getelementptr inbounds float, float addrspace(1)* %3, i64 %69\l  %71 = load float, float addrspace(1)* %70, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %72 = fmul contract float %68, %71\l  %73 = fadd contract float %64, %72\l  %74 = or i32 %63, 1\l  %75 = add nuw i32 %74, %11\l  %76 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ9dev_conv1PfS_iPKfiE5block, i32 0, i32 %75\l  %77 = load float, float addrspace(3)* %76, align 4, !tbaa !5\l  %78 = zext i32 %74 to i64\l  %79 = getelementptr inbounds float, float addrspace(1)* %3, i64 %78\l  %80 = load float, float addrspace(1)* %79, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %81 = fmul contract float %77, %80\l  %82 = fadd contract float %73, %81\l  %83 = or i32 %63, 2\l  %84 = add nuw i32 %83, %11\l  %85 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ9dev_conv1PfS_iPKfiE5block, i32 0, i32 %84\l  %86 = load float, float addrspace(3)* %85, align 4, !tbaa !5\l  %87 = zext i32 %83 to i64\l  %88 = getelementptr inbounds float, float addrspace(1)* %3, i64 %87\l  %89 = load float, float addrspace(1)* %88, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %90 = fmul contract float %86, %89\l  %91 = fadd contract float %82, %90\l  %92 = or i32 %63, 3\l  %93 = add nuw i32 %92, %11\l  %94 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ9dev_conv1PfS_iPKfiE5block, i32 0, i32 %93\l  %95 = load float, float addrspace(3)* %94, align 4, !tbaa !5\l  %96 = zext i32 %92 to i64\l  %97 = getelementptr inbounds float, float addrspace(1)* %3, i64 %96\l  %98 = load float, float addrspace(1)* %97, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %99 = fmul contract float %95, %98\l  %100 = fadd contract float %91, %99\l  %101 = or i32 %63, 4\l  %102 = add nuw i32 %101, %11\l  %103 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ9dev_conv1PfS_iPKfiE5block, i32 0, i32 %102\l  %104 = load float, float addrspace(3)* %103, align 4, !tbaa !5\l  %105 = zext i32 %101 to i64\l  %106 = getelementptr inbounds float, float addrspace(1)* %3, i64 %105\l  %107 = load float, float addrspace(1)* %106, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %108 = fmul contract float %104, %107\l  %109 = fadd contract float %100, %108\l  %110 = or i32 %63, 5\l  %111 = add nuw i32 %110, %11\l  %112 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ9dev_conv1PfS_iPKfiE5block, i32 0, i32 %111\l  %113 = load float, float addrspace(3)* %112, align 4, !tbaa !5\l  %114 = zext i32 %110 to i64\l  %115 = getelementptr inbounds float, float addrspace(1)* %3, i64 %114\l  %116 = load float, float addrspace(1)* %115, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %117 = fmul contract float %113, %116\l  %118 = fadd contract float %109, %117\l  %119 = or i32 %63, 6\l  %120 = add nuw i32 %119, %11\l  %121 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ9dev_conv1PfS_iPKfiE5block, i32 0, i32 %120\l  %122 = load float, float addrspace(3)* %121, align 4, !tbaa !5\l  %123 = zext i32 %119 to i64\l  %124 = getelementptr inbounds float, float addrspace(1)* %3, i64 %123\l  %125 = load float, float addrspace(1)* %124, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %126 = fmul contract float %122, %125\l  %127 = fadd contract float %118, %126\l  %128 = or i32 %63, 7\l  %129 = add nuw i32 %128, %11\l  %130 = getelementptr inbounds [256 x float], [256 x float] addrspace(3)*\l... @_ZZ9dev_conv1PfS_iPKfiE5block, i32 0, i32 %129\l  %131 = load float, float addrspace(3)* %130, align 4, !tbaa !5\l  %132 = zext i32 %128 to i64\l  %133 = getelementptr inbounds float, float addrspace(1)* %3, i64 %132\l  %134 = load float, float addrspace(1)* %133, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %135 = fmul contract float %131, %134\l  %136 = fadd contract float %127, %135\l  %137 = add nuw nsw i32 %63, 8\l  %138 = add i32 %65, 8\l  %139 = icmp eq i32 %138, %37\l  br i1 %139, label %38, label %62, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x5652760:s0 -> Node0x5652510;
	Node0x5652760:s1 -> Node0x5652760;
	Node0x5651f60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%140:\l140:                                              \l  ret void\l}"];
}
