{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1571104986091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1571104986093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 21:03:05 2019 " "Processing started: Mon Oct 14 21:03:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1571104986093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1571104986093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1571104986094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1571104986969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triStateBuffer-Behavioral " "Found design unit 1: triStateBuffer-Behavioral" {  } { { "triStateBuffer.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/triStateBuffer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988636 ""} { "Info" "ISGN_ENTITY_NAME" "1 triStateBuffer " "Found entity 1: triStateBuffer" {  } { { "triStateBuffer.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/triStateBuffer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbitdregisiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tenbitdregisiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tenBitDRegister-Behavioral " "Found design unit 1: tenBitDRegister-Behavioral" {  } { { "tenBitDRegisiter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/tenBitDRegisiter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988644 ""} { "Info" "ISGN_ENTITY_NAME" "1 tenBitDRegister " "Found entity 1: tenBitDRegister" {  } { { "tenBitDRegisiter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/tenBitDRegisiter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ringCounter-Behavioral " "Found design unit 1: ringCounter-Behavioral" {  } { { "ringCounter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ringCounter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988655 ""} { "Info" "ISGN_ENTITY_NAME" "1 ringCounter " "Found entity 1: ringCounter" {  } { { "ringCounter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ringCounter.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramMUX-Behavioral " "Found design unit 1: ramMUX-Behavioral" {  } { { "ramMUX.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramMUX.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988661 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramMUX " "Found entity 1: ramMUX" {  } { { "ramMUX.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramMUX.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramModule-Behavioral " "Found design unit 1: ramModule-Behavioral" {  } { { "ramModule.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988671 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramModule " "Found entity 1: ramModule" {  } { { "ramModule.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounter-Behavioral " "Found design unit 1: programCounter-Behavioral" {  } { { "programCounter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/programCounter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988679 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/programCounter.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "precounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file precounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preCounter-Behavioral " "Found design unit 1: preCounter-Behavioral" {  } { { "preCounter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/preCounter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988689 ""} { "Info" "ISGN_ENTITY_NAME" "1 preCounter " "Found entity 1: preCounter" {  } { { "preCounter.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/preCounter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outputmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputMUX-Behavioral " "Found design unit 1: outputMUX-Behavioral" {  } { { "outputMUX.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/outputMUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988696 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputMUX " "Found entity 1: outputMUX" {  } { { "outputMUX.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/outputMUX.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitdregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitdregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitDRegister-Structural " "Found design unit 1: oneBitDRegister-Structural" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988705 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitDRegister " "Found entity 1: oneBitDRegister" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inputMUX-Behavioral " "Found design unit 1: inputMUX-Behavioral" {  } { { "MUX2to1.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/MUX2to1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988712 ""} { "Info" "ISGN_ENTITY_NAME" "1 inputMUX " "Found entity 1: inputMUX" {  } { { "MUX2to1.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/MUX2to1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jkflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JKFlipFlop-Behavioral " "Found design unit 1: JKFlipFlop-Behavioral" {  } { { "JKFlipFlop.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/JKFlipFlop.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988720 ""} { "Info" "ISGN_ENTITY_NAME" "1 JKFlipFlop " "Found entity 1: JKFlipFlop" {  } { { "JKFlipFlop.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/JKFlipFlop.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourdigitdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourdigitdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourDigitDriver-Behavioral " "Found design unit 1: fourDigitDriver-Behavioral" {  } { { "fourDigitDriver.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDriver.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988726 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourDigitDriver " "Found entity 1: fourDigitDriver" {  } { { "fourDigitDriver.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDriver.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourdigitdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourdigitdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourDigitDisplay-Behavioral " "Found design unit 1: fourDigitDisplay-Behavioral" {  } { { "fourDigitDisplay.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDisplay.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988735 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourDigitDisplay " "Found entity 1: fourDigitDisplay" {  } { { "fourDigitDisplay.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDisplay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitdregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitdregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBitDRegister-Behavioral " "Found design unit 1: fiveBitDRegister-Behavioral" {  } { { "fiveBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fiveBitDRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988743 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBitDRegister " "Found entity 1: fiveBitDRegister" {  } { { "fiveBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fiveBitDRegister.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComputer-Behavioral " "Found design unit 1: eightBitComputer-Behavioral" {  } { { "eightBitComputer.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/eightBitComputer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988751 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComputer " "Found entity 1: eightBitComputer" {  } { { "eightBitComputer.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/eightBitComputer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavioral " "Found design unit 1: decoder-Behavioral" {  } { { "decoder.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988758 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlROM-Behavioral " "Found design unit 1: controlROM-Behavioral" {  } { { "conROM.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988766 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlROM " "Found entity 1: controlROM" {  } { { "conROM.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conROM.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionaljmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conditionaljmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conditionalJmp-Behavioral " "Found design unit 1: conditionalJmp-Behavioral" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988773 ""} { "Info" "ISGN_ENTITY_NAME" "1 conditionalJmp " "Found entity 1: conditionalJmp" {  } { { "conditionalJmp.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conditionalJmp.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDivider-Behavioral " "Found design unit 1: clockDivider-Behavioral" {  } { { "clock.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/clock.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988780 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clock.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/clock.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binToBCD-Behavioral " "Found design unit 1: binToBCD-Behavioral" {  } { { "binToBCD.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/binToBCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988788 ""} { "Info" "ISGN_ENTITY_NAME" "1 binToBCD " "Found entity 1: binToBCD" {  } { { "binToBCD.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/binToBCD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988794 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addrrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressROM-Behavioral " "Found design unit 1: addressROM-Behavioral" {  } { { "addrROM.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/addrROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988802 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressROM " "Found entity 1: addressROM" {  } { { "addrROM.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/addrROM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica2-Behavioral " "Found design unit 1: Practica2-Behavioral" {  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1571104988811 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica2 " "Found entity 1: Practica2" {  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104988811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104988811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica2 " "Elaborating entity \"Practica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1571104988936 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sJumpAddress Practica2.vhd(115) " "VHDL Signal Declaration warning at Practica2.vhd(115): used implicit default value for signal \"sJumpAddress\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1571104988941 "|Practica2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sGreaterThan Practica2.vhd(117) " "Verilog HDL or VHDL warning at Practica2.vhd(117): object \"sGreaterThan\" assigned a value but never read" {  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1571104988941 "|Practica2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sEqualTo Practica2.vhd(117) " "Verilog HDL or VHDL warning at Practica2.vhd(117): object \"sEqualTo\" assigned a value but never read" {  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1571104988942 "|Practica2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sLessThan Practica2.vhd(117) " "Verilog HDL or VHDL warning at Practica2.vhd(117): object \"sLessThan\" assigned a value but never read" {  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1571104988942 "|Practica2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sAddressEnable Practica2.vhd(117) " "VHDL Signal Declaration warning at Practica2.vhd(117): used implicit default value for signal \"sAddressEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1571104988942 "|Practica2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramMUX ramMUX:rMux " "Elaborating entity \"ramMUX\" for hierarchy \"ramMUX:rMux\"" {  } { { "Practica2.vhd" "rMux" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104988990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:progCnt " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:progCnt\"" {  } { { "Practica2.vhd" "progCnt" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104988994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKFlipFlop programCounter:progCnt\|JKFlipFlop:flipflop " "Elaborating entity \"JKFlipFlop\" for hierarchy \"programCounter:progCnt\|JKFlipFlop:flipflop\"" {  } { { "programCounter.vhd" "flipflop" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/programCounter.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104988998 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set JKFlipFlop.vhd(58) " "VHDL Process Statement warning at JKFlipFlop.vhd(58): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "JKFlipFlop.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/JKFlipFlop.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104989000 "|Practica2|programCounter:progCnt|JKFlipFlop:flipflop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setInput JKFlipFlop.vhd(59) " "VHDL Process Statement warning at JKFlipFlop.vhd(59): signal \"setInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "JKFlipFlop.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/JKFlipFlop.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104989000 "|Practica2|programCounter:progCnt|JKFlipFlop:flipflop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triStateBuffer programCounter:progCnt\|triStateBuffer:buffer1 " "Elaborating entity \"triStateBuffer\" for hierarchy \"programCounter:progCnt\|triStateBuffer:buffer1\"" {  } { { "programCounter.vhd" "buffer1" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/programCounter.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputMUX outputMUX:oMux " "Elaborating entity \"outputMUX\" for hierarchy \"outputMUX:oMux\"" {  } { { "Practica2.vhd" "oMux" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToBCD binToBCD:bcd " "Elaborating entity \"binToBCD\" for hierarchy \"binToBCD:bcd\"" {  } { { "Practica2.vhd" "bcd" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourDigitDisplay fourDigitDisplay:fourDigDis " "Elaborating entity \"fourDigitDisplay\" for hierarchy \"fourDigitDisplay:fourDigDis\"" {  } { { "Practica2.vhd" "fourDigDis" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989026 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number fourDigitDisplay.vhd(37) " "VHDL Process Statement warning at fourDigitDisplay.vhd(37): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fourDigitDisplay.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDisplay.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104989028 "|Practica2|fourDigitDisplay:fourDigDis"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourDigitDriver fourDigitDisplay:fourDigDis\|fourDigitDriver:driver " "Elaborating entity \"fourDigitDriver\" for hierarchy \"fourDigitDisplay:fourDigDis\|fourDigitDriver:driver\"" {  } { { "fourDigitDisplay.vhd" "driver" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDisplay.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder fourDigitDisplay:fourDigDis\|decoder:decode " "Elaborating entity \"decoder\" for hierarchy \"fourDigitDisplay:fourDigDis\|decoder:decode\"" {  } { { "fourDigitDisplay.vhd" "decode" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDisplay.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:clock1 " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:clock1\"" {  } { { "Practica2.vhd" "clock1" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989049 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sStop clock.vhd(48) " "VHDL Process Statement warning at clock.vhd(48): signal \"sStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/clock.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104989051 "|Practica2|clockDivider:clock1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sOutputClk clock.vhd(48) " "VHDL Process Statement warning at clock.vhd(48): signal \"sOutputClk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/clock.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104989051 "|Practica2|clockDivider:clock1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitDRegister fiveBitDRegister:marLatch " "Elaborating entity \"fiveBitDRegister\" for hierarchy \"fiveBitDRegister:marLatch\"" {  } { { "Practica2.vhd" "marLatch" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitDRegister fiveBitDRegister:marLatch\|oneBitDRegister:bit0 " "Elaborating entity \"oneBitDRegister\" for hierarchy \"fiveBitDRegister:marLatch\|oneBitDRegister:bit0\"" {  } { { "fiveBitDRegister.vhd" "bit0" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fiveBitDRegister.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989062 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sQ oneBitDRegister.vhd(34) " "VHDL Process Statement warning at oneBitDRegister.vhd(34): signal \"sQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104989063 "|Practica2|fiveBitDRegister:marLatch|oneBitDRegister:bit0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputMUX inputMUX:inpMux " "Elaborating entity \"inputMUX\" for hierarchy \"inputMUX:inpMux\"" {  } { { "Practica2.vhd" "inpMux" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramModule ramModule:RAM " "Elaborating entity \"ramModule\" for hierarchy \"ramModule:RAM\"" {  } { { "Practica2.vhd" "RAM" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989080 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readWrite ramModule.vhd(42) " "VHDL Process Statement warning at ramModule.vhd(42): signal \"readWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ramModule.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104989083 "|Practica2|ramModule:RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory ramModule.vhd(43) " "VHDL Process Statement warning at ramModule.vhd(43): signal \"Memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ramModule.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104989083 "|Practica2|ramModule:RAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputAddress ramModule.vhd(43) " "VHDL Process Statement warning at ramModule.vhd(43): signal \"inputAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ramModule.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104989083 "|Practica2|ramModule:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressROM addressROM:aRom " "Elaborating entity \"addressROM\" for hierarchy \"addressROM:aRom\"" {  } { { "Practica2.vhd" "aRom" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringCounter ringCounter:ringCnt " "Elaborating entity \"ringCounter\" for hierarchy \"ringCounter:ringCnt\"" {  } { { "Practica2.vhd" "ringCnt" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preCounter preCounter:preCnt " "Elaborating entity \"preCounter\" for hierarchy \"preCounter:preCnt\"" {  } { { "Practica2.vhd" "preCnt" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlROM controlROM:cRom " "Elaborating entity \"controlROM\" for hierarchy \"controlROM:cRom\"" {  } { { "Practica2.vhd" "cRom" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989127 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sControlWord conROM.vhd(71) " "VHDL Process Statement warning at conROM.vhd(71): signal \"sControlWord\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conROM.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/conROM.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1571104989129 "|Practica2|controlROM:cRom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tenBitDRegister tenBitDRegister:aReg " "Elaborating entity \"tenBitDRegister\" for hierarchy \"tenBitDRegister:aReg\"" {  } { { "Practica2.vhd" "aReg" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:arithlogic " "Elaborating entity \"ALU\" for hierarchy \"ALU:arithlogic\"" {  } { { "Practica2.vhd" "arithlogic" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1571104989192 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU.vhd(26) " "Verilog HDL or VHDL warning at ALU.vhd(26): conditional expression evaluates to a constant" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 26 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1571104989195 "|Practica2|ALU:arithlogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "equalTo ALU.vhd(22) " "VHDL Process Statement warning at ALU.vhd(22): inferring latch(es) for signal or variable \"equalTo\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571104989195 "|Practica2|ALU:arithlogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "greaterThan ALU.vhd(22) " "VHDL Process Statement warning at ALU.vhd(22): inferring latch(es) for signal or variable \"greaterThan\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571104989195 "|Practica2|ALU:arithlogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lessThan ALU.vhd(22) " "VHDL Process Statement warning at ALU.vhd(22): inferring latch(es) for signal or variable \"lessThan\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1571104989196 "|Practica2|ALU:arithlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lessThan ALU.vhd(22) " "Inferred latch for \"lessThan\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571104989196 "|Practica2|ALU:arithlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greaterThan ALU.vhd(22) " "Inferred latch for \"greaterThan\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571104989196 "|Practica2|ALU:arithlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equalTo ALU.vhd(22) " "Inferred latch for \"equalTo\" at ALU.vhd(22)" {  } { { "ALU.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ALU.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1571104989196 "|Practica2|ALU:arithlogic"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:oReg\|oneBitDRegister:bit9\|Q " "Converted tri-state buffer \"tenBitDRegister:oReg\|oneBitDRegister:bit9\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:oReg\|oneBitDRegister:bit8\|Q " "Converted tri-state buffer \"tenBitDRegister:oReg\|oneBitDRegister:bit8\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:oReg\|oneBitDRegister:bit7\|Q " "Converted tri-state buffer \"tenBitDRegister:oReg\|oneBitDRegister:bit7\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:oReg\|oneBitDRegister:bit6\|Q " "Converted tri-state buffer \"tenBitDRegister:oReg\|oneBitDRegister:bit6\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:oReg\|oneBitDRegister:bit5\|Q " "Converted tri-state buffer \"tenBitDRegister:oReg\|oneBitDRegister:bit5\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:oReg\|oneBitDRegister:bit4\|Q " "Converted tri-state buffer \"tenBitDRegister:oReg\|oneBitDRegister:bit4\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:oReg\|oneBitDRegister:bit3\|Q " "Converted tri-state buffer \"tenBitDRegister:oReg\|oneBitDRegister:bit3\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:oReg\|oneBitDRegister:bit2\|Q " "Converted tri-state buffer \"tenBitDRegister:oReg\|oneBitDRegister:bit2\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:oReg\|oneBitDRegister:bit1\|Q " "Converted tri-state buffer \"tenBitDRegister:oReg\|oneBitDRegister:bit1\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:oReg\|oneBitDRegister:bit0\|Q " "Converted tri-state buffer \"tenBitDRegister:oReg\|oneBitDRegister:bit0\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:bReg\|oneBitDRegister:bit9\|Q " "Converted tri-state buffer \"tenBitDRegister:bReg\|oneBitDRegister:bit9\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:bReg\|oneBitDRegister:bit8\|Q " "Converted tri-state buffer \"tenBitDRegister:bReg\|oneBitDRegister:bit8\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:bReg\|oneBitDRegister:bit7\|Q " "Converted tri-state buffer \"tenBitDRegister:bReg\|oneBitDRegister:bit7\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:bReg\|oneBitDRegister:bit6\|Q " "Converted tri-state buffer \"tenBitDRegister:bReg\|oneBitDRegister:bit6\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:bReg\|oneBitDRegister:bit5\|Q " "Converted tri-state buffer \"tenBitDRegister:bReg\|oneBitDRegister:bit5\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:bReg\|oneBitDRegister:bit4\|Q " "Converted tri-state buffer \"tenBitDRegister:bReg\|oneBitDRegister:bit4\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:bReg\|oneBitDRegister:bit3\|Q " "Converted tri-state buffer \"tenBitDRegister:bReg\|oneBitDRegister:bit3\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:bReg\|oneBitDRegister:bit2\|Q " "Converted tri-state buffer \"tenBitDRegister:bReg\|oneBitDRegister:bit2\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:bReg\|oneBitDRegister:bit1\|Q " "Converted tri-state buffer \"tenBitDRegister:bReg\|oneBitDRegister:bit1\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tenBitDRegister:bReg\|oneBitDRegister:bit0\|Q " "Converted tri-state buffer \"tenBitDRegister:bReg\|oneBitDRegister:bit0\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fiveBitDRegister:conReg\|oneBitDRegister:bit4\|Q " "Converted tri-state buffer \"fiveBitDRegister:conReg\|oneBitDRegister:bit4\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fiveBitDRegister:conReg\|oneBitDRegister:bit3\|Q " "Converted tri-state buffer \"fiveBitDRegister:conReg\|oneBitDRegister:bit3\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fiveBitDRegister:conReg\|oneBitDRegister:bit2\|Q " "Converted tri-state buffer \"fiveBitDRegister:conReg\|oneBitDRegister:bit2\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fiveBitDRegister:conReg\|oneBitDRegister:bit1\|Q " "Converted tri-state buffer \"fiveBitDRegister:conReg\|oneBitDRegister:bit1\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fiveBitDRegister:conReg\|oneBitDRegister:bit0\|Q " "Converted tri-state buffer \"fiveBitDRegister:conReg\|oneBitDRegister:bit0\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fiveBitDRegister:marLatch\|oneBitDRegister:bit4\|Q " "Converted tri-state buffer \"fiveBitDRegister:marLatch\|oneBitDRegister:bit4\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fiveBitDRegister:marLatch\|oneBitDRegister:bit3\|Q " "Converted tri-state buffer \"fiveBitDRegister:marLatch\|oneBitDRegister:bit3\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fiveBitDRegister:marLatch\|oneBitDRegister:bit2\|Q " "Converted tri-state buffer \"fiveBitDRegister:marLatch\|oneBitDRegister:bit2\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fiveBitDRegister:marLatch\|oneBitDRegister:bit1\|Q " "Converted tri-state buffer \"fiveBitDRegister:marLatch\|oneBitDRegister:bit1\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fiveBitDRegister:marLatch\|oneBitDRegister:bit0\|Q " "Converted tri-state buffer \"fiveBitDRegister:marLatch\|oneBitDRegister:bit0\|Q\" feeding internal logic into a wire" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1571104989817 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1571104989817 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ramModule:RAM\|Memory_rtl_0 " "Inferred dual-clock RAM node \"ramModule:RAM\|Memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1571104990032 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ramModule:RAM\|Memory " "RAM logic \"ramModule:RAM\|Memory\" is uninferred due to asynchronous read logic" {  } { { "ramModule.vhd" "Memory" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1571104990034 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1571104990034 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ramModule:RAM\|Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ramModule:RAM\|Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1571104991043 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1571104991043 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1571104991043 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1571104991043 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1571104991043 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1571104991043 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1571104991043 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1571104991043 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1571104991043 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1571104991043 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1571104991043 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1571104991043 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1571104991043 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1571104991043 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1571104991043 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1571104991043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramModule:RAM\|altsyncram:Memory_rtl_0 " "Elaborated megafunction instantiation \"ramModule:RAM\|altsyncram:Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1571104994842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramModule:RAM\|altsyncram:Memory_rtl_0 " "Instantiated megafunction \"ramModule:RAM\|altsyncram:Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1571104994843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1571104994843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1571104994843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1571104994843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1571104994843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1571104994843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1571104994843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1571104994843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1571104994843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1571104994843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1571104994843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1571104994843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1571104994843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1571104994843 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1571104994843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sod1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sod1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sod1 " "Found entity 1: altsyncram_sod1" {  } { { "db/altsyncram_sod1.tdf" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/db/altsyncram_sod1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1571104995030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1571104995030 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tenBitDRegister:aReg\|oneBitDRegister:bit3\|Q tenBitDRegister:oReg\|oneBitDRegister:bit3\|sQ " "Converted the fan-out from the tri-state buffer \"tenBitDRegister:aReg\|oneBitDRegister:bit3\|Q\" to the node \"tenBitDRegister:oReg\|oneBitDRegister:bit3\|sQ\" into an OR gate" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tenBitDRegister:aReg\|oneBitDRegister:bit2\|Q tenBitDRegister:oReg\|oneBitDRegister:bit2\|sQ " "Converted the fan-out from the tri-state buffer \"tenBitDRegister:aReg\|oneBitDRegister:bit2\|Q\" to the node \"tenBitDRegister:oReg\|oneBitDRegister:bit2\|sQ\" into an OR gate" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tenBitDRegister:aReg\|oneBitDRegister:bit1\|Q tenBitDRegister:oReg\|oneBitDRegister:bit1\|sQ " "Converted the fan-out from the tri-state buffer \"tenBitDRegister:aReg\|oneBitDRegister:bit1\|Q\" to the node \"tenBitDRegister:oReg\|oneBitDRegister:bit1\|sQ\" into an OR gate" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tenBitDRegister:aReg\|oneBitDRegister:bit0\|Q tenBitDRegister:oReg\|oneBitDRegister:bit0\|sQ " "Converted the fan-out from the tri-state buffer \"tenBitDRegister:aReg\|oneBitDRegister:bit0\|Q\" to the node \"tenBitDRegister:oReg\|oneBitDRegister:bit0\|sQ\" into an OR gate" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tenBitDRegister:aReg\|oneBitDRegister:bit4\|Q tenBitDRegister:oReg\|oneBitDRegister:bit4\|sQ " "Converted the fan-out from the tri-state buffer \"tenBitDRegister:aReg\|oneBitDRegister:bit4\|Q\" to the node \"tenBitDRegister:oReg\|oneBitDRegister:bit4\|sQ\" into an OR gate" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tenBitDRegister:aReg\|oneBitDRegister:bit5\|Q tenBitDRegister:oReg\|oneBitDRegister:bit5\|sQ " "Converted the fan-out from the tri-state buffer \"tenBitDRegister:aReg\|oneBitDRegister:bit5\|Q\" to the node \"tenBitDRegister:oReg\|oneBitDRegister:bit5\|sQ\" into an OR gate" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tenBitDRegister:aReg\|oneBitDRegister:bit6\|Q tenBitDRegister:oReg\|oneBitDRegister:bit6\|sQ " "Converted the fan-out from the tri-state buffer \"tenBitDRegister:aReg\|oneBitDRegister:bit6\|Q\" to the node \"tenBitDRegister:oReg\|oneBitDRegister:bit6\|sQ\" into an OR gate" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tenBitDRegister:aReg\|oneBitDRegister:bit7\|Q tenBitDRegister:oReg\|oneBitDRegister:bit7\|sQ " "Converted the fan-out from the tri-state buffer \"tenBitDRegister:aReg\|oneBitDRegister:bit7\|Q\" to the node \"tenBitDRegister:oReg\|oneBitDRegister:bit7\|sQ\" into an OR gate" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tenBitDRegister:aReg\|oneBitDRegister:bit8\|Q tenBitDRegister:oReg\|oneBitDRegister:bit8\|sQ " "Converted the fan-out from the tri-state buffer \"tenBitDRegister:aReg\|oneBitDRegister:bit8\|Q\" to the node \"tenBitDRegister:oReg\|oneBitDRegister:bit8\|sQ\" into an OR gate" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995728 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tenBitDRegister:aReg\|oneBitDRegister:bit9\|Q tenBitDRegister:oReg\|oneBitDRegister:bit9\|sQ " "Converted the fan-out from the tri-state buffer \"tenBitDRegister:aReg\|oneBitDRegister:bit9\|Q\" to the node \"tenBitDRegister:oReg\|oneBitDRegister:bit9\|sQ\" into an OR gate" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995728 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1571104995728 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "programCounter:progCnt\|triStateBuffer:buffer1\|Dout\[0\] tenBitDRegister:bReg\|oneBitDRegister:bit0\|sQ " "Converted the fan-out from the tri-state buffer \"programCounter:progCnt\|triStateBuffer:buffer1\|Dout\[0\]\" to the node \"tenBitDRegister:bReg\|oneBitDRegister:bit0\|sQ\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "programCounter:progCnt\|triStateBuffer:buffer1\|Dout\[1\] tenBitDRegister:bReg\|oneBitDRegister:bit1\|sQ " "Converted the fan-out from the tri-state buffer \"programCounter:progCnt\|triStateBuffer:buffer1\|Dout\[1\]\" to the node \"tenBitDRegister:bReg\|oneBitDRegister:bit1\|sQ\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "programCounter:progCnt\|triStateBuffer:buffer1\|Dout\[2\] tenBitDRegister:bReg\|oneBitDRegister:bit2\|sQ " "Converted the fan-out from the tri-state buffer \"programCounter:progCnt\|triStateBuffer:buffer1\|Dout\[2\]\" to the node \"tenBitDRegister:bReg\|oneBitDRegister:bit2\|sQ\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "programCounter:progCnt\|triStateBuffer:buffer1\|Dout\[3\] tenBitDRegister:bReg\|oneBitDRegister:bit3\|sQ " "Converted the fan-out from the tri-state buffer \"programCounter:progCnt\|triStateBuffer:buffer1\|Dout\[3\]\" to the node \"tenBitDRegister:bReg\|oneBitDRegister:bit3\|sQ\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "programCounter:progCnt\|triStateBuffer:buffer1\|Dout\[4\] tenBitDRegister:bReg\|oneBitDRegister:bit4\|sQ " "Converted the fan-out from the tri-state buffer \"programCounter:progCnt\|triStateBuffer:buffer1\|Dout\[4\]\" to the node \"tenBitDRegister:bReg\|oneBitDRegister:bit4\|sQ\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ramModule:RAM\|outputDataToBus\[5\] tenBitDRegister:bReg\|oneBitDRegister:bit5\|sQ " "Converted the fan-out from the tri-state buffer \"ramModule:RAM\|outputDataToBus\[5\]\" to the node \"tenBitDRegister:bReg\|oneBitDRegister:bit5\|sQ\" into an OR gate" {  } { { "ramModule.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ramModule:RAM\|outputDataToBus\[6\] tenBitDRegister:bReg\|oneBitDRegister:bit6\|sQ " "Converted the fan-out from the tri-state buffer \"ramModule:RAM\|outputDataToBus\[6\]\" to the node \"tenBitDRegister:bReg\|oneBitDRegister:bit6\|sQ\" into an OR gate" {  } { { "ramModule.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ramModule:RAM\|outputDataToBus\[7\] tenBitDRegister:bReg\|oneBitDRegister:bit7\|sQ " "Converted the fan-out from the tri-state buffer \"ramModule:RAM\|outputDataToBus\[7\]\" to the node \"tenBitDRegister:bReg\|oneBitDRegister:bit7\|sQ\" into an OR gate" {  } { { "ramModule.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ramModule:RAM\|outputDataToBus\[8\] tenBitDRegister:bReg\|oneBitDRegister:bit8\|sQ " "Converted the fan-out from the tri-state buffer \"ramModule:RAM\|outputDataToBus\[8\]\" to the node \"tenBitDRegister:bReg\|oneBitDRegister:bit8\|sQ\" into an OR gate" {  } { { "ramModule.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ramModule:RAM\|outputDataToBus\[9\] tenBitDRegister:bReg\|oneBitDRegister:bit9\|sQ " "Converted the fan-out from the tri-state buffer \"ramModule:RAM\|outputDataToBus\[9\]\" to the node \"tenBitDRegister:bReg\|oneBitDRegister:bit9\|sQ\" into an OR gate" {  } { { "ramModule.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/ramModule.vhd" 18 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1 1571104995744 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1571104995744 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "enableOut\[3\] VCC " "Pin \"enableOut\[3\]\" is stuck at VCC" {  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1571104997258 "|Practica2|enableOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputData\[7\] VCC " "Pin \"outputData\[7\]\" is stuck at VCC" {  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1571104997258 "|Practica2|outputData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOutput\[10\] GND " "Pin \"ledOutput\[10\]\" is stuck at GND" {  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1571104997258 "|Practica2|ledOutput[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1571104997258 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1571104997447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1571104999057 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1571104999057 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "defaultProgram " "No output dependent on input pin \"defaultProgram\"" {  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1571104999274 "|Practica2|defaultProgram"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clearProgram " "No output dependent on input pin \"clearProgram\"" {  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1571104999274 "|Practica2|clearProgram"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1571104999274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1135 " "Implemented 1135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1571104999276 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1571104999276 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1076 " "Implemented 1076 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1571104999276 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1571104999276 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1571104999276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1571104999354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 21:03:19 2019 " "Processing ended: Mon Oct 14 21:03:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1571104999354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1571104999354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1571104999354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1571104999354 ""}
