// Seed: 873330216
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output wand id_6,
    output uwire id_7,
    output supply0 id_8,
    input tri0 id_9,
    output wor id_10,
    output wor id_11,
    input supply0 module_0
    , id_20,
    output wand id_13,
    output wand id_14,
    input tri0 id_15,
    input tri0 id_16,
    input wand id_17,
    input supply0 id_18
);
  wire id_21;
  wire id_22;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wire id_6,
    input wor id_7,
    output wire id_8,
    input tri0 id_9,
    input supply0 id_10,
    output tri1 id_11,
    input wand id_12,
    input uwire id_13,
    input tri0 id_14
    , id_16
);
  module_0 modCall_1 (
      id_6,
      id_10,
      id_0,
      id_3,
      id_5,
      id_2,
      id_11,
      id_0,
      id_0,
      id_14,
      id_3,
      id_8,
      id_6,
      id_11,
      id_1,
      id_14,
      id_12,
      id_6,
      id_13
  );
  assign modCall_1.type_8 = 0;
  assign id_8 = 1;
  assign id_8 = (1'd0) + id_7 + id_5 - 1 ? !{id_9{id_9 == id_9}} : id_13;
endmodule
