set a(0-802) {NAME comp.m_output.putByte#6:if:asn(comp.m_output.putByte#6:slc.svs) TYPE ASSIGN PAR 0-801 XREFS 2895 LOC {0 0.999999988 4 0.8214688592858754 4 0.8214688592858754 5 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2248 {}}} CYCLES {}}
set a(0-803) {NAME comp.m_output.putByte#4:if:asn(comp.m_output.putByte#4:slc.svs) TYPE ASSIGN PAR 0-801 XREFS 2896 LOC {0 0.999999988 4 0.8214688592858754 4 0.8214688592858754 5 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2124 {}}} CYCLES {}}
set a(0-804) {NAME ModelA::getChar:for:if:p.count:asn(ModelA::getChar:for:if:p.count.lpi#1) TYPE ASSIGN PAR 0-801 XREFS 2897 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2621 {}} {774 0 0-4382 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-2621 {}} {256 0 0-4382 {}}} CYCLES {}}
set a(0-805) {NAME ModelA::getChar:for:if:p.high:asn(ModelA::getChar:for:if:p.high.lpi#1) TYPE ASSIGN PAR 0-801 XREFS 2898 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2621 {}} {774 0 0-4381 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-2621 {}} {256 0 0-4381 {}}} CYCLES {}}
set a(0-806) {NAME ModelA::getChar:for:if:p.low:asn(ModelA::getChar:for:if:p.low.lpi#1) TYPE ASSIGN PAR 0-801 XREFS 2899 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2621 {}} {774 0 0-4380 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-2621 {}} {256 0 0-4380 {}}} CYCLES {}}
set a(0-807) {NAME comp.m_output.index_range:asn(comp.m_output.index_range.sva#7) TYPE ASSIGN PAR 0-801 XREFS 2900 LOC {0 0.999999988 4 0.9951999879807999 4 0.9951999879807999 5 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2249 {}}} CYCLES {}}
set a(0-808) {NAME comp.m_output.index_range:asn(comp.m_output.index_range.sva#5) TYPE ASSIGN PAR 0-801 XREFS 2901 LOC {0 0.999999988 4 0.9951999879807999 4 0.9951999879807999 5 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2125 {}}} CYCLES {}}
set a(0-809) {LIBRARY mgc_ioport MODULE mgc_bsync_vld(8,0,1) AREA_SCORE 0.00 QUANTITY 1 NAME io_syncw(__start) TYPE {I/O_WRITE CHAN} DELAY {0.00 ns} PAR 0-801 XREFS 2902 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {} SUCCS {{65 1 0-810 {}} {130 0 0-830 {}}} CYCLES {}}
set a(0-810) {LIBRARY mgc_ioport MODULE mgc_in_wire(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME nblevels:io_read(nblevels:rsc.d) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-801 XREFS 2903 LOC {2 0.0 2 0.999999988 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{774 0 0-4375 {}} {65 1 0-809 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-949 {}} {258 0 0-956 {}} {258 0 0-3046 {}} {256 0 0-4375 {}}} CYCLES {}}
set a(0-811) {NAME cmodel.reset:for:asn(cmodel.cumulative_frequency:vinit.ndx) TYPE ASSIGN PAR 0-801 XREFS 2904 LOC {0 0.999999988 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{772 0 0-830 {}}} SUCCS {{258 0 0-830 {}}} CYCLES {}}
set a(0-812) {NAME cmodel.reset:asn(cmodel.m_frozen) TYPE ASSIGN PAR 0-801 XREFS 2905 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-1622 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-1622 {}}} CYCLES {}}
set a(0-813) {NAME trans_ond.Mn_Trans_Ond:asn(trans_ond.Mn_Trans_Ond:hi#7.sg3) TYPE ASSIGN PAR 0-801 XREFS 2906 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-956 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-956 {}}} CYCLES {}}
set a(0-814) {NAME trans_ond.Mn_Trans_Ond:asn(trans_ond.Mn_Trans_Ond:hi#7.sg4) TYPE ASSIGN PAR 0-801 XREFS 2907 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-956 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-956 {}}} CYCLES {}}
set a(0-815) {NAME trans_ond.Mn_Trans_Ond:asn(trans_ond.Mn_Trans_Ond:hi#7.sg2) TYPE ASSIGN PAR 0-801 XREFS 2908 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-956 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-956 {}}} CYCLES {}}
set a(0-816) {NAME trans_ond.Mn_Trans_Ond:asn(trans_ond.Mn_Trans_Ond:hi#7.sg5) TYPE ASSIGN PAR 0-801 XREFS 2909 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-956 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-956 {}}} CYCLES {}}
set a(0-817) {NAME trans_ond.Mn_Trans_Ond:asn(trans_ond.Mn_Trans_Ond:hi#7.sg1) TYPE ASSIGN PAR 0-801 XREFS 2910 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-956 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-956 {}}} CYCLES {}}
set a(0-818) {NAME trans_ond.Mn_Trans_Ond:asn(trans_ond.Mn_Trans_Ond:hi#7.sg6) TYPE ASSIGN PAR 0-801 XREFS 2911 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-956 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-956 {}}} CYCLES {}}
set a(0-819) {NAME trans_ond.Mn_Trans_Ond:asn(trans_ond.Mn_Trans_Ond:hi#7.sg7) TYPE ASSIGN PAR 0-801 XREFS 2912 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-956 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-956 {}}} CYCLES {}}
set a(0-820) {NAME trans_ond.Mn_Trans_Ond:asn(trans_ond.Mn_Trans_Ond:wi#7.sg4) TYPE ASSIGN PAR 0-801 XREFS 2913 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-956 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-956 {}}} CYCLES {}}
set a(0-821) {NAME trans_ond.Mn_Trans_Ond:asn(trans_ond.Mn_Trans_Ond:wi#7.sg3) TYPE ASSIGN PAR 0-801 XREFS 2914 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-956 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-956 {}}} CYCLES {}}
set a(0-822) {NAME trans_ond.Mn_Trans_Ond:asn(trans_ond.Mn_Trans_Ond:wi#7.sg5) TYPE ASSIGN PAR 0-801 XREFS 2915 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-956 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-956 {}}} CYCLES {}}
set a(0-823) {NAME trans_ond.Mn_Trans_Ond:asn(trans_ond.Mn_Trans_Ond:wi#7.sg2) TYPE ASSIGN PAR 0-801 XREFS 2916 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-956 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-956 {}}} CYCLES {}}
set a(0-824) {NAME trans_ond.Mn_Trans_Ond:asn(trans_ond.Mn_Trans_Ond:wi#7.sg6) TYPE ASSIGN PAR 0-801 XREFS 2917 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-956 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-956 {}}} CYCLES {}}
set a(0-825) {NAME trans_ond.Mn_Trans_Ond:asn(trans_ond.Mn_Trans_Ond:wi#7.sg1) TYPE ASSIGN PAR 0-801 XREFS 2918 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-956 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-956 {}}} CYCLES {}}
set a(0-826) {NAME trans_ond.Mn_Trans_Ond:asn(trans_ond.Mn_Trans_Ond:wi#7.sg7) TYPE ASSIGN PAR 0-801 XREFS 2919 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-956 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-956 {}}} CYCLES {}}
set a(0-827) {NAME trans_ond.Mn_Trans_Ond:asn(trans_ond.Mn_Trans_Ond:wi#7.sg8) TYPE ASSIGN PAR 0-801 XREFS 2920 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-956 {}}} SUCCS {{130 0 0-830 {}} {258 0 0-956 {}}} CYCLES {}}
set a(0-828) {NAME copy_x:asn(trans_ond.image_copy:y) TYPE ASSIGN PAR 0-801 XREFS 2921 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-830 {}}} SUCCS {{258 0 0-830 {}}} CYCLES {}}
set a(0-829) {NAME copy_x:asn(exit:copy_x)#1 TYPE ASSIGN PAR 0-801 XREFS 2922 LOC {0 0.999999988 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{772 0 0-830 {}}} SUCCS {{259 0 0-830 {}}} CYCLES {}}
set a(0-831) {NAME copy_x:asn(exit:copy_x.sva#1) TYPE ASSIGN PAR 0-830 XREFS 2923 LOC {0 0.999999988 3 0.9951999879807999 3 0.9951999879807999 3 0.9951999879807999} PREDS {} SUCCS {{258 0 0-918 {}}} CYCLES {}}
set a(0-832) {NAME trans_ond.image_copy:y:asn(trans_ond.image_copy:y#1.sva#1) TYPE ASSIGN PAR 0-830 XREFS 2924 LOC {0 0.999999988 3 0.9513999998056 3 0.9513999998056 3 0.9951999879807999} PREDS {} SUCCS {{258 0 0-942 {}}} CYCLES {}}
set a(0-833) {NAME cmodel.reset:for:asn TYPE ASSIGN PAR 0-830 XREFS 2925 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-834 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-834) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#15 TYPE READSLICE PAR 0-830 XREFS 2926 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-833 {}}} SUCCS {{258 0 0-879 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-835) {NAME cmodel.reset:for:asn#1 TYPE ASSIGN PAR 0-830 XREFS 2927 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-836 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-836) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#13 TYPE READSLICE PAR 0-830 XREFS 2928 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-835 {}}} SUCCS {{258 0 0-840 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-837) {NAME cmodel.reset:for:asn#2 TYPE ASSIGN PAR 0-830 XREFS 2929 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-838 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-838) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#14 TYPE READSLICE PAR 0-830 XREFS 2930 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-837 {}}} SUCCS {{259 0 0-839 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-839) {NAME cmodel.reset:for:not#6 TYPE NOT PAR 0-830 XREFS 2931 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{259 0 0-838 {}}} SUCCS {{259 0 0-840 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-840) {NAME and#6 TYPE AND PAR 0-830 XREFS 2932 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{258 0 0-836 {}} {259 0 0-839 {}}} SUCCS {{258 0 0-879 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-841) {NAME cmodel.reset:for:asn#3 TYPE ASSIGN PAR 0-830 XREFS 2933 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-842 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-842) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#11 TYPE READSLICE PAR 0-830 XREFS 2934 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-841 {}}} SUCCS {{258 0 0-846 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-843) {NAME cmodel.reset:for:asn#4 TYPE ASSIGN PAR 0-830 XREFS 2935 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-844 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-844) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#12 TYPE READSLICE PAR 0-830 XREFS 2936 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-843 {}}} SUCCS {{259 0 0-845 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-845) {NAME cmodel.reset:for:not#5 TYPE NOT PAR 0-830 XREFS 2937 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{259 0 0-844 {}}} SUCCS {{259 0 0-846 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-846) {NAME and#5 TYPE AND PAR 0-830 XREFS 2938 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{258 0 0-842 {}} {259 0 0-845 {}}} SUCCS {{258 0 0-879 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-847) {NAME cmodel.reset:for:asn#5 TYPE ASSIGN PAR 0-830 XREFS 2939 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-848 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-848) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#9 TYPE READSLICE PAR 0-830 XREFS 2940 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-847 {}}} SUCCS {{258 0 0-852 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-849) {NAME cmodel.reset:for:asn#6 TYPE ASSIGN PAR 0-830 XREFS 2941 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-850 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-850) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#10 TYPE READSLICE PAR 0-830 XREFS 2942 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-849 {}}} SUCCS {{259 0 0-851 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-851) {NAME cmodel.reset:for:not#4 TYPE NOT PAR 0-830 XREFS 2943 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{259 0 0-850 {}}} SUCCS {{259 0 0-852 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-852) {NAME and#4 TYPE AND PAR 0-830 XREFS 2944 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{258 0 0-848 {}} {259 0 0-851 {}}} SUCCS {{258 0 0-879 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-853) {NAME cmodel.reset:for:asn#7 TYPE ASSIGN PAR 0-830 XREFS 2945 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-854 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-854) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#7 TYPE READSLICE PAR 0-830 XREFS 2946 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-853 {}}} SUCCS {{258 0 0-858 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-855) {NAME cmodel.reset:for:asn#8 TYPE ASSIGN PAR 0-830 XREFS 2947 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-856 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-856) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#8 TYPE READSLICE PAR 0-830 XREFS 2948 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-855 {}}} SUCCS {{259 0 0-857 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-857) {NAME cmodel.reset:for:not#3 TYPE NOT PAR 0-830 XREFS 2949 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{259 0 0-856 {}}} SUCCS {{259 0 0-858 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-858) {NAME and#3 TYPE AND PAR 0-830 XREFS 2950 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{258 0 0-854 {}} {259 0 0-857 {}}} SUCCS {{258 0 0-879 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-859) {NAME cmodel.reset:for:asn#9 TYPE ASSIGN PAR 0-830 XREFS 2951 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-860 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-860) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#5 TYPE READSLICE PAR 0-830 XREFS 2952 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-859 {}}} SUCCS {{258 0 0-864 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-861) {NAME cmodel.reset:for:asn#10 TYPE ASSIGN PAR 0-830 XREFS 2953 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-862 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-862) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#6 TYPE READSLICE PAR 0-830 XREFS 2954 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-861 {}}} SUCCS {{259 0 0-863 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-863) {NAME cmodel.reset:for:not#2 TYPE NOT PAR 0-830 XREFS 2955 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{259 0 0-862 {}}} SUCCS {{259 0 0-864 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-864) {NAME and#2 TYPE AND PAR 0-830 XREFS 2956 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{258 0 0-860 {}} {259 0 0-863 {}}} SUCCS {{258 0 0-879 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-865) {NAME cmodel.reset:for:asn#11 TYPE ASSIGN PAR 0-830 XREFS 2957 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-866 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-866) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#3 TYPE READSLICE PAR 0-830 XREFS 2958 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-865 {}}} SUCCS {{258 0 0-870 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-867) {NAME cmodel.reset:for:asn#12 TYPE ASSIGN PAR 0-830 XREFS 2959 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-868 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-868) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#4 TYPE READSLICE PAR 0-830 XREFS 2960 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-867 {}}} SUCCS {{259 0 0-869 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-869) {NAME cmodel.reset:for:not#1 TYPE NOT PAR 0-830 XREFS 2961 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{259 0 0-868 {}}} SUCCS {{259 0 0-870 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-870) {NAME and#1 TYPE AND PAR 0-830 XREFS 2962 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{258 0 0-866 {}} {259 0 0-869 {}}} SUCCS {{258 0 0-879 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-871) {NAME cmodel.reset:for:asn#13 TYPE ASSIGN PAR 0-830 XREFS 2963 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-872 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-872) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#1 TYPE READSLICE PAR 0-830 XREFS 2964 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-871 {}}} SUCCS {{258 0 0-876 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-873) {NAME cmodel.reset:for:asn#14 TYPE ASSIGN PAR 0-830 XREFS 2965 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-874 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-874) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#2 TYPE READSLICE PAR 0-830 XREFS 2966 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-873 {}}} SUCCS {{259 0 0-875 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-875) {NAME cmodel.reset:for:not TYPE NOT PAR 0-830 XREFS 2967 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{259 0 0-874 {}}} SUCCS {{259 0 0-876 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-876) {NAME and TYPE AND PAR 0-830 XREFS 2968 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{258 0 0-872 {}} {259 0 0-875 {}}} SUCCS {{258 0 0-879 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-877) {NAME cmodel.reset:for:asn#15 TYPE ASSIGN PAR 0-830 XREFS 2969 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-878 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-878) {NAME slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp) TYPE READSLICE PAR 0-830 XREFS 2970 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{259 0 0-877 {}}} SUCCS {{259 0 0-879 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-879) {NAME cmodel.reset:for:conc TYPE CONCATENATE PAR 0-830 XREFS 2971 LOC {1 0.0 1 0.9003999876015999 1 0.9003999876015999 1 0.9003999876015999} PREDS {{258 0 0-876 {}} {258 0 0-870 {}} {258 0 0-864 {}} {258 0 0-858 {}} {258 0 0-852 {}} {258 0 0-846 {}} {258 0 0-840 {}} {258 0 0-834 {}} {259 0 0-878 {}}} SUCCS {{258 0 0-881 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-880) {NAME cmodel.reset:for:asn#16 TYPE ASSIGN PAR 0-830 XREFS 2972 LOC {0 0.999999988 1 0.9003999876015999 1 0.9003999876015999 1 0.9003999876015999} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-881 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-881) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) AREA_SCORE 0.00 QUANTITY 1 NAME cmodel.reset:for:write_mem(cmodel.cumulative_frequency:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-830 XREFS 2973 LOC {1 1.0 1 1.0 1 1.0 2 0.0029999700119998805 2 0.0029999700119998805} PREDS {{774 0 0-881 {}} {258 0 0-879 {}} {259 0 0-880 {}}} SUCCS {{774 0 0-881 {}} {130 0 0-885 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-882) {NAME cmodel.reset:for:asn#17 TYPE ASSIGN PAR 0-830 XREFS 2974 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-947 {}}} SUCCS {{259 0 0-883 {}} {130 0 0-885 {}} {130 0 0-939 {}} {256 0 0-947 {}}} CYCLES {}}
set a(0-883) {NAME cmodel.reset:for:select#1 TYPE SELECT PAR 0-830 XREFS 2975 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{259 0 0-882 {}}} SUCCS {{131 0 0-884 {}} {130 0 0-885 {}} {146 0 0-909 {}} {146 0 0-910 {}} {146 0 0-911 {}} {146 0 0-912 {}} {146 0 0-913 {}} {146 0 0-914 {}} {146 0 0-915 {}}} CYCLES {}}
set a(0-884) {NAME copy_y:asn(trans_ond.image_copy:x) TYPE ASSIGN PAR 0-830 XREFS 2976 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-885 {}} {131 0 0-883 {}}} SUCCS {{259 0 0-885 {}}} CYCLES {}}
set a(0-886) {NAME copy_y:asn TYPE ASSIGN PAR 0-885 XREFS 2977 LOC {0 0.999999988 1 0.765393747061575 1 0.765393747061575 1 0.765393747061575} PREDS {} SUCCS {{258 0 0-889 {}} {130 0 0-907 {}}} CYCLES {}}
set a(0-887) {NAME trans_ond.image_copy:x:asn TYPE ASSIGN PAR 0-885 XREFS 2978 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.765393747061575} PREDS {{774 0 0-908 {}}} SUCCS {{259 0 0-888 {}} {130 0 0-907 {}} {256 0 0-908 {}}} CYCLES {}}
set a(0-888) {NAME trans_ond.image_copy:x:slc(trans_ond.image_copy:x)#4 TYPE READSLICE PAR 0-885 XREFS 2979 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.765393747061575} PREDS {{259 0 0-887 {}}} SUCCS {{259 0 0-889 {}} {130 0 0-907 {}}} CYCLES {}}
set a(0-889) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME copy_y:acc#7 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-885 XREFS 2980 LOC {1 0.0 1 0.765393747061575 1 0.765393747061575 1 0.8118937172475749 1 0.8118937172475749} PREDS {{258 0 0-886 {}} {259 0 0-888 {}}} SUCCS {{258 0 0-892 {}} {130 0 0-907 {}}} CYCLES {}}
set a(0-890) {NAME copy_y:asn#1 TYPE ASSIGN PAR 0-885 XREFS 2981 LOC {0 0.999999988 1 0.8118937352475749 1 0.8118937352475749 1 0.8118937352475749} PREDS {} SUCCS {{259 0 0-891 {}} {130 0 0-907 {}}} CYCLES {}}
set a(0-891) {NAME copy_y:conc#3 TYPE CONCATENATE PAR 0-885 XREFS 2982 LOC {0 0.999999988 1 0.8118937352475749 1 0.8118937352475749 1 0.8118937352475749} PREDS {{259 0 0-890 {}}} SUCCS {{259 0 0-892 {}} {130 0 0-907 {}}} CYCLES {}}
set a(0-892) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME copy_y:acc#6 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-885 XREFS 2983 LOC {1 0.04649998818599996 1 0.8118937352475749 1 0.8118937352475749 1 0.8601937054407748 1 0.8601937054407748} PREDS {{258 0 0-889 {}} {259 0 0-891 {}}} SUCCS {{258 0 0-895 {}} {258 0 0-899 {}} {130 0 0-907 {}}} CYCLES {}}
set a(0-893) {NAME trans_ond.image_copy:x:asn#1 TYPE ASSIGN PAR 0-885 XREFS 2984 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8601937234407748} PREDS {{774 0 0-908 {}}} SUCCS {{259 0 0-894 {}} {130 0 0-907 {}} {256 0 0-908 {}}} CYCLES {}}
set a(0-894) {NAME trans_ond.image_copy:x:slc(trans_ond.image_copy:x)#2 TYPE READSLICE PAR 0-885 XREFS 2985 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8601937234407748} PREDS {{259 0 0-893 {}}} SUCCS {{259 0 0-895 {}} {130 0 0-907 {}}} CYCLES {}}
set a(0-895) {NAME copy_y:conc#1 TYPE CONCATENATE PAR 0-885 XREFS 2986 LOC {1 0.0947999763791999 1 0.8601937234407748 1 0.8601937234407748 1 0.8601937234407748} PREDS {{258 0 0-892 {}} {259 0 0-894 {}}} SUCCS {{259 0 0-896 {}} {130 0 0-907 {}}} CYCLES {}}
set a(0-896) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y:read_mem(Src:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-885 XREFS 2987 LOC {1 1.0 1 1.0 1 1.0 2 0.07379997029519988 2 0.07379997029519988} PREDS {{259 0 0-895 {}}} SUCCS {{258 0 0-900 {}} {130 0 0-907 {}}} CYCLES {}}
set a(0-897) {NAME trans_ond.image_copy:x:asn#2 TYPE ASSIGN PAR 0-885 XREFS 2988 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.8214688592858754} PREDS {{774 0 0-908 {}}} SUCCS {{259 0 0-898 {}} {130 0 0-907 {}} {256 0 0-908 {}}} CYCLES {}}
set a(0-898) {NAME trans_ond.image_copy:x:slc(trans_ond.image_copy:x)#1 TYPE READSLICE PAR 0-885 XREFS 2989 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.8214688592858754} PREDS {{259 0 0-897 {}}} SUCCS {{259 0 0-899 {}} {130 0 0-907 {}}} CYCLES {}}
set a(0-899) {NAME copy_y:conc TYPE CONCATENATE PAR 0-885 XREFS 2990 LOC {1 0.0947999763791999 2 0.8214688592858754 2 0.8214688592858754 2 0.8214688592858754} PREDS {{258 0 0-892 {}} {259 0 0-898 {}}} SUCCS {{259 0 0-900 {}} {130 0 0-907 {}}} CYCLES {}}
set a(0-900) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y:write_mem(Comp:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-885 XREFS 2991 LOC {2 1.0 2 1.0 2 1.0 3 0.0029999700119998805 3 0.0029999700119998805} PREDS {{774 0 0-900 {}} {258 0 0-896 {}} {259 0 0-899 {}}} SUCCS {{774 0 0-900 {}} {130 0 0-907 {}}} CYCLES {}}
set a(0-901) {NAME copy_y:asn#2 TYPE ASSIGN PAR 0-885 XREFS 2992 LOC {0 0.999999988 1 0.9096999876388 1 0.9096999876388 3 0.9096999876388} PREDS {{774 0 0-908 {}}} SUCCS {{259 0 0-902 {}} {130 0 0-907 {}} {256 0 0-908 {}}} CYCLES {}}
set a(0-902) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 2 NAME copy_y:acc#5 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-885 XREFS 2993 LOC {1 0.0 1 0.9096999876388 1 0.9096999876388 1 0.9570999578283998 3 0.9570999578283998} PREDS {{259 0 0-901 {}}} SUCCS {{259 0 0-903 {}} {130 0 0-907 {}} {258 0 0-908 {}}} CYCLES {}}
set a(0-903) {NAME trans_ond.image_copy:x:slc(trans_ond.image_copy:x)#3 TYPE READSLICE PAR 0-885 XREFS 2994 LOC {1 0.0474000001896 1 0.9570999878283999 1 0.9570999878283999 3 0.9570999878283999} PREDS {{259 0 0-902 {}}} SUCCS {{259 0 0-904 {}} {130 0 0-907 {}}} CYCLES {}}
set a(0-904) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(4,0,3,0,4) AREA_SCORE 4.00 QUANTITY 1 NAME copy_y:acc TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-885 XREFS 2995 LOC {1 0.0474000001896 1 0.9570999878283999 1 0.9570999878283999 1 0.9999999579999997 3 0.9999999579999997} PREDS {{259 0 0-903 {}}} SUCCS {{259 0 0-905 {}} {130 0 0-907 {}}} CYCLES {}}
set a(0-905) {NAME copy_y:slc TYPE READSLICE PAR 0-885 XREFS 2996 LOC {1 0.0903000003612 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{259 0 0-904 {}}} SUCCS {{259 0 0-906 {}} {130 0 0-907 {}}} CYCLES {}}
set a(0-906) {NAME copy_y:not TYPE NOT PAR 0-885 XREFS 2997 LOC {1 0.0903000003612 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{259 0 0-905 {}}} SUCCS {{259 0 0-907 {}}} CYCLES {}}
set a(0-907) {NAME break(copy_y) TYPE TERMINATE PAR 0-885 XREFS 2998 LOC {3 0.003000000012 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-886 {}} {130 0 0-887 {}} {130 0 0-888 {}} {130 0 0-889 {}} {130 0 0-890 {}} {130 0 0-891 {}} {130 0 0-892 {}} {130 0 0-893 {}} {130 0 0-894 {}} {130 0 0-895 {}} {130 0 0-896 {}} {130 0 0-897 {}} {130 0 0-898 {}} {130 0 0-899 {}} {130 0 0-900 {}} {130 0 0-901 {}} {130 0 0-902 {}} {130 0 0-903 {}} {130 0 0-904 {}} {130 0 0-905 {}} {259 0 0-906 {}}} SUCCS {{129 0 0-908 {}}} CYCLES {}}
set a(0-908) {NAME copy_y:asn(trans_ond.image_copy:x#1.sva) TYPE ASSIGN PAR 0-885 XREFS 2999 LOC {3 0.0 3 0.0 3 0.0 3 0.999999988} PREDS {{772 0 0-908 {}} {256 0 0-887 {}} {256 0 0-893 {}} {256 0 0-897 {}} {256 0 0-901 {}} {258 0 0-902 {}} {129 0 0-907 {}}} SUCCS {{774 0 0-887 {}} {774 0 0-893 {}} {774 0 0-897 {}} {774 0 0-901 {}} {772 0 0-908 {}}} CYCLES {}}
set a(0-885) {CHI {0-886 0-887 0-888 0-889 0-890 0-891 0-892 0-893 0-894 0-895 0-896 0-897 0-898 0-899 0-900 0-901 0-902 0-903 0-904 0-905 0-906 0-907 0-908} ITERATIONS 320 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 247680 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 960 TOTAL_CYCLES_IN 247680 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 247680 NAME copy_y TYPE LOOP DELAY {10320041.67 ns} PAR 0-830 XREFS 3000 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0-883 {}} {130 0 0-833 {}} {130 0 0-834 {}} {130 0 0-835 {}} {130 0 0-836 {}} {130 0 0-837 {}} {130 0 0-838 {}} {130 0 0-839 {}} {130 0 0-840 {}} {130 0 0-841 {}} {130 0 0-842 {}} {130 0 0-843 {}} {130 0 0-844 {}} {130 0 0-845 {}} {130 0 0-846 {}} {130 0 0-847 {}} {130 0 0-848 {}} {130 0 0-849 {}} {130 0 0-850 {}} {130 0 0-851 {}} {130 0 0-852 {}} {130 0 0-853 {}} {130 0 0-854 {}} {130 0 0-855 {}} {130 0 0-856 {}} {130 0 0-857 {}} {130 0 0-858 {}} {130 0 0-859 {}} {130 0 0-860 {}} {130 0 0-861 {}} {130 0 0-862 {}} {130 0 0-863 {}} {130 0 0-864 {}} {130 0 0-865 {}} {130 0 0-866 {}} {130 0 0-867 {}} {130 0 0-868 {}} {130 0 0-869 {}} {130 0 0-870 {}} {130 0 0-871 {}} {130 0 0-872 {}} {130 0 0-873 {}} {130 0 0-874 {}} {130 0 0-875 {}} {130 0 0-876 {}} {130 0 0-877 {}} {130 0 0-878 {}} {130 0 0-879 {}} {130 0 0-880 {}} {130 0 0-881 {}} {130 0 0-882 {}} {774 0 0-943 {}} {259 0 0-884 {}}} SUCCS {{772 0 0-884 {}} {131 0 0-909 {}} {130 0 0-910 {}} {130 0 0-911 {}} {130 0 0-912 {}} {130 0 0-913 {}} {130 0 0-914 {}} {130 0 0-915 {}} {130 0 0-916 {}} {130 0 0-917 {}} {130 0 0-918 {}} {130 0 0-919 {}} {130 0 0-920 {}} {130 0 0-921 {}} {130 0 0-922 {}} {130 0 0-923 {}} {130 0 0-924 {}} {130 0 0-925 {}} {130 0 0-926 {}} {130 0 0-927 {}} {130 0 0-928 {}} {130 0 0-929 {}} {130 0 0-930 {}} {130 0 0-931 {}} {130 0 0-932 {}} {130 0 0-933 {}} {130 0 0-934 {}} {130 0 0-935 {}} {130 0 0-936 {}} {130 0 0-937 {}} {130 0 0-938 {}} {130 0 0-939 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-909) {NAME copy_x:asn TYPE ASSIGN PAR 0-830 XREFS 3001 LOC {2 0.999999988 3 0.9049000116196 3 0.9049000116196 3 0.9049000116196} PREDS {{146 0 0-883 {}} {774 0 0-943 {}} {131 0 0-885 {}}} SUCCS {{259 0 0-910 {}} {130 0 0-939 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-910) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME copy_x:acc#1 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-830 XREFS 3002 LOC {3 0.0 3 0.9049000116196 3 0.9049000116196 3 0.9513999818055998 3 0.9513999818055998} PREDS {{146 0 0-883 {}} {130 0 0-885 {}} {259 0 0-909 {}}} SUCCS {{259 0 0-911 {}} {130 0 0-939 {}} {258 0 0-942 {}}} CYCLES {}}
set a(0-911) {NAME trans_ond.image_copy:y:slc(trans_ond.image_copy:y)#1 TYPE READSLICE PAR 0-830 XREFS 3003 LOC {3 0.04649998818599996 3 0.9513999998056 3 0.9513999998056 3 0.9513999998056} PREDS {{146 0 0-883 {}} {130 0 0-885 {}} {259 0 0-910 {}}} SUCCS {{259 0 0-912 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-912) {NAME copy_x:conc TYPE CONCATENATE PAR 0-830 XREFS 3004 LOC {3 0.04649998818599996 3 0.9513999998056 3 0.9513999998056 3 0.9513999998056} PREDS {{146 0 0-883 {}} {130 0 0-885 {}} {259 0 0-911 {}}} SUCCS {{259 0 0-913 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-913) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(5,0,5,0,5) AREA_SCORE 5.00 QUANTITY 1 NAME copy_x:acc TYPE ACCU DELAY {1.46 ns} LIBRARY_DELAY {1.46 ns} PAR 0-830 XREFS 3005 LOC {3 0.04649998818599996 3 0.9513999998056 3 0.9513999998056 3 0.9951999699807998 3 0.9951999699807998} PREDS {{146 0 0-883 {}} {130 0 0-885 {}} {259 0 0-912 {}}} SUCCS {{259 0 0-914 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-914) {NAME copy_x:slc TYPE READSLICE PAR 0-830 XREFS 3006 LOC {3 0.09029997636119991 3 0.9951999879807999 3 0.9951999879807999 3 0.9951999879807999} PREDS {{146 0 0-883 {}} {130 0 0-885 {}} {259 0 0-913 {}}} SUCCS {{259 0 0-915 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-915) {NAME copy_x:not TYPE NOT PAR 0-830 XREFS 3007 LOC {3 0.09029997636119991 3 0.9951999879807999 3 0.9951999879807999 3 0.9951999879807999} PREDS {{146 0 0-883 {}} {130 0 0-885 {}} {259 0 0-914 {}}} SUCCS {{258 0 0-918 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-916) {NAME cmodel.reset:for:asn#18 TYPE ASSIGN PAR 0-830 XREFS 3008 LOC {2 0.999999988 3 0.9951999879807999 3 0.9951999879807999 3 0.9951999879807999} PREDS {{130 0 0-885 {}} {774 0 0-947 {}}} SUCCS {{258 0 0-918 {}} {130 0 0-939 {}} {256 0 0-947 {}}} CYCLES {}}
set a(0-917) {NAME cmodel.reset:for:asn#19 TYPE ASSIGN PAR 0-830 XREFS 3009 LOC {2 0.999999988 3 0.9951999879807999 3 0.9951999879807999 3 0.9951999879807999} PREDS {{130 0 0-885 {}} {774 0 0-947 {}}} SUCCS {{259 0 0-918 {}} {130 0 0-939 {}} {256 0 0-947 {}}} CYCLES {}}
set a(0-918) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME cmodel.reset:for:mux#3 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-830 XREFS 3010 LOC {3 0.09029997636119991 3 0.9951999879807999 3 0.9951999879807999 3 0.9999999579999997 3 0.9999999579999997} PREDS {{130 0 0-885 {}} {258 0 0-831 {}} {258 0 0-915 {}} {258 0 0-916 {}} {259 0 0-917 {}}} SUCCS {{258 0 0-938 {}} {130 0 0-939 {}} {258 0 0-947 {}}} CYCLES {}}
set a(0-919) {NAME cmodel.reset:for:asn#20 TYPE ASSIGN PAR 0-830 XREFS 3011 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {774 0 0-946 {}}} SUCCS {{259 0 0-920 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-920) {NAME cmodel.reset:for:slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp) TYPE READSLICE PAR 0-830 XREFS 3012 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {259 0 0-919 {}}} SUCCS {{258 0 0-937 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-921) {NAME cmodel.reset:for:asn#21 TYPE ASSIGN PAR 0-830 XREFS 3013 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {774 0 0-946 {}}} SUCCS {{259 0 0-922 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-922) {NAME cmodel.reset:for:slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#1 TYPE READSLICE PAR 0-830 XREFS 3014 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {259 0 0-921 {}}} SUCCS {{258 0 0-937 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-923) {NAME cmodel.reset:for:asn#22 TYPE ASSIGN PAR 0-830 XREFS 3015 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {774 0 0-946 {}}} SUCCS {{259 0 0-924 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-924) {NAME cmodel.reset:for:slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#2 TYPE READSLICE PAR 0-830 XREFS 3016 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {259 0 0-923 {}}} SUCCS {{258 0 0-937 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-925) {NAME cmodel.reset:for:asn#23 TYPE ASSIGN PAR 0-830 XREFS 3017 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {774 0 0-946 {}}} SUCCS {{259 0 0-926 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-926) {NAME cmodel.reset:for:slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#3 TYPE READSLICE PAR 0-830 XREFS 3018 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {259 0 0-925 {}}} SUCCS {{258 0 0-937 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-927) {NAME cmodel.reset:for:asn#24 TYPE ASSIGN PAR 0-830 XREFS 3019 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {774 0 0-946 {}}} SUCCS {{259 0 0-928 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-928) {NAME cmodel.reset:for:slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#4 TYPE READSLICE PAR 0-830 XREFS 3020 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {259 0 0-927 {}}} SUCCS {{258 0 0-937 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-929) {NAME cmodel.reset:for:asn#25 TYPE ASSIGN PAR 0-830 XREFS 3021 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {774 0 0-946 {}}} SUCCS {{259 0 0-930 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-930) {NAME cmodel.reset:for:slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#5 TYPE READSLICE PAR 0-830 XREFS 3022 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {259 0 0-929 {}}} SUCCS {{258 0 0-937 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-931) {NAME cmodel.reset:for:asn#26 TYPE ASSIGN PAR 0-830 XREFS 3023 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {774 0 0-946 {}}} SUCCS {{259 0 0-932 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-932) {NAME cmodel.reset:for:slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#6 TYPE READSLICE PAR 0-830 XREFS 3024 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {259 0 0-931 {}}} SUCCS {{258 0 0-937 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-933) {NAME cmodel.reset:for:asn#27 TYPE ASSIGN PAR 0-830 XREFS 3025 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {774 0 0-946 {}}} SUCCS {{259 0 0-934 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-934) {NAME cmodel.reset:for:slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#7 TYPE READSLICE PAR 0-830 XREFS 3026 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {259 0 0-933 {}}} SUCCS {{258 0 0-937 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-935) {NAME cmodel.reset:for:asn#28 TYPE ASSIGN PAR 0-830 XREFS 3027 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {774 0 0-946 {}}} SUCCS {{259 0 0-936 {}} {130 0 0-939 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-936) {NAME cmodel.reset:for:slc(cmodel.reset:for:asn(cmodel.cumulative_frequency).rlp)#8 TYPE READSLICE PAR 0-830 XREFS 3028 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {259 0 0-935 {}}} SUCCS {{259 0 0-937 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-937) {NAME cmodel.reset:for:nor TYPE NOR PAR 0-830 XREFS 3029 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {258 0 0-934 {}} {258 0 0-932 {}} {258 0 0-930 {}} {258 0 0-928 {}} {258 0 0-926 {}} {258 0 0-924 {}} {258 0 0-922 {}} {258 0 0-920 {}} {259 0 0-936 {}}} SUCCS {{259 0 0-938 {}} {130 0 0-939 {}}} CYCLES {}}
set a(0-938) {NAME cmodel.reset:for:and TYPE AND PAR 0-830 XREFS 3030 LOC {3 0.09509997638039991 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-885 {}} {258 0 0-918 {}} {259 0 0-937 {}}} SUCCS {{259 0 0-939 {}}} CYCLES {}}
set a(0-939) {NAME cmodel.reset:for:break(cmodel.cumulative_frequency:vinit) TYPE TERMINATE PAR 0-830 XREFS 3031 LOC {3 0.09509997638039991 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-833 {}} {130 0 0-834 {}} {130 0 0-835 {}} {130 0 0-836 {}} {130 0 0-837 {}} {130 0 0-838 {}} {130 0 0-839 {}} {130 0 0-840 {}} {130 0 0-841 {}} {130 0 0-842 {}} {130 0 0-843 {}} {130 0 0-844 {}} {130 0 0-845 {}} {130 0 0-846 {}} {130 0 0-847 {}} {130 0 0-848 {}} {130 0 0-849 {}} {130 0 0-850 {}} {130 0 0-851 {}} {130 0 0-852 {}} {130 0 0-853 {}} {130 0 0-854 {}} {130 0 0-855 {}} {130 0 0-856 {}} {130 0 0-857 {}} {130 0 0-858 {}} {130 0 0-859 {}} {130 0 0-860 {}} {130 0 0-861 {}} {130 0 0-862 {}} {130 0 0-863 {}} {130 0 0-864 {}} {130 0 0-865 {}} {130 0 0-866 {}} {130 0 0-867 {}} {130 0 0-868 {}} {130 0 0-869 {}} {130 0 0-870 {}} {130 0 0-871 {}} {130 0 0-872 {}} {130 0 0-873 {}} {130 0 0-874 {}} {130 0 0-875 {}} {130 0 0-876 {}} {130 0 0-877 {}} {130 0 0-878 {}} {130 0 0-879 {}} {130 0 0-880 {}} {130 0 0-881 {}} {130 0 0-882 {}} {130 0 0-909 {}} {130 0 0-910 {}} {130 0 0-911 {}} {130 0 0-912 {}} {130 0 0-913 {}} {130 0 0-914 {}} {130 0 0-915 {}} {130 0 0-916 {}} {130 0 0-917 {}} {130 0 0-918 {}} {130 0 0-919 {}} {130 0 0-920 {}} {130 0 0-921 {}} {130 0 0-922 {}} {130 0 0-923 {}} {130 0 0-924 {}} {130 0 0-925 {}} {130 0 0-926 {}} {130 0 0-927 {}} {130 0 0-928 {}} {130 0 0-929 {}} {130 0 0-930 {}} {130 0 0-931 {}} {130 0 0-932 {}} {130 0 0-933 {}} {130 0 0-934 {}} {130 0 0-935 {}} {130 0 0-936 {}} {130 0 0-937 {}} {130 0 0-885 {}} {259 0 0-938 {}}} SUCCS {{128 0 0-943 {}} {128 0 0-946 {}} {128 0 0-947 {}}} CYCLES {}}
set a(0-940) {NAME cmodel.reset:for:asn#29 TYPE ASSIGN PAR 0-830 XREFS 3032 LOC {0 0.999999988 3 0.9951999879807999 3 0.9951999879807999 3 0.9951999879807999} PREDS {{774 0 0-943 {}}} SUCCS {{258 0 0-942 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-941) {NAME cmodel.reset:for:asn#30 TYPE ASSIGN PAR 0-830 XREFS 3033 LOC {0 0.999999988 3 0.9951999879807999 3 0.9951999879807999 3 0.9951999879807999} PREDS {{774 0 0-947 {}}} SUCCS {{259 0 0-942 {}} {256 0 0-947 {}}} CYCLES {}}
set a(0-942) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 2 NAME cmodel.reset:for:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-830 XREFS 3034 LOC {3 0.04649998818599996 3 0.9951999879807999 3 0.9951999879807999 3 0.9999999579999997 3 0.9999999579999997} PREDS {{258 0 0-832 {}} {258 0 0-910 {}} {258 0 0-940 {}} {259 0 0-941 {}}} SUCCS {{259 0 0-943 {}}} CYCLES {}}
set a(0-943) {NAME cmodel.reset:for:asn#31 TYPE ASSIGN PAR 0-830 XREFS 3035 LOC {3 0.05129998820519995 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{128 0 0-939 {}} {772 0 0-943 {}} {256 0 0-885 {}} {256 0 0-909 {}} {256 0 0-940 {}} {259 0 0-942 {}}} SUCCS {{774 0 0-885 {}} {774 0 0-909 {}} {774 0 0-940 {}} {772 0 0-943 {}}} CYCLES {}}
set a(0-944) {NAME cmodel.reset:for:asn#32 TYPE ASSIGN PAR 0-830 XREFS 3036 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 3 0.9525999878104} PREDS {{774 0 0-946 {}}} SUCCS {{259 0 0-945 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-945) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 2 NAME cmodel.reset:for:acc TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-830 XREFS 3037 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9999999579999999 3 0.9999999579999999} PREDS {{259 0 0-944 {}}} SUCCS {{259 0 0-946 {}}} CYCLES {}}
set a(0-946) {NAME cmodel.reset:for:asn#33 TYPE ASSIGN PAR 0-830 XREFS 3038 LOC {3 0.0 3 0.0 3 0.0 3 0.999999988} PREDS {{128 0 0-939 {}} {772 0 0-946 {}} {256 0 0-833 {}} {256 0 0-835 {}} {256 0 0-837 {}} {256 0 0-841 {}} {256 0 0-843 {}} {256 0 0-847 {}} {256 0 0-849 {}} {256 0 0-853 {}} {256 0 0-855 {}} {256 0 0-859 {}} {256 0 0-861 {}} {256 0 0-865 {}} {256 0 0-867 {}} {256 0 0-871 {}} {256 0 0-873 {}} {256 0 0-877 {}} {256 0 0-880 {}} {256 0 0-919 {}} {256 0 0-921 {}} {256 0 0-923 {}} {256 0 0-925 {}} {256 0 0-927 {}} {256 0 0-929 {}} {256 0 0-931 {}} {256 0 0-933 {}} {256 0 0-935 {}} {256 0 0-944 {}} {259 0 0-945 {}}} SUCCS {{774 0 0-833 {}} {774 0 0-835 {}} {774 0 0-837 {}} {774 0 0-841 {}} {774 0 0-843 {}} {774 0 0-847 {}} {774 0 0-849 {}} {774 0 0-853 {}} {774 0 0-855 {}} {774 0 0-859 {}} {774 0 0-861 {}} {774 0 0-865 {}} {774 0 0-867 {}} {774 0 0-871 {}} {774 0 0-873 {}} {774 0 0-877 {}} {774 0 0-880 {}} {774 0 0-919 {}} {774 0 0-921 {}} {774 0 0-923 {}} {774 0 0-925 {}} {774 0 0-927 {}} {774 0 0-929 {}} {774 0 0-931 {}} {774 0 0-933 {}} {774 0 0-935 {}} {774 0 0-944 {}} {772 0 0-946 {}}} CYCLES {}}
set a(0-947) {NAME asn(exit:copy_x.sva) TYPE ASSIGN PAR 0-830 LOC {3 0.09509997638039991 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{128 0 0-939 {}} {772 0 0-947 {}} {256 0 0-882 {}} {256 0 0-916 {}} {256 0 0-917 {}} {256 0 0-941 {}} {258 0 0-918 {}}} SUCCS {{774 0 0-882 {}} {774 0 0-916 {}} {774 0 0-917 {}} {774 0 0-941 {}} {772 0 0-947 {}}} CYCLES {}}
set a(0-830) {CHI {0-831 0-832 0-833 0-834 0-835 0-836 0-837 0-838 0-839 0-840 0-841 0-842 0-843 0-844 0-845 0-846 0-847 0-848 0-849 0-850 0-851 0-852 0-853 0-854 0-855 0-856 0-857 0-858 0-859 0-860 0-861 0-862 0-863 0-864 0-865 0-866 0-867 0-868 0-869 0-870 0-871 0-872 0-873 0-874 0-875 0-876 0-877 0-878 0-879 0-880 0-881 0-882 0-883 0-884 0-885 0-909 0-910 0-911 0-912 0-913 0-914 0-915 0-916 0-917 0-918 0-919 0-920 0-921 0-922 0-923 0-924 0-925 0-926 0-927 0-928 0-929 0-930 0-931 0-932 0-933 0-934 0-935 0-936 0-937 0-938 0-939 0-940 0-941 0-942 0-943 0-944 0-945 0-946 0-947} ITERATIONS 258 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 248454 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 774 TOTAL_CYCLES_IN 774 TOTAL_CYCLES_UNDER 247680 TOTAL_CYCLES 248454 NAME cmodel.cumulative_frequency:vinit TYPE LOOP DELAY {10352291.67 ns} PAR 0-801 XREFS 3039 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0-804 {}} {130 0 0-805 {}} {130 0 0-806 {}} {130 0 0-809 {}} {130 0 0-810 {}} {130 0 0-812 {}} {130 0 0-813 {}} {130 0 0-814 {}} {130 0 0-815 {}} {130 0 0-816 {}} {130 0 0-817 {}} {130 0 0-818 {}} {130 0 0-819 {}} {130 0 0-820 {}} {130 0 0-821 {}} {130 0 0-822 {}} {130 0 0-823 {}} {130 0 0-824 {}} {130 0 0-825 {}} {130 0 0-826 {}} {130 0 0-827 {}} {258 0 0-828 {}} {258 0 0-811 {}} {259 0 0-829 {}}} SUCCS {{772 0 0-811 {}} {772 0 0-828 {}} {772 0 0-829 {}} {131 0 0-948 {}} {130 0 0-949 {}} {130 0 0-950 {}} {130 0 0-951 {}} {130 0 0-952 {}} {130 0 0-953 {}} {130 0 0-954 {}} {130 0 0-955 {}} {130 0 0-956 {}} {258 0 0-1622 {}} {256 0 0-2119 {}} {256 0 0-2235 {}} {258 0 0-2621 {}} {256 0 0-4376 {}} {256 0 0-4377 {}}} CYCLES {}}
set a(0-948) {NAME levels:asn(trans_ond.Mn_Trans_Ond:i#1.sg1) TYPE ASSIGN PAR 0-801 XREFS 3040 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{772 0 0-956 {}} {131 0 0-830 {}}} SUCCS {{258 0 0-956 {}}} CYCLES {}}
set a(0-949) {NAME slc(nblevels#1)#2 TYPE READSLICE PAR 0-801 XREFS 3041 LOC {2 0.999999988 3 0.9570999878283999 3 0.9570999878283999 3 0.9570999878283999} PREDS {{130 0 0-830 {}} {258 0 0-810 {}}} SUCCS {{259 0 0-950 {}} {130 0 0-956 {}}} CYCLES {}}
set a(0-950) {NAME levels:not#3 TYPE NOT PAR 0-801 XREFS 3042 LOC {2 0.999999988 3 0.9570999878283999 3 0.9570999878283999 3 0.9570999878283999} PREDS {{130 0 0-830 {}} {259 0 0-949 {}}} SUCCS {{259 0 0-951 {}} {130 0 0-956 {}}} CYCLES {}}
set a(0-951) {NAME levels:conc#12 TYPE CONCATENATE PAR 0-801 XREFS 3043 LOC {2 0.999999988 3 0.9570999878283999 3 0.9570999878283999 3 0.9570999878283999} PREDS {{130 0 0-830 {}} {259 0 0-950 {}}} SUCCS {{259 0 0-952 {}} {130 0 0-956 {}}} CYCLES {}}
set a(0-952) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME levels:acc#6 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-801 XREFS 3044 LOC {3 0.0 3 0.9570999878283999 3 0.9570999878283999 3 0.9999999579999997 3 0.9999999579999997} PREDS {{130 0 0-830 {}} {259 0 0-951 {}}} SUCCS {{259 0 0-953 {}} {130 0 0-956 {}}} CYCLES {}}
set a(0-953) {NAME levels:slc#3 TYPE READSLICE PAR 0-801 XREFS 3045 LOC {3 0.0429000001716 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-830 {}} {259 0 0-952 {}}} SUCCS {{259 0 0-954 {}} {130 0 0-956 {}}} CYCLES {}}
set a(0-954) {NAME levels:not#2 TYPE NOT PAR 0-801 XREFS 3046 LOC {3 0.0429000001716 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-830 {}} {259 0 0-953 {}}} SUCCS {{259 0 0-955 {}} {130 0 0-956 {}}} CYCLES {}}
set a(0-955) {NAME levels:asn TYPE ASSIGN PAR 0-801 XREFS 3047 LOC {3 0.0429000001716 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-830 {}} {772 0 0-956 {}} {259 0 0-954 {}}} SUCCS {{259 0 0-956 {}}} CYCLES {}}
set a(0-957) {NAME levels:asn#1 TYPE ASSIGN PAR 0-956 XREFS 3048 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-1614 {}}} SUCCS {{259 0 0-958 {}} {256 0 0-1614 {}}} CYCLES {}}
set a(0-958) {NAME break(levels) TYPE TERMINATE PAR 0-956 XREFS 3049 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{259 0 0-957 {}}} SUCCS {{129 0 0-959 {}} {128 0 0-978 {}} {64 0 0-979 {}}} CYCLES {}}
set a(0-959) {NAME passe_x:asn(trans_ond.Trans_Ond:y) TYPE ASSIGN PAR 0-956 XREFS 3050 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{772 0 0-979 {}} {129 0 0-958 {}}} SUCCS {{258 0 0-979 {}}} CYCLES {}}
set a(0-960) {NAME trans_ond.Mn_Trans_Ond:hi:asn TYPE ASSIGN PAR 0-956 XREFS 3051 LOC {0 0.999999988 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{774 0 0-1591 {}}} SUCCS {{259 0 0-961 {}} {130 0 0-979 {}} {256 0 0-1591 {}}} CYCLES {}}
set a(0-961) {NAME trans_ond.Mn_Trans_Ond:hi:not#22 TYPE NOT PAR 0-956 XREFS 3052 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{259 0 0-960 {}}} SUCCS {{258 0 0-974 {}} {130 0 0-979 {}}} CYCLES {}}
set a(0-962) {NAME trans_ond.Mn_Trans_Ond:hi:asn#65 TYPE ASSIGN PAR 0-956 XREFS 3053 LOC {0 0.999999988 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{774 0 0-1592 {}}} SUCCS {{259 0 0-963 {}} {130 0 0-979 {}} {256 0 0-1592 {}}} CYCLES {}}
set a(0-963) {NAME trans_ond.Mn_Trans_Ond:hi:not#23 TYPE NOT PAR 0-956 XREFS 3054 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{259 0 0-962 {}}} SUCCS {{258 0 0-974 {}} {130 0 0-979 {}}} CYCLES {}}
set a(0-964) {NAME trans_ond.Mn_Trans_Ond:hi:asn#66 TYPE ASSIGN PAR 0-956 XREFS 3055 LOC {0 0.999999988 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{774 0 0-1593 {}}} SUCCS {{259 0 0-965 {}} {130 0 0-979 {}} {256 0 0-1593 {}}} CYCLES {}}
set a(0-965) {NAME trans_ond.Mn_Trans_Ond:hi:not#24 TYPE NOT PAR 0-956 XREFS 3056 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{259 0 0-964 {}}} SUCCS {{258 0 0-974 {}} {130 0 0-979 {}}} CYCLES {}}
set a(0-966) {NAME trans_ond.Mn_Trans_Ond:hi:asn#67 TYPE ASSIGN PAR 0-956 XREFS 3057 LOC {0 0.999999988 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{774 0 0-1594 {}}} SUCCS {{259 0 0-967 {}} {130 0 0-979 {}} {256 0 0-1594 {}}} CYCLES {}}
set a(0-967) {NAME trans_ond.Mn_Trans_Ond:hi:not#25 TYPE NOT PAR 0-956 XREFS 3058 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{259 0 0-966 {}}} SUCCS {{258 0 0-974 {}} {130 0 0-979 {}}} CYCLES {}}
set a(0-968) {NAME trans_ond.Mn_Trans_Ond:hi:asn#68 TYPE ASSIGN PAR 0-956 XREFS 3059 LOC {0 0.999999988 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{774 0 0-1595 {}}} SUCCS {{259 0 0-969 {}} {130 0 0-979 {}} {256 0 0-1595 {}}} CYCLES {}}
set a(0-969) {NAME trans_ond.Mn_Trans_Ond:hi:not#26 TYPE NOT PAR 0-956 XREFS 3060 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{259 0 0-968 {}}} SUCCS {{258 0 0-974 {}} {130 0 0-979 {}}} CYCLES {}}
set a(0-970) {NAME trans_ond.Mn_Trans_Ond:hi:asn#69 TYPE ASSIGN PAR 0-956 XREFS 3061 LOC {0 0.999999988 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{774 0 0-1596 {}}} SUCCS {{259 0 0-971 {}} {130 0 0-979 {}} {256 0 0-1596 {}}} CYCLES {}}
set a(0-971) {NAME trans_ond.Mn_Trans_Ond:hi:not#27 TYPE NOT PAR 0-956 XREFS 3062 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{259 0 0-970 {}}} SUCCS {{258 0 0-974 {}} {130 0 0-979 {}}} CYCLES {}}
set a(0-972) {NAME trans_ond.Mn_Trans_Ond:hi:asn#70 TYPE ASSIGN PAR 0-956 XREFS 3063 LOC {0 0.999999988 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{774 0 0-1597 {}}} SUCCS {{259 0 0-973 {}} {130 0 0-979 {}} {256 0 0-1597 {}}} CYCLES {}}
set a(0-973) {NAME trans_ond.Mn_Trans_Ond:hi:not#28 TYPE NOT PAR 0-956 XREFS 3064 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{259 0 0-972 {}}} SUCCS {{259 0 0-974 {}} {130 0 0-979 {}}} CYCLES {}}
set a(0-974) {NAME passe_x:conc#1 TYPE CONCATENATE PAR 0-956 XREFS 3065 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{258 0 0-971 {}} {258 0 0-969 {}} {258 0 0-967 {}} {258 0 0-965 {}} {258 0 0-963 {}} {258 0 0-961 {}} {259 0 0-973 {}}} SUCCS {{259 0 0-975 {}} {130 0 0-979 {}}} CYCLES {}}
set a(0-975) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME passe_x:acc#3 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-956 XREFS 3066 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.9999999699999998 1 0.9999999699999998} PREDS {{259 0 0-974 {}}} SUCCS {{259 0 0-976 {}} {130 0 0-979 {}}} CYCLES {}}
set a(0-976) {NAME passe_x:slc#1 TYPE READSLICE PAR 0-956 XREFS 3067 LOC {1 0.04649998818599996 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-975 {}}} SUCCS {{259 0 0-977 {}} {130 0 0-979 {}}} CYCLES {}}
set a(0-977) {NAME passe_x:not#4 TYPE NOT PAR 0-956 XREFS 3068 LOC {1 0.04649998818599996 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-976 {}}} SUCCS {{259 0 0-978 {}} {130 0 0-979 {}}} CYCLES {}}
set a(0-978) {NAME passe_x:asn TYPE ASSIGN PAR 0-956 XREFS 3069 LOC {1 0.04649998818599996 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-958 {}} {772 0 0-979 {}} {259 0 0-977 {}}} SUCCS {{259 0 0-979 {}}} CYCLES {}}
set a(0-980) {NAME passe_x:asn#1 TYPE ASSIGN PAR 0-979 XREFS 3070 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-1196 {}}} SUCCS {{259 0 0-981 {}} {256 0 0-1196 {}}} CYCLES {}}
set a(0-981) {NAME break(passe_x) TYPE TERMINATE PAR 0-979 XREFS 3071 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{259 0 0-980 {}}} SUCCS {{129 0 0-982 {}} {128 0 0-1003 {}} {64 0 0-1004 {}}} CYCLES {}}
set a(0-982) {NAME passe_y:asn(trans_ond.Trans_Ond:x) TYPE ASSIGN PAR 0-979 XREFS 3072 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{772 0 0-1004 {}} {129 0 0-981 {}}} SUCCS {{258 0 0-1004 {}}} CYCLES {}}
set a(0-983) {NAME trans_ond.Mn_Trans_Ond:wi:asn TYPE ASSIGN PAR 0-979 XREFS 3073 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-984 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-984) {NAME trans_ond.Mn_Trans_Ond:wi:not#25 TYPE NOT PAR 0-979 XREFS 3074 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-983 {}}} SUCCS {{258 0 0-999 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-985) {NAME trans_ond.Mn_Trans_Ond:wi:asn#65 TYPE ASSIGN PAR 0-979 XREFS 3075 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-986 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-986) {NAME trans_ond.Mn_Trans_Ond:wi:not#26 TYPE NOT PAR 0-979 XREFS 3076 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-985 {}}} SUCCS {{258 0 0-999 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-987) {NAME trans_ond.Mn_Trans_Ond:wi:asn#66 TYPE ASSIGN PAR 0-979 XREFS 3077 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-988 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-988) {NAME trans_ond.Mn_Trans_Ond:wi:not#27 TYPE NOT PAR 0-979 XREFS 3078 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-987 {}}} SUCCS {{258 0 0-999 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-989) {NAME trans_ond.Mn_Trans_Ond:wi:asn#67 TYPE ASSIGN PAR 0-979 XREFS 3079 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-990 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-990) {NAME trans_ond.Mn_Trans_Ond:wi:not#28 TYPE NOT PAR 0-979 XREFS 3080 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-989 {}}} SUCCS {{258 0 0-999 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-991) {NAME trans_ond.Mn_Trans_Ond:wi:asn#68 TYPE ASSIGN PAR 0-979 XREFS 3081 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-992 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-992) {NAME trans_ond.Mn_Trans_Ond:wi:not#29 TYPE NOT PAR 0-979 XREFS 3082 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-991 {}}} SUCCS {{258 0 0-999 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-993) {NAME trans_ond.Mn_Trans_Ond:wi:asn#69 TYPE ASSIGN PAR 0-979 XREFS 3083 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-994 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-994) {NAME trans_ond.Mn_Trans_Ond:wi:not#30 TYPE NOT PAR 0-979 XREFS 3084 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-993 {}}} SUCCS {{258 0 0-999 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-995) {NAME trans_ond.Mn_Trans_Ond:wi:asn#70 TYPE ASSIGN PAR 0-979 XREFS 3085 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-996 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-996) {NAME trans_ond.Mn_Trans_Ond:wi:not#31 TYPE NOT PAR 0-979 XREFS 3086 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-995 {}}} SUCCS {{258 0 0-999 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-997) {NAME trans_ond.Mn_Trans_Ond:wi:asn#71 TYPE ASSIGN PAR 0-979 XREFS 3087 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-998 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-998) {NAME trans_ond.Mn_Trans_Ond:wi:not#32 TYPE NOT PAR 0-979 XREFS 3088 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-997 {}}} SUCCS {{259 0 0-999 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-999) {NAME passe_y:conc#41 TYPE CONCATENATE PAR 0-979 XREFS 3089 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{258 0 0-996 {}} {258 0 0-994 {}} {258 0 0-992 {}} {258 0 0-990 {}} {258 0 0-988 {}} {258 0 0-986 {}} {258 0 0-984 {}} {259 0 0-998 {}}} SUCCS {{259 0 0-1000 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-1000) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 2 NAME passe_y:acc#42 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-979 XREFS 3090 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9999999579999999 1 0.9999999579999999} PREDS {{259 0 0-999 {}}} SUCCS {{259 0 0-1001 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-1001) {NAME passe_y:slc#20 TYPE READSLICE PAR 0-979 XREFS 3091 LOC {1 0.0474000001896 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-1000 {}}} SUCCS {{259 0 0-1002 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-1002) {NAME passe_y:not#4 TYPE NOT PAR 0-979 XREFS 3092 LOC {1 0.0474000001896 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-1001 {}}} SUCCS {{259 0 0-1003 {}} {130 0 0-1004 {}}} CYCLES {}}
set a(0-1003) {NAME passe_y:asn TYPE ASSIGN PAR 0-979 XREFS 3093 LOC {1 0.0474000001896 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-981 {}} {772 0 0-1004 {}} {259 0 0-1002 {}}} SUCCS {{259 0 0-1004 {}}} CYCLES {}}
set a(0-1005) {NAME passe_y:asn#1 TYPE ASSIGN PAR 0-1004 XREFS 3094 LOC {0 0.999999988 0 0.999999988 0 0.999999988 5 0.999999988} PREDS {{774 0 0-1172 {}}} SUCCS {{259 0 0-1006 {}} {256 0 0-1172 {}}} CYCLES {}}
set a(0-1006) {NAME break(passe_y) TYPE TERMINATE PAR 0-1004 XREFS 3095 LOC {0 0.999999988 0 0.999999988 0 0.999999988 5 0.999999988} PREDS {{259 0 0-1005 {}}} SUCCS {{128 0 0-1072 {}} {128 0 0-1096 {}} {128 0 0-1122 {}} {128 0 0-1146 {}} {128 0 0-1149 {}} {128 0 0-1172 {}}} CYCLES {}}
set a(0-1007) {NAME passe_y:asn#2 TYPE ASSIGN PAR 0-1004 XREFS 3096 LOC {0 0.999999988 1 0.8532999874132 1 0.8532999874132 4 0.767193723068775} PREDS {} SUCCS {{258 0 0-1010 {}}} CYCLES {}}
set a(0-1008) {NAME trans_ond.Trans_Ond:x:asn TYPE ASSIGN PAR 0-1004 XREFS 3097 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.767193723068775} PREDS {{774 0 0-1149 {}}} SUCCS {{259 0 0-1009 {}} {256 0 0-1149 {}}} CYCLES {}}
set a(0-1009) {NAME trans_ond.Trans_Ond:x:slc(trans_ond.Trans_Ond:x)#9 TYPE READSLICE PAR 0-1004 XREFS 3098 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.767193723068775} PREDS {{259 0 0-1008 {}}} SUCCS {{259 0 0-1010 {}}} CYCLES {}}
set a(0-1010) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,2,0,8) AREA_SCORE 7.00 QUANTITY 2 NAME passe_y:acc#43 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-1004 XREFS 3099 LOC {1 0.0 1 0.8532999874132 1 0.8532999874132 1 0.8988999575955999 4 0.8127936932511749} PREDS {{258 0 0-1007 {}} {259 0 0-1009 {}}} SUCCS {{258 0 0-1013 {}}} CYCLES {}}
set a(0-1011) {NAME trans_ond.Trans_Ond:y:asn TYPE ASSIGN PAR 0-1004 XREFS 3100 LOC {0 0.999999988 1 0.8988999875956 1 0.8988999875956 4 0.8127937232511749} PREDS {} SUCCS {{259 0 0-1012 {}}} CYCLES {}}
set a(0-1012) {NAME trans_ond.Trans_Ond:y:conc TYPE CONCATENATE PAR 0-1004 XREFS 3101 LOC {0 0.999999988 1 0.8988999875956 1 0.8988999875956 4 0.8127937232511749} PREDS {{259 0 0-1011 {}}} SUCCS {{259 0 0-1013 {}}} CYCLES {}}
set a(0-1013) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,8,0,10) AREA_SCORE 9.00 QUANTITY 4 NAME passe_y:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-1004 XREFS 3102 LOC {1 0.045600000182400006 1 0.8988999875956 1 0.8988999875956 1 0.9462999577851998 4 0.8601936934407748} PREDS {{258 0 0-1010 {}} {259 0 0-1012 {}}} SUCCS {{258 0 0-1049 {}} {258 0 0-1053 {}} {258 0 0-1071 {}} {258 0 0-1085 {}}} CYCLES {}}
set a(0-1014) {NAME trans_ond.Trans_Ond:y:asn#1 TYPE ASSIGN PAR 0-1004 XREFS 3103 LOC {0 0.999999988 1 0.765393747061575 1 0.765393747061575 4 0.765393747061575} PREDS {} SUCCS {{259 0 0-1015 {}}} CYCLES {}}
set a(0-1015) {NAME trans_ond.Trans_Ond:y:conc#5 TYPE CONCATENATE PAR 0-1004 XREFS 3104 LOC {0 0.999999988 1 0.765393747061575 1 0.765393747061575 4 0.765393747061575} PREDS {{259 0 0-1014 {}}} SUCCS {{258 0 0-1018 {}}} CYCLES {}}
set a(0-1016) {NAME trans_ond.Trans_Ond:x:asn#1 TYPE ASSIGN PAR 0-1004 XREFS 3105 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.765393747061575} PREDS {{774 0 0-1149 {}}} SUCCS {{259 0 0-1017 {}} {256 0 0-1149 {}}} CYCLES {}}
set a(0-1017) {NAME trans_ond.Trans_Ond:x:slc(trans_ond.Trans_Ond:x)#11 TYPE READSLICE PAR 0-1004 XREFS 3106 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.765393747061575} PREDS {{259 0 0-1016 {}}} SUCCS {{259 0 0-1018 {}}} CYCLES {}}
set a(0-1018) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME passe_y:acc#44 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1004 XREFS 3107 LOC {1 0.0 1 0.765393747061575 1 0.765393747061575 1 0.8118937172475749 4 0.8118937172475749} PREDS {{258 0 0-1015 {}} {259 0 0-1017 {}}} SUCCS {{258 0 0-1021 {}}} CYCLES {}}
set a(0-1019) {NAME trans_ond.Trans_Ond:y:asn#2 TYPE ASSIGN PAR 0-1004 XREFS 3108 LOC {0 0.999999988 1 0.8118937352475749 1 0.8118937352475749 4 0.8118937352475749} PREDS {} SUCCS {{259 0 0-1020 {}}} CYCLES {}}
set a(0-1020) {NAME trans_ond.Trans_Ond:y:conc#6 TYPE CONCATENATE PAR 0-1004 XREFS 3109 LOC {0 0.999999988 1 0.8118937352475749 1 0.8118937352475749 4 0.8118937352475749} PREDS {{259 0 0-1019 {}}} SUCCS {{259 0 0-1021 {}}} CYCLES {}}
set a(0-1021) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME passe_y:acc#3 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-1004 XREFS 3110 LOC {1 0.04649998818599996 1 0.8118937352475749 1 0.8118937352475749 1 0.8601937054407748 4 0.8601937054407748} PREDS {{258 0 0-1018 {}} {259 0 0-1020 {}}} SUCCS {{258 0 0-1059 {}} {258 0 0-1063 {}}} CYCLES {}}
set a(0-1022) {NAME trans_ond.Trans_Ond:y:asn#3 TYPE ASSIGN PAR 0-1004 XREFS 3111 LOC {0 0.999999988 1 0.8497000113988 1 0.8497000113988 7 0.7257688709030754} PREDS {} SUCCS {{259 0 0-1023 {}}} CYCLES {}}
set a(0-1023) {NAME trans_ond.Trans_Ond:y:conc#3 TYPE CONCATENATE PAR 0-1004 XREFS 3112 LOC {0 0.999999988 1 0.8497000113988 1 0.8497000113988 7 0.7257688709030754} PREDS {{259 0 0-1022 {}}} SUCCS {{258 0 0-1032 {}}} CYCLES {}}
set a(0-1024) {NAME passe_y:asn#3 TYPE ASSIGN PAR 0-1004 XREFS 3113 LOC {0 0.999999988 1 0.8497000113988 1 0.8497000113988 7 0.7257688709030754} PREDS {} SUCCS {{258 0 0-1031 {}}} CYCLES {}}
set a(0-1025) {NAME passe_y:asn#4 TYPE ASSIGN PAR 0-1004 XREFS 3114 LOC {0 0.999999988 1 0.8497000113988 1 0.8497000113988 7 0.7257688709030754} PREDS {} SUCCS {{258 0 0-1031 {}}} CYCLES {}}
set a(0-1026) {NAME passe_y:asn#5 TYPE ASSIGN PAR 0-1004 XREFS 3115 LOC {0 0.999999988 1 0.8497000113988 1 0.8497000113988 7 0.7257688709030754} PREDS {} SUCCS {{258 0 0-1031 {}}} CYCLES {}}
set a(0-1027) {NAME passe_y:asn#6 TYPE ASSIGN PAR 0-1004 XREFS 3116 LOC {0 0.999999988 1 0.8497000113988 1 0.8497000113988 7 0.7257688709030754} PREDS {} SUCCS {{258 0 0-1031 {}}} CYCLES {}}
set a(0-1028) {NAME passe_y:asn#7 TYPE ASSIGN PAR 0-1004 XREFS 3117 LOC {0 0.999999988 1 0.8497000113988 1 0.8497000113988 7 0.7257688709030754} PREDS {} SUCCS {{258 0 0-1031 {}}} CYCLES {}}
set a(0-1029) {NAME passe_y:asn#8 TYPE ASSIGN PAR 0-1004 XREFS 3118 LOC {0 0.999999988 1 0.8497000113988 1 0.8497000113988 7 0.7257688709030754} PREDS {} SUCCS {{258 0 0-1031 {}}} CYCLES {}}
set a(0-1030) {NAME passe_y:asn#9 TYPE ASSIGN PAR 0-1004 XREFS 3119 LOC {0 0.999999988 1 0.8497000113988 1 0.8497000113988 7 0.7257688709030754} PREDS {} SUCCS {{259 0 0-1031 {}}} CYCLES {}}
set a(0-1031) {NAME passe_y:conc#34 TYPE CONCATENATE PAR 0-1004 XREFS 3120 LOC {0 0.999999988 1 0.8497000113988 1 0.8497000113988 7 0.7257688709030754} PREDS {{258 0 0-1029 {}} {258 0 0-1028 {}} {258 0 0-1027 {}} {258 0 0-1026 {}} {258 0 0-1025 {}} {258 0 0-1024 {}} {259 0 0-1030 {}}} SUCCS {{259 0 0-1032 {}}} CYCLES {}}
set a(0-1032) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 6 NAME passe_y:acc#47 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-1004 XREFS 3121 LOC {1 0.0 1 0.8497000113988 1 0.8497000113988 1 0.8970999815883999 7 0.7731688410926753} PREDS {{258 0 0-1023 {}} {259 0 0-1031 {}}} SUCCS {{258 0 0-1046 {}}} CYCLES {}}
set a(0-1033) {NAME trans_ond.Mn_Trans_Ond:hi:asn#71 TYPE ASSIGN PAR 0-1004 XREFS 3122 LOC {0 0.999999988 1 0.8050000232200001 1 0.8050000232200001 7 0.6810688827242756} PREDS {} SUCCS {{258 0 0-1040 {}}} CYCLES {}}
set a(0-1034) {NAME trans_ond.Mn_Trans_Ond:hi:asn#72 TYPE ASSIGN PAR 0-1004 XREFS 3123 LOC {0 0.999999988 1 0.8050000232200001 1 0.8050000232200001 7 0.6810688827242756} PREDS {} SUCCS {{258 0 0-1040 {}}} CYCLES {}}
set a(0-1035) {NAME trans_ond.Mn_Trans_Ond:hi:asn#73 TYPE ASSIGN PAR 0-1004 XREFS 3124 LOC {0 0.999999988 1 0.8050000232200001 1 0.8050000232200001 7 0.6810688827242756} PREDS {} SUCCS {{258 0 0-1040 {}}} CYCLES {}}
set a(0-1036) {NAME trans_ond.Mn_Trans_Ond:hi:asn#74 TYPE ASSIGN PAR 0-1004 XREFS 3125 LOC {0 0.999999988 1 0.8050000232200001 1 0.8050000232200001 7 0.6810688827242756} PREDS {} SUCCS {{258 0 0-1040 {}}} CYCLES {}}
set a(0-1037) {NAME trans_ond.Mn_Trans_Ond:hi:asn#75 TYPE ASSIGN PAR 0-1004 XREFS 3126 LOC {0 0.999999988 1 0.8050000232200001 1 0.8050000232200001 7 0.6810688827242756} PREDS {} SUCCS {{258 0 0-1040 {}}} CYCLES {}}
set a(0-1038) {NAME trans_ond.Mn_Trans_Ond:hi:asn#76 TYPE ASSIGN PAR 0-1004 XREFS 3127 LOC {0 0.999999988 1 0.8050000232200001 1 0.8050000232200001 7 0.6810688827242756} PREDS {} SUCCS {{258 0 0-1040 {}}} CYCLES {}}
set a(0-1039) {NAME trans_ond.Mn_Trans_Ond:hi:asn#77 TYPE ASSIGN PAR 0-1004 XREFS 3128 LOC {0 0.999999988 1 0.8050000232200001 1 0.8050000232200001 7 0.6810688827242756} PREDS {} SUCCS {{259 0 0-1040 {}}} CYCLES {}}
set a(0-1040) {NAME trans_ond.Mn_Trans_Ond:hi:conc#1 TYPE CONCATENATE PAR 0-1004 XREFS 3129 LOC {0 0.999999988 1 0.8050000232200001 1 0.8050000232200001 7 0.6810688827242756} PREDS {{258 0 0-1038 {}} {258 0 0-1037 {}} {258 0 0-1036 {}} {258 0 0-1035 {}} {258 0 0-1034 {}} {258 0 0-1033 {}} {259 0 0-1039 {}}} SUCCS {{258 0 0-1043 {}}} CYCLES {}}
set a(0-1041) {NAME trans_ond.Trans_Ond:x:asn#2 TYPE ASSIGN PAR 0-1004 XREFS 3130 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.6810688827242756} PREDS {{774 0 0-1149 {}}} SUCCS {{259 0 0-1042 {}} {256 0 0-1149 {}}} CYCLES {}}
set a(0-1042) {NAME trans_ond.Trans_Ond:x:slc(trans_ond.Trans_Ond:x)#10 TYPE READSLICE PAR 0-1004 XREFS 3131 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.6810688827242756} PREDS {{259 0 0-1041 {}}} SUCCS {{259 0 0-1043 {}}} CYCLES {}}
set a(0-1043) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,2,0,8) AREA_SCORE 7.00 QUANTITY 2 NAME passe_y:acc#45 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-1004 XREFS 3132 LOC {1 0.0 1 0.8050000232200001 1 0.8050000232200001 1 0.8505999934024 7 0.7266688529066755} PREDS {{258 0 0-1040 {}} {259 0 0-1042 {}}} SUCCS {{258 0 0-1045 {}}} CYCLES {}}
set a(0-1044) {NAME passe_y:asn#10 TYPE ASSIGN PAR 0-1004 XREFS 3133 LOC {0 0.999999988 1 0.8506000234024002 1 0.8506000234024002 7 0.7266688829066755} PREDS {} SUCCS {{259 0 0-1045 {}}} CYCLES {}}
set a(0-1045) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,7,0,9) AREA_SCORE 8.00 QUANTITY 1 NAME passe_y:acc#46 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1004 XREFS 3134 LOC {1 0.045600000182400006 1 0.8506000234024002 1 0.8506000234024002 1 0.8970999935884 7 0.7731688530926754} PREDS {{258 0 0-1043 {}} {259 0 0-1044 {}}} SUCCS {{259 0 0-1046 {}}} CYCLES {}}
set a(0-1046) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME passe_y:acc#10 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-1004 XREFS 3135 LOC {1 0.09209998836839996 1 0.8971000115884001 1 0.8971000115884001 1 0.9453999817816 7 0.8214688412858754} PREDS {{258 0 0-1032 {}} {259 0 0-1045 {}}} SUCCS {{258 0 0-1121 {}} {258 0 0-1135 {}}} CYCLES {}}
set a(0-1047) {NAME trans_ond.Trans_Ond:x:asn#3 TYPE ASSIGN PAR 0-1004 XREFS 3136 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8601937234407748} PREDS {{774 0 0-1149 {}}} SUCCS {{259 0 0-1048 {}} {256 0 0-1149 {}}} CYCLES {}}
set a(0-1048) {NAME trans_ond.Trans_Ond:x:slc(trans_ond.Trans_Ond:x)#5 TYPE READSLICE PAR 0-1004 XREFS 3137 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8601937234407748} PREDS {{259 0 0-1047 {}}} SUCCS {{259 0 0-1049 {}}} CYCLES {}}
set a(0-1049) {NAME passe_y:conc#37 TYPE CONCATENATE PAR 0-1004 XREFS 3138 LOC {1 0.093000000372 4 0.8601937234407748 4 0.8601937234407748 4 0.8601937234407748} PREDS {{258 0 0-1013 {}} {259 0 0-1048 {}}} SUCCS {{259 0 0-1050 {}}} CYCLES {}}
set a(0-1050) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:read_mem(Src:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-1004 XREFS 3139 LOC {1 1.0 4 1.0 4 1.0 5 0.07379997029519988 5 0.07379997029519988} PREDS {{259 0 0-1049 {}}} SUCCS {{258 0 0-1055 {}} {258 0 0-1097 {}}} CYCLES {}}
set a(0-1051) {NAME passe_y:asn#11 TYPE ASSIGN PAR 0-1004 XREFS 3140 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8601937234407748} PREDS {{774 0 0-1149 {}}} SUCCS {{259 0 0-1052 {}} {256 0 0-1149 {}}} CYCLES {}}
set a(0-1052) {NAME passe_y:slc(trans_ond.Trans_Ond:x#1) TYPE READSLICE PAR 0-1004 XREFS 3141 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8601937234407748} PREDS {{259 0 0-1051 {}}} SUCCS {{259 0 0-1053 {}}} CYCLES {}}
set a(0-1053) {NAME passe_y:conc#38 TYPE CONCATENATE PAR 0-1004 XREFS 3142 LOC {1 0.093000000372 3 0.8601937234407748 3 0.8601937234407748 4 0.8601937234407748} PREDS {{258 0 0-1013 {}} {259 0 0-1052 {}}} SUCCS {{259 0 0-1054 {}}} CYCLES {}}
set a(0-1054) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:read_mem(Src:rsc.d)#1 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-1004 XREFS 3143 LOC {1 1.0 3 1.0 3 1.0 4 0.07379997029519988 5 0.07379997029519988} PREDS {{259 0 0-1053 {}}} SUCCS {{259 0 0-1055 {}} {258 0 0-1098 {}}} CYCLES {}}
set a(0-1055) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME trans_ond.moy:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1004 XREFS 3144 LOC {2 0.07379998829519994 5 0.7284688829138756 5 0.7284688829138756 5 0.7749688530998754 5 0.7749688530998754} PREDS {{258 0 0-1050 {}} {259 0 0-1054 {}}} SUCCS {{259 0 0-1056 {}}} CYCLES {}}
set a(0-1056) {NAME trans_ond.moy:slc TYPE READSLICE PAR 0-1004 XREFS 3145 LOC {2 0.12029997648119992 5 0.7749688710998754 5 0.7749688710998754 5 0.7749688710998754} PREDS {{259 0 0-1055 {}}} SUCCS {{258 0 0-1067 {}} {258 0 0-1073 {}}} CYCLES {}}
set a(0-1057) {NAME trans_ond.Trans_Ond:x:asn#4 TYPE ASSIGN PAR 0-1004 XREFS 3146 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8601937234407748} PREDS {{774 0 0-1149 {}}} SUCCS {{259 0 0-1058 {}} {256 0 0-1149 {}}} CYCLES {}}
set a(0-1058) {NAME trans_ond.Trans_Ond:x:slc(trans_ond.Trans_Ond:x)#6 TYPE READSLICE PAR 0-1004 XREFS 3147 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8601937234407748} PREDS {{259 0 0-1057 {}}} SUCCS {{259 0 0-1059 {}}} CYCLES {}}
set a(0-1059) {NAME passe_y:conc#39 TYPE CONCATENATE PAR 0-1004 XREFS 3148 LOC {1 0.0947999763791999 2 0.8601937234407748 2 0.8601937234407748 4 0.8601937234407748} PREDS {{258 0 0-1021 {}} {259 0 0-1058 {}}} SUCCS {{259 0 0-1060 {}}} CYCLES {}}
set a(0-1060) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:read_mem(Src:rsc.d)#2 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-1004 XREFS 3149 LOC {1 1.0 2 1.0 2 1.0 3 0.07379997029519988 5 0.07379997029519988} PREDS {{259 0 0-1059 {}}} SUCCS {{258 0 0-1065 {}} {258 0 0-1102 {}}} CYCLES {}}
set a(0-1061) {NAME passe_y:asn#12 TYPE ASSIGN PAR 0-1004 XREFS 3150 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8601937234407748} PREDS {{774 0 0-1149 {}}} SUCCS {{259 0 0-1062 {}} {256 0 0-1149 {}}} CYCLES {}}
set a(0-1062) {NAME passe_y:slc(trans_ond.Trans_Ond:x#1)#1 TYPE READSLICE PAR 0-1004 XREFS 3151 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8601937234407748} PREDS {{259 0 0-1061 {}}} SUCCS {{259 0 0-1063 {}}} CYCLES {}}
set a(0-1063) {NAME passe_y:conc#40 TYPE CONCATENATE PAR 0-1004 XREFS 3152 LOC {1 0.0947999763791999 1 0.8601937234407748 1 0.8601937234407748 4 0.8601937234407748} PREDS {{258 0 0-1021 {}} {259 0 0-1062 {}}} SUCCS {{259 0 0-1064 {}}} CYCLES {}}
set a(0-1064) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:read_mem(Src:rsc.d)#3 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-1004 XREFS 3153 LOC {1 1.0 1 1.0 1 1.0 2 0.07379997029519988 5 0.07379997029519988} PREDS {{259 0 0-1063 {}}} SUCCS {{259 0 0-1065 {}} {258 0 0-1103 {}}} CYCLES {}}
set a(0-1065) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME trans_ond.moy#1:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1004 XREFS 3154 LOC {2 0.07379998829519994 3 0.953499999814 3 0.953499999814 3 0.9999999699999998 5 0.7749688530998754} PREDS {{258 0 0-1060 {}} {259 0 0-1064 {}}} SUCCS {{259 0 0-1066 {}}} CYCLES {}}
set a(0-1066) {NAME trans_ond.moy#1:slc TYPE READSLICE PAR 0-1004 XREFS 3155 LOC {2 0.12029997648119992 3 0.999999988 3 0.999999988 5 0.7749688710998754} PREDS {{259 0 0-1065 {}}} SUCCS {{259 0 0-1067 {}} {258 0 0-1074 {}}} CYCLES {}}
set a(0-1067) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME trans_ond.moy#2:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1004 XREFS 3156 LOC {2 0.12029997648119992 5 0.7749688710998754 5 0.7749688710998754 5 0.8214688412858753 5 0.8214688412858753} PREDS {{258 0 0-1056 {}} {259 0 0-1066 {}}} SUCCS {{259 0 0-1068 {}}} CYCLES {}}
set a(0-1068) {NAME trans_ond.moy#2:slc TYPE READSLICE PAR 0-1004 XREFS 3157 LOC {2 0.16679996466719987 5 0.8214688592858754 5 0.8214688592858754 5 0.8214688592858754} PREDS {{259 0 0-1067 {}}} SUCCS {{258 0 0-1072 {}}} CYCLES {}}
set a(0-1069) {NAME trans_ond.Trans_Ond:x:asn#5 TYPE ASSIGN PAR 0-1004 XREFS 3158 LOC {0 0.999999988 0 0.999999988 0 0.999999988 5 0.8214688592858754} PREDS {{774 0 0-1149 {}}} SUCCS {{259 0 0-1070 {}} {256 0 0-1149 {}}} CYCLES {}}
set a(0-1070) {NAME trans_ond.Trans_Ond:x:slc(trans_ond.Trans_Ond:x)#1 TYPE READSLICE PAR 0-1004 XREFS 3159 LOC {0 0.999999988 0 0.999999988 0 0.999999988 5 0.8214688592858754} PREDS {{259 0 0-1069 {}}} SUCCS {{259 0 0-1071 {}}} CYCLES {}}
set a(0-1071) {NAME trans_ond.Trans_Ond:ad1:conc TYPE CONCATENATE PAR 0-1004 XREFS 3160 LOC {1 0.093000000372 5 0.8214688592858754 5 0.8214688592858754 5 0.8214688592858754} PREDS {{258 0 0-1013 {}} {259 0 0-1070 {}}} SUCCS {{259 0 0-1072 {}}} CYCLES {}}
set a(0-1072) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:write_mem(Comp:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-1004 XREFS 3161 LOC {2 1.0 5 1.0 5 1.0 6 0.0029999700119998805 6 0.0029999700119998805} PREDS {{128 0 0-1006 {}} {774 0 0-1072 {}} {774 0 0-1096 {}} {774 0 0-1122 {}} {774 0 0-1146 {}} {258 0 0-1068 {}} {259 0 0-1071 {}}} SUCCS {{774 0 0-1072 {}} {258 0 0-1096 {}} {258 0 0-1122 {}} {258 0 0-1146 {}}} CYCLES {}}
set a(0-1073) {NAME trans_ond.sub:conc TYPE CONCATENATE PAR 0-1004 XREFS 3162 LOC {2 0.12029997648119992 5 0.9052000116208001 5 0.9052000116208001 6 0.7266688829066755} PREDS {{258 0 0-1056 {}}} SUCCS {{258 0 0-1076 {}}} CYCLES {}}
set a(0-1074) {NAME trans_ond.sub:not TYPE NOT PAR 0-1004 XREFS 3163 LOC {2 0.12029997648119992 5 0.9052000116208001 5 0.9052000116208001 6 0.7266688829066755} PREDS {{258 0 0-1066 {}}} SUCCS {{259 0 0-1075 {}}} CYCLES {}}
set a(0-1075) {NAME trans_ond.sub:conc#2 TYPE CONCATENATE PAR 0-1004 XREFS 3164 LOC {2 0.12029997648119992 5 0.9052000116208001 5 0.9052000116208001 6 0.7266688829066755} PREDS {{259 0 0-1074 {}}} SUCCS {{259 0 0-1076 {}}} CYCLES {}}
set a(0-1076) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME trans_ond.sub:acc#2 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-1004 XREFS 3165 LOC {2 0.12029997648119992 5 0.9052000116208001 5 0.9052000116208001 5 0.953499981814 6 0.7749688530998754} PREDS {{258 0 0-1073 {}} {259 0 0-1075 {}}} SUCCS {{259 0 0-1077 {}}} CYCLES {}}
set a(0-1077) {NAME trans_ond.sub:slc TYPE READSLICE PAR 0-1004 XREFS 3166 LOC {2 0.16859996467439986 5 0.953499999814 5 0.953499999814 6 0.7749688710998754} PREDS {{259 0 0-1076 {}}} SUCCS {{259 0 0-1078 {}} {258 0 0-1079 {}} {258 0 0-1080 {}}} CYCLES {}}
set a(0-1078) {NAME trans_ond.sub:slc(acc.tmp) TYPE READSLICE PAR 0-1004 XREFS 3167 LOC {2 0.16859996467439986 5 0.953499999814 5 0.953499999814 6 0.7749688710998754} PREDS {{259 0 0-1077 {}}} SUCCS {{258 0 0-1082 {}}} CYCLES {}}
set a(0-1079) {NAME trans_ond.sub:slc(acc.tmp)#1 TYPE READSLICE PAR 0-1004 XREFS 3168 LOC {2 0.16859996467439986 5 0.953499999814 5 0.953499999814 6 0.7749688710998754} PREDS {{258 0 0-1077 {}}} SUCCS {{258 0 0-1081 {}}} CYCLES {}}
set a(0-1080) {NAME trans_ond.sub:slc(acc.tmp)#2 TYPE READSLICE PAR 0-1004 XREFS 3169 LOC {2 0.16859996467439986 5 0.953499999814 5 0.953499999814 6 0.7749688710998754} PREDS {{258 0 0-1077 {}}} SUCCS {{259 0 0-1081 {}}} CYCLES {}}
set a(0-1081) {NAME trans_ond.sub:and TYPE AND PAR 0-1004 XREFS 3170 LOC {2 0.16859996467439986 5 0.953499999814 5 0.953499999814 6 0.7749688710998754} PREDS {{258 0 0-1079 {}} {259 0 0-1080 {}}} SUCCS {{259 0 0-1082 {}}} CYCLES {}}
set a(0-1082) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME trans_ond.sub:acc#1 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1004 XREFS 3171 LOC {2 0.16859996467439986 5 0.953499999814 5 0.953499999814 5 0.9999999699999998 6 0.8214688412858753} PREDS {{258 0 0-1078 {}} {259 0 0-1081 {}}} SUCCS {{258 0 0-1096 {}}} CYCLES {}}
set a(0-1083) {NAME trans_ond.Trans_Ond:x:asn#6 TYPE ASSIGN PAR 0-1004 XREFS 3172 LOC {0 0.999999988 0 0.999999988 0 0.999999988 6 0.7677688590710754} PREDS {{774 0 0-1149 {}}} SUCCS {{259 0 0-1084 {}} {256 0 0-1149 {}}} CYCLES {}}
set a(0-1084) {NAME trans_ond.Trans_Ond:x:slc(trans_ond.Trans_Ond:x)#2 TYPE READSLICE PAR 0-1004 XREFS 3173 LOC {0 0.999999988 0 0.999999988 0 0.999999988 6 0.7677688590710754} PREDS {{259 0 0-1083 {}}} SUCCS {{259 0 0-1085 {}}} CYCLES {}}
set a(0-1085) {NAME passe_y:conc#10 TYPE CONCATENATE PAR 0-1004 XREFS 3174 LOC {1 0.093000000372 1 0.9462999877852 1 0.9462999877852 6 0.7677688590710754} PREDS {{258 0 0-1013 {}} {259 0 0-1084 {}}} SUCCS {{258 0 0-1095 {}}} CYCLES {}}
set a(0-1086) {NAME trans_ond.Mn_Trans_Ond:wi:asn#72 TYPE ASSIGN PAR 0-1004 XREFS 3175 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 6 0.7677688590710754} PREDS {} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1087) {NAME trans_ond.Mn_Trans_Ond:wi:asn#73 TYPE ASSIGN PAR 0-1004 XREFS 3176 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 6 0.7677688590710754} PREDS {} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1088) {NAME trans_ond.Mn_Trans_Ond:wi:asn#74 TYPE ASSIGN PAR 0-1004 XREFS 3177 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 6 0.7677688590710754} PREDS {} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1089) {NAME trans_ond.Mn_Trans_Ond:wi:asn#75 TYPE ASSIGN PAR 0-1004 XREFS 3178 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 6 0.7677688590710754} PREDS {} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1090) {NAME trans_ond.Mn_Trans_Ond:wi:asn#76 TYPE ASSIGN PAR 0-1004 XREFS 3179 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 6 0.7677688590710754} PREDS {} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1091) {NAME trans_ond.Mn_Trans_Ond:wi:asn#77 TYPE ASSIGN PAR 0-1004 XREFS 3180 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 6 0.7677688590710754} PREDS {} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1092) {NAME trans_ond.Mn_Trans_Ond:wi:asn#78 TYPE ASSIGN PAR 0-1004 XREFS 3181 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 6 0.7677688590710754} PREDS {} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1093) {NAME trans_ond.Mn_Trans_Ond:wi:asn#79 TYPE ASSIGN PAR 0-1004 XREFS 3182 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 6 0.7677688590710754} PREDS {} SUCCS {{259 0 0-1094 {}}} CYCLES {}}
set a(0-1094) {NAME trans_ond.Mn_Trans_Ond:wi:conc#5 TYPE CONCATENATE PAR 0-1004 XREFS 3183 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 6 0.7677688590710754} PREDS {{258 0 0-1092 {}} {258 0 0-1091 {}} {258 0 0-1090 {}} {258 0 0-1089 {}} {258 0 0-1088 {}} {258 0 0-1087 {}} {258 0 0-1086 {}} {259 0 0-1093 {}}} SUCCS {{259 0 0-1095 {}}} CYCLES {}}
set a(0-1095) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(16,0,8,0,16) AREA_SCORE 16.00 QUANTITY 1 NAME passe_y:acc#7 TYPE ACCU DELAY {1.79 ns} LIBRARY_DELAY {1.79 ns} PAR 0-1004 XREFS 3184 LOC {1 0.093000000372 1 0.9462999877852 1 0.9462999877852 1 0.9999999579999999 6 0.8214688292858753} PREDS {{258 0 0-1085 {}} {259 0 0-1094 {}}} SUCCS {{259 0 0-1096 {}}} CYCLES {}}
set a(0-1096) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:write_mem(Comp:rsc.d)#1 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-1004 XREFS 3185 LOC {3 1.0 6 1.0 6 1.0 7 0.0029999700119998805 7 0.0029999700119998805} PREDS {{128 0 0-1006 {}} {774 0 0-1096 {}} {774 0 0-1122 {}} {774 0 0-1146 {}} {258 0 0-1072 {}} {258 0 0-1082 {}} {259 0 0-1095 {}}} SUCCS {{774 0 0-1072 {}} {774 0 0-1096 {}} {258 0 0-1122 {}} {258 0 0-1146 {}}} CYCLES {}}
set a(0-1097) {NAME trans_ond.sub#1:conc TYPE CONCATENATE PAR 0-1004 XREFS 3186 LOC {2 0.07379998829519994 5 0.8104000352416001 5 0.8104000352416001 7 0.6801688947206757} PREDS {{258 0 0-1050 {}}} SUCCS {{258 0 0-1100 {}}} CYCLES {}}
set a(0-1098) {NAME trans_ond.sub#1:not TYPE NOT PAR 0-1004 XREFS 3187 LOC {2 0.07379998829519994 5 0.8104000352416001 5 0.8104000352416001 7 0.6801688947206757} PREDS {{258 0 0-1054 {}}} SUCCS {{259 0 0-1099 {}}} CYCLES {}}
set a(0-1099) {NAME trans_ond.sub#1:conc#2 TYPE CONCATENATE PAR 0-1004 XREFS 3188 LOC {2 0.07379998829519994 5 0.8104000352416001 5 0.8104000352416001 7 0.6801688947206757} PREDS {{259 0 0-1098 {}}} SUCCS {{259 0 0-1100 {}}} CYCLES {}}
set a(0-1100) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME trans_ond.sub#1:acc#2 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-1004 XREFS 3189 LOC {2 0.07379998829519994 5 0.8104000352416001 5 0.8104000352416001 5 0.8587000054348 7 0.7284688649138755} PREDS {{258 0 0-1097 {}} {259 0 0-1099 {}}} SUCCS {{259 0 0-1101 {}}} CYCLES {}}
set a(0-1101) {NAME trans_ond.sub#1:slc TYPE READSLICE PAR 0-1004 XREFS 3190 LOC {2 0.1220999764883999 5 0.8587000234348001 5 0.8587000234348001 7 0.7284688829138756} PREDS {{259 0 0-1100 {}}} SUCCS {{258 0 0-1107 {}} {258 0 0-1108 {}} {258 0 0-1109 {}}} CYCLES {}}
set a(0-1102) {NAME trans_ond.sub#2:conc TYPE CONCATENATE PAR 0-1004 XREFS 3191 LOC {2 0.07379998829519994 3 0.9052000116208001 3 0.9052000116208001 7 0.6801688947206757} PREDS {{258 0 0-1060 {}}} SUCCS {{258 0 0-1105 {}}} CYCLES {}}
set a(0-1103) {NAME trans_ond.sub#2:not TYPE NOT PAR 0-1004 XREFS 3192 LOC {2 0.07379998829519994 3 0.9052000116208001 3 0.9052000116208001 7 0.6801688947206757} PREDS {{258 0 0-1064 {}}} SUCCS {{259 0 0-1104 {}}} CYCLES {}}
set a(0-1104) {NAME trans_ond.sub#2:conc#2 TYPE CONCATENATE PAR 0-1004 XREFS 3193 LOC {2 0.07379998829519994 3 0.9052000116208001 3 0.9052000116208001 7 0.6801688947206757} PREDS {{259 0 0-1103 {}}} SUCCS {{259 0 0-1105 {}}} CYCLES {}}
set a(0-1105) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME trans_ond.sub#2:acc#2 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-1004 XREFS 3194 LOC {2 0.07379998829519994 3 0.9052000116208001 3 0.9052000116208001 3 0.953499981814 7 0.7284688649138755} PREDS {{258 0 0-1102 {}} {259 0 0-1104 {}}} SUCCS {{259 0 0-1106 {}}} CYCLES {}}
set a(0-1106) {NAME trans_ond.sub#2:slc TYPE READSLICE PAR 0-1004 XREFS 3195 LOC {2 0.1220999764883999 3 0.953499999814 3 0.953499999814 7 0.7284688829138756} PREDS {{259 0 0-1105 {}}} SUCCS {{258 0 0-1112 {}} {258 0 0-1113 {}} {258 0 0-1114 {}}} CYCLES {}}
set a(0-1107) {NAME trans_ond.sub#1:slc(acc.tmp#1) TYPE READSLICE PAR 0-1004 XREFS 3196 LOC {2 0.1220999764883999 5 0.8587000234348001 5 0.8587000234348001 7 0.7284688829138756} PREDS {{258 0 0-1101 {}}} SUCCS {{258 0 0-1111 {}}} CYCLES {}}
set a(0-1108) {NAME trans_ond.sub#1:slc(acc.tmp#1)#1 TYPE READSLICE PAR 0-1004 XREFS 3197 LOC {2 0.1220999764883999 5 0.8587000234348001 5 0.8587000234348001 7 0.7284688829138756} PREDS {{258 0 0-1101 {}}} SUCCS {{258 0 0-1110 {}}} CYCLES {}}
set a(0-1109) {NAME trans_ond.sub#1:slc(acc.tmp#1)#2 TYPE READSLICE PAR 0-1004 XREFS 3198 LOC {2 0.1220999764883999 5 0.8587000234348001 5 0.8587000234348001 7 0.7284688829138756} PREDS {{258 0 0-1101 {}}} SUCCS {{259 0 0-1110 {}}} CYCLES {}}
set a(0-1110) {NAME trans_ond.sub#1:and TYPE AND PAR 0-1004 XREFS 3199 LOC {2 0.1220999764883999 5 0.8587000234348001 5 0.8587000234348001 7 0.7284688829138756} PREDS {{258 0 0-1108 {}} {259 0 0-1109 {}}} SUCCS {{259 0 0-1111 {}}} CYCLES {}}
set a(0-1111) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME trans_ond.sub#1:acc#1 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1004 XREFS 3200 LOC {2 0.1220999764883999 5 0.8587000234348001 5 0.8587000234348001 5 0.9051999936208 7 0.7749688530998754} PREDS {{258 0 0-1107 {}} {259 0 0-1110 {}}} SUCCS {{258 0 0-1117 {}} {258 0 0-1123 {}}} CYCLES {}}
set a(0-1112) {NAME trans_ond.sub#2:slc(acc.tmp#2) TYPE READSLICE PAR 0-1004 XREFS 3201 LOC {2 0.1220999764883999 3 0.953499999814 3 0.953499999814 7 0.7284688829138756} PREDS {{258 0 0-1106 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1113) {NAME trans_ond.sub#2:slc(acc.tmp#2)#1 TYPE READSLICE PAR 0-1004 XREFS 3202 LOC {2 0.1220999764883999 3 0.953499999814 3 0.953499999814 7 0.7284688829138756} PREDS {{258 0 0-1106 {}}} SUCCS {{258 0 0-1115 {}}} CYCLES {}}
set a(0-1114) {NAME trans_ond.sub#2:slc(acc.tmp#2)#2 TYPE READSLICE PAR 0-1004 XREFS 3203 LOC {2 0.1220999764883999 3 0.953499999814 3 0.953499999814 7 0.7284688829138756} PREDS {{258 0 0-1106 {}}} SUCCS {{259 0 0-1115 {}}} CYCLES {}}
set a(0-1115) {NAME trans_ond.sub#2:and TYPE AND PAR 0-1004 XREFS 3204 LOC {2 0.1220999764883999 3 0.953499999814 3 0.953499999814 7 0.7284688829138756} PREDS {{258 0 0-1113 {}} {259 0 0-1114 {}}} SUCCS {{259 0 0-1116 {}}} CYCLES {}}
set a(0-1116) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME trans_ond.sub#2:acc#1 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1004 XREFS 3205 LOC {2 0.1220999764883999 3 0.953499999814 3 0.953499999814 3 0.9999999699999998 7 0.7749688530998754} PREDS {{258 0 0-1112 {}} {259 0 0-1115 {}}} SUCCS {{259 0 0-1117 {}} {258 0 0-1124 {}}} CYCLES {}}
set a(0-1117) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME trans_ond.moy#5:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1004 XREFS 3206 LOC {2 0.16859996467439986 5 0.953499999814 5 0.953499999814 5 0.9999999699999998 7 0.8214688412858753} PREDS {{258 0 0-1111 {}} {259 0 0-1116 {}}} SUCCS {{259 0 0-1118 {}}} CYCLES {}}
set a(0-1118) {NAME trans_ond.moy#5:slc TYPE READSLICE PAR 0-1004 XREFS 3207 LOC {2 0.21509995286039982 5 0.999999988 5 0.999999988 7 0.8214688592858754} PREDS {{259 0 0-1117 {}}} SUCCS {{258 0 0-1122 {}}} CYCLES {}}
set a(0-1119) {NAME trans_ond.Trans_Ond:x:asn#7 TYPE ASSIGN PAR 0-1004 XREFS 3208 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.8214688592858754} PREDS {{774 0 0-1149 {}}} SUCCS {{259 0 0-1120 {}} {256 0 0-1149 {}}} CYCLES {}}
set a(0-1120) {NAME trans_ond.Trans_Ond:x:slc(trans_ond.Trans_Ond:x)#3 TYPE READSLICE PAR 0-1004 XREFS 3209 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.8214688592858754} PREDS {{259 0 0-1119 {}}} SUCCS {{259 0 0-1121 {}}} CYCLES {}}
set a(0-1121) {NAME trans_ond.Trans_Ond:ad3:conc TYPE CONCATENATE PAR 0-1004 XREFS 3210 LOC {1 0.14039997656159992 7 0.8214688592858754 7 0.8214688592858754 7 0.8214688592858754} PREDS {{258 0 0-1046 {}} {259 0 0-1120 {}}} SUCCS {{259 0 0-1122 {}}} CYCLES {}}
set a(0-1122) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:write_mem(Comp:rsc.d)#2 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-1004 XREFS 3211 LOC {4 1.0 7 1.0 7 1.0 8 0.0029999700119998805 8 0.0029999700119998805} PREDS {{128 0 0-1006 {}} {774 0 0-1122 {}} {774 0 0-1146 {}} {258 0 0-1072 {}} {258 0 0-1096 {}} {258 0 0-1118 {}} {259 0 0-1121 {}}} SUCCS {{774 0 0-1072 {}} {774 0 0-1096 {}} {774 0 0-1122 {}} {258 0 0-1146 {}}} CYCLES {}}
set a(0-1123) {NAME trans_ond.sub#5:conc TYPE CONCATENATE PAR 0-1004 XREFS 3212 LOC {2 0.16859996467439986 5 0.9052000116208001 5 0.9052000116208001 8 0.7266688829066755} PREDS {{258 0 0-1111 {}}} SUCCS {{258 0 0-1126 {}}} CYCLES {}}
set a(0-1124) {NAME trans_ond.sub#5:not TYPE NOT PAR 0-1004 XREFS 3213 LOC {2 0.16859996467439986 5 0.9052000116208001 5 0.9052000116208001 8 0.7266688829066755} PREDS {{258 0 0-1116 {}}} SUCCS {{259 0 0-1125 {}}} CYCLES {}}
set a(0-1125) {NAME trans_ond.sub#5:conc#2 TYPE CONCATENATE PAR 0-1004 XREFS 3214 LOC {2 0.16859996467439986 5 0.9052000116208001 5 0.9052000116208001 8 0.7266688829066755} PREDS {{259 0 0-1124 {}}} SUCCS {{259 0 0-1126 {}}} CYCLES {}}
set a(0-1126) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME trans_ond.sub#5:acc#2 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-1004 XREFS 3215 LOC {2 0.16859996467439986 5 0.9052000116208001 5 0.9052000116208001 5 0.953499981814 8 0.7749688530998754} PREDS {{258 0 0-1123 {}} {259 0 0-1125 {}}} SUCCS {{259 0 0-1127 {}}} CYCLES {}}
set a(0-1127) {NAME trans_ond.sub#5:slc TYPE READSLICE PAR 0-1004 XREFS 3216 LOC {2 0.2168999528675998 5 0.953499999814 5 0.953499999814 8 0.7749688710998754} PREDS {{259 0 0-1126 {}}} SUCCS {{259 0 0-1128 {}} {258 0 0-1129 {}} {258 0 0-1130 {}}} CYCLES {}}
set a(0-1128) {NAME trans_ond.sub#5:slc(acc.tmp#5) TYPE READSLICE PAR 0-1004 XREFS 3217 LOC {2 0.2168999528675998 5 0.953499999814 5 0.953499999814 8 0.7749688710998754} PREDS {{259 0 0-1127 {}}} SUCCS {{258 0 0-1132 {}}} CYCLES {}}
set a(0-1129) {NAME trans_ond.sub#5:slc(acc.tmp#5)#1 TYPE READSLICE PAR 0-1004 XREFS 3218 LOC {2 0.2168999528675998 5 0.953499999814 5 0.953499999814 8 0.7749688710998754} PREDS {{258 0 0-1127 {}}} SUCCS {{258 0 0-1131 {}}} CYCLES {}}
set a(0-1130) {NAME trans_ond.sub#5:slc(acc.tmp#5)#2 TYPE READSLICE PAR 0-1004 XREFS 3219 LOC {2 0.2168999528675998 5 0.953499999814 5 0.953499999814 8 0.7749688710998754} PREDS {{258 0 0-1127 {}}} SUCCS {{259 0 0-1131 {}}} CYCLES {}}
set a(0-1131) {NAME trans_ond.sub#5:and TYPE AND PAR 0-1004 XREFS 3220 LOC {2 0.2168999528675998 5 0.953499999814 5 0.953499999814 8 0.7749688710998754} PREDS {{258 0 0-1129 {}} {259 0 0-1130 {}}} SUCCS {{259 0 0-1132 {}}} CYCLES {}}
set a(0-1132) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME trans_ond.sub#5:acc#1 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1004 XREFS 3221 LOC {2 0.2168999528675998 5 0.953499999814 5 0.953499999814 5 0.9999999699999998 8 0.8214688412858753} PREDS {{258 0 0-1128 {}} {259 0 0-1131 {}}} SUCCS {{258 0 0-1146 {}}} CYCLES {}}
set a(0-1133) {NAME trans_ond.Trans_Ond:x:asn#8 TYPE ASSIGN PAR 0-1004 XREFS 3222 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.7668688710674755} PREDS {{774 0 0-1149 {}}} SUCCS {{259 0 0-1134 {}} {256 0 0-1149 {}}} CYCLES {}}
set a(0-1134) {NAME trans_ond.Trans_Ond:x:slc(trans_ond.Trans_Ond:x)#4 TYPE READSLICE PAR 0-1004 XREFS 3223 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.7668688710674755} PREDS {{259 0 0-1133 {}}} SUCCS {{259 0 0-1135 {}}} CYCLES {}}
set a(0-1135) {NAME passe_y:conc#12 TYPE CONCATENATE PAR 0-1004 XREFS 3224 LOC {1 0.14039997656159992 1 0.9453999997815999 1 0.9453999997815999 8 0.7668688710674755} PREDS {{258 0 0-1046 {}} {259 0 0-1134 {}}} SUCCS {{258 0 0-1145 {}}} CYCLES {}}
set a(0-1136) {NAME trans_ond.Mn_Trans_Ond:wi:asn#80 TYPE ASSIGN PAR 0-1004 XREFS 3225 LOC {0 0.999999988 1 0.9453999997815999 1 0.9453999997815999 8 0.7668688710674755} PREDS {} SUCCS {{258 0 0-1144 {}}} CYCLES {}}
set a(0-1137) {NAME trans_ond.Mn_Trans_Ond:wi:asn#81 TYPE ASSIGN PAR 0-1004 XREFS 3226 LOC {0 0.999999988 1 0.9453999997815999 1 0.9453999997815999 8 0.7668688710674755} PREDS {} SUCCS {{258 0 0-1144 {}}} CYCLES {}}
set a(0-1138) {NAME trans_ond.Mn_Trans_Ond:wi:asn#82 TYPE ASSIGN PAR 0-1004 XREFS 3227 LOC {0 0.999999988 1 0.9453999997815999 1 0.9453999997815999 8 0.7668688710674755} PREDS {} SUCCS {{258 0 0-1144 {}}} CYCLES {}}
set a(0-1139) {NAME trans_ond.Mn_Trans_Ond:wi:asn#83 TYPE ASSIGN PAR 0-1004 XREFS 3228 LOC {0 0.999999988 1 0.9453999997815999 1 0.9453999997815999 8 0.7668688710674755} PREDS {} SUCCS {{258 0 0-1144 {}}} CYCLES {}}
set a(0-1140) {NAME trans_ond.Mn_Trans_Ond:wi:asn#84 TYPE ASSIGN PAR 0-1004 XREFS 3229 LOC {0 0.999999988 1 0.9453999997815999 1 0.9453999997815999 8 0.7668688710674755} PREDS {} SUCCS {{258 0 0-1144 {}}} CYCLES {}}
set a(0-1141) {NAME trans_ond.Mn_Trans_Ond:wi:asn#85 TYPE ASSIGN PAR 0-1004 XREFS 3230 LOC {0 0.999999988 1 0.9453999997815999 1 0.9453999997815999 8 0.7668688710674755} PREDS {} SUCCS {{258 0 0-1144 {}}} CYCLES {}}
set a(0-1142) {NAME trans_ond.Mn_Trans_Ond:wi:asn#86 TYPE ASSIGN PAR 0-1004 XREFS 3231 LOC {0 0.999999988 1 0.9453999997815999 1 0.9453999997815999 8 0.7668688710674755} PREDS {} SUCCS {{258 0 0-1144 {}}} CYCLES {}}
set a(0-1143) {NAME trans_ond.Mn_Trans_Ond:wi:asn#87 TYPE ASSIGN PAR 0-1004 XREFS 3232 LOC {0 0.999999988 1 0.9453999997815999 1 0.9453999997815999 8 0.7668688710674755} PREDS {} SUCCS {{259 0 0-1144 {}}} CYCLES {}}
set a(0-1144) {NAME trans_ond.Mn_Trans_Ond:wi:conc#1 TYPE CONCATENATE PAR 0-1004 XREFS 3233 LOC {0 0.999999988 1 0.9453999997815999 1 0.9453999997815999 8 0.7668688710674755} PREDS {{258 0 0-1142 {}} {258 0 0-1141 {}} {258 0 0-1140 {}} {258 0 0-1139 {}} {258 0 0-1138 {}} {258 0 0-1137 {}} {258 0 0-1136 {}} {259 0 0-1143 {}}} SUCCS {{259 0 0-1145 {}}} CYCLES {}}
set a(0-1145) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,8,0,17) AREA_SCORE 17.00 QUANTITY 1 NAME passe_y:acc#13 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-1004 XREFS 3234 LOC {1 0.14039997656159992 1 0.9453999997815999 1 0.9453999997815999 1 0.9999999699999998 8 0.8214688412858754} PREDS {{258 0 0-1135 {}} {259 0 0-1144 {}}} SUCCS {{259 0 0-1146 {}}} CYCLES {}}
set a(0-1146) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:write_mem(Comp:rsc.d)#3 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-1004 XREFS 3235 LOC {5 1.0 8 1.0 8 1.0 9 0.0029999700119998805 9 0.0029999700119998805} PREDS {{128 0 0-1006 {}} {774 0 0-1146 {}} {258 0 0-1072 {}} {258 0 0-1096 {}} {258 0 0-1122 {}} {258 0 0-1132 {}} {259 0 0-1145 {}}} SUCCS {{774 0 0-1072 {}} {774 0 0-1096 {}} {774 0 0-1122 {}} {774 0 0-1146 {}}} CYCLES {}}
set a(0-1147) {NAME passe_y:asn#13 TYPE ASSIGN PAR 0-1004 XREFS 3236 LOC {0 0.999999988 1 0.9052000116208001 1 0.9052000116208001 9 0.9052000116208001} PREDS {{774 0 0-1149 {}}} SUCCS {{259 0 0-1148 {}} {256 0 0-1149 {}}} CYCLES {}}
set a(0-1148) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME passe_y:acc#38 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1004 XREFS 3237 LOC {1 0.0 1 0.9052000116208001 1 0.9052000116208001 1 0.9516999818067999 9 0.9516999818067999} PREDS {{259 0 0-1147 {}}} SUCCS {{259 0 0-1149 {}} {258 0 0-1150 {}}} CYCLES {}}
set a(0-1149) {NAME passe_y:asn(trans_ond.Trans_Ond:x#1.sva) TYPE ASSIGN PAR 0-1004 XREFS 3238 LOC {1 0.04649998818599996 1 0.9516999998068 1 0.9516999998068 9 0.999999988} PREDS {{128 0 0-1006 {}} {772 0 0-1149 {}} {256 0 0-1008 {}} {256 0 0-1016 {}} {256 0 0-1041 {}} {256 0 0-1047 {}} {256 0 0-1051 {}} {256 0 0-1057 {}} {256 0 0-1061 {}} {256 0 0-1069 {}} {256 0 0-1083 {}} {256 0 0-1119 {}} {256 0 0-1133 {}} {256 0 0-1147 {}} {259 0 0-1148 {}}} SUCCS {{774 0 0-1008 {}} {774 0 0-1016 {}} {774 0 0-1041 {}} {774 0 0-1047 {}} {774 0 0-1051 {}} {774 0 0-1057 {}} {774 0 0-1061 {}} {774 0 0-1069 {}} {774 0 0-1083 {}} {774 0 0-1119 {}} {774 0 0-1133 {}} {774 0 0-1147 {}} {772 0 0-1149 {}}} CYCLES {}}
set a(0-1150) {NAME passe_y:conc TYPE CONCATENATE PAR 0-1004 XREFS 3239 LOC {1 0.04649998818599996 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {{258 0 0-1148 {}}} SUCCS {{258 0 0-1168 {}}} CYCLES {}}
set a(0-1151) {NAME trans_ond.Mn_Trans_Ond:wi:asn#88 TYPE ASSIGN PAR 0-1004 XREFS 3240 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {} SUCCS {{259 0 0-1152 {}}} CYCLES {}}
set a(0-1152) {NAME trans_ond.Mn_Trans_Ond:wi:not#3 TYPE NOT PAR 0-1004 XREFS 3241 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {{259 0 0-1151 {}}} SUCCS {{258 0 0-1167 {}}} CYCLES {}}
set a(0-1153) {NAME trans_ond.Mn_Trans_Ond:wi:asn#89 TYPE ASSIGN PAR 0-1004 XREFS 3242 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {} SUCCS {{259 0 0-1154 {}}} CYCLES {}}
set a(0-1154) {NAME trans_ond.Mn_Trans_Ond:wi:not#5 TYPE NOT PAR 0-1004 XREFS 3243 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {{259 0 0-1153 {}}} SUCCS {{258 0 0-1167 {}}} CYCLES {}}
set a(0-1155) {NAME trans_ond.Mn_Trans_Ond:wi:asn#90 TYPE ASSIGN PAR 0-1004 XREFS 3244 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {} SUCCS {{259 0 0-1156 {}}} CYCLES {}}
set a(0-1156) {NAME trans_ond.Mn_Trans_Ond:wi:not#6 TYPE NOT PAR 0-1004 XREFS 3245 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {{259 0 0-1155 {}}} SUCCS {{258 0 0-1167 {}}} CYCLES {}}
set a(0-1157) {NAME trans_ond.Mn_Trans_Ond:wi:asn#91 TYPE ASSIGN PAR 0-1004 XREFS 3246 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {} SUCCS {{259 0 0-1158 {}}} CYCLES {}}
set a(0-1158) {NAME trans_ond.Mn_Trans_Ond:wi:not#7 TYPE NOT PAR 0-1004 XREFS 3247 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {{259 0 0-1157 {}}} SUCCS {{258 0 0-1167 {}}} CYCLES {}}
set a(0-1159) {NAME trans_ond.Mn_Trans_Ond:wi:asn#92 TYPE ASSIGN PAR 0-1004 XREFS 3248 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {} SUCCS {{259 0 0-1160 {}}} CYCLES {}}
set a(0-1160) {NAME trans_ond.Mn_Trans_Ond:wi:not#8 TYPE NOT PAR 0-1004 XREFS 3249 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {{259 0 0-1159 {}}} SUCCS {{258 0 0-1167 {}}} CYCLES {}}
set a(0-1161) {NAME trans_ond.Mn_Trans_Ond:wi:asn#93 TYPE ASSIGN PAR 0-1004 XREFS 3250 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {} SUCCS {{259 0 0-1162 {}}} CYCLES {}}
set a(0-1162) {NAME trans_ond.Mn_Trans_Ond:wi:not#9 TYPE NOT PAR 0-1004 XREFS 3251 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {{259 0 0-1161 {}}} SUCCS {{258 0 0-1167 {}}} CYCLES {}}
set a(0-1163) {NAME trans_ond.Mn_Trans_Ond:wi:asn#94 TYPE ASSIGN PAR 0-1004 XREFS 3252 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {} SUCCS {{259 0 0-1164 {}}} CYCLES {}}
set a(0-1164) {NAME trans_ond.Mn_Trans_Ond:wi:not#10 TYPE NOT PAR 0-1004 XREFS 3253 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {{259 0 0-1163 {}}} SUCCS {{258 0 0-1167 {}}} CYCLES {}}
set a(0-1165) {NAME trans_ond.Mn_Trans_Ond:wi:asn#95 TYPE ASSIGN PAR 0-1004 XREFS 3254 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {} SUCCS {{259 0 0-1166 {}}} CYCLES {}}
set a(0-1166) {NAME trans_ond.Mn_Trans_Ond:wi:not#11 TYPE NOT PAR 0-1004 XREFS 3255 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {{259 0 0-1165 {}}} SUCCS {{259 0 0-1167 {}}} CYCLES {}}
set a(0-1167) {NAME passe_y:conc#42 TYPE CONCATENATE PAR 0-1004 XREFS 3256 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 9 0.9516999998068} PREDS {{258 0 0-1164 {}} {258 0 0-1162 {}} {258 0 0-1160 {}} {258 0 0-1158 {}} {258 0 0-1156 {}} {258 0 0-1154 {}} {258 0 0-1152 {}} {259 0 0-1166 {}}} SUCCS {{259 0 0-1168 {}}} CYCLES {}}
set a(0-1168) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME passe_y:acc#48 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-1004 XREFS 3257 LOC {1 0.04649998818599996 1 0.9516999998068 1 0.9516999998068 1 0.9999999699999998 9 0.9999999699999998} PREDS {{258 0 0-1150 {}} {259 0 0-1167 {}}} SUCCS {{259 0 0-1169 {}}} CYCLES {}}
set a(0-1169) {NAME passe_y:slc#21 TYPE READSLICE PAR 0-1004 XREFS 3258 LOC {1 0.0947999763791999 1 0.999999988 1 0.999999988 9 0.999999988} PREDS {{259 0 0-1168 {}}} SUCCS {{259 0 0-1170 {}}} CYCLES {}}
set a(0-1170) {NAME passe_y:slc TYPE READSLICE PAR 0-1004 XREFS 3259 LOC {1 0.0947999763791999 1 0.999999988 1 0.999999988 9 0.999999988} PREDS {{259 0 0-1169 {}}} SUCCS {{259 0 0-1171 {}}} CYCLES {}}
set a(0-1171) {NAME passe_y:not TYPE NOT PAR 0-1004 XREFS 3260 LOC {1 0.0947999763791999 1 0.999999988 1 0.999999988 9 0.999999988} PREDS {{259 0 0-1170 {}}} SUCCS {{259 0 0-1172 {}}} CYCLES {}}
set a(0-1172) {NAME passe_y:asn#14 TYPE ASSIGN PAR 0-1004 XREFS 3261 LOC {1 0.0947999763791999 1 0.999999988 1 0.999999988 9 0.999999988} PREDS {{128 0 0-1006 {}} {772 0 0-1172 {}} {256 0 0-1005 {}} {259 0 0-1171 {}}} SUCCS {{774 0 0-1005 {}} {772 0 0-1172 {}}} CYCLES {}}
set a(0-1004) {CHI {0-1005 0-1006 0-1007 0-1008 0-1009 0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1036 0-1037 0-1038 0-1039 0-1040 0-1041 0-1042 0-1043 0-1044 0-1045 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053 0-1054 0-1055 0-1056 0-1057 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1093 0-1094 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107 0-1108 0-1109 0-1110 0-1111 0-1112 0-1113 0-1114 0-1115 0-1116 0-1117 0-1118 0-1119 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127 0-1128 0-1129 0-1130 0-1131 0-1132 0-1133 0-1134 0-1135 0-1136 0-1137 0-1138 0-1139 0-1140 0-1141 0-1142 0-1143 0-1144 0-1145 0-1146 0-1147 0-1148 0-1149 0-1150 0-1151 0-1152 0-1153 0-1154 0-1155 0-1156 0-1157 0-1158 0-1159 0-1160 0-1161 0-1162 0-1163 0-1164 0-1165 0-1166 0-1167 0-1168 0-1169 0-1170 0-1171 0-1172} ITERATIONS 256 RESET_LATENCY 0 CSTEPS 9 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 1474560 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 2304 TOTAL_CYCLES_IN 1474560 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 1474560 NAME passe_y TYPE LOOP DELAY {61440041.67 ns} PAR 0-979 XREFS 3262 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0-983 {}} {130 0 0-984 {}} {130 0 0-985 {}} {130 0 0-986 {}} {130 0 0-987 {}} {130 0 0-988 {}} {130 0 0-989 {}} {130 0 0-990 {}} {130 0 0-991 {}} {130 0 0-992 {}} {130 0 0-993 {}} {130 0 0-994 {}} {130 0 0-995 {}} {130 0 0-996 {}} {130 0 0-997 {}} {130 0 0-998 {}} {130 0 0-999 {}} {130 0 0-1000 {}} {130 0 0-1001 {}} {130 0 0-1002 {}} {258 0 0-982 {}} {774 0 0-1175 {}} {64 0 0-981 {}} {259 0 0-1003 {}}} SUCCS {{772 0 0-982 {}} {772 0 0-1003 {}} {131 0 0-1173 {}} {130 0 0-1174 {}} {130 0 0-1175 {}} {130 0 0-1176 {}} {130 0 0-1177 {}} {130 0 0-1178 {}} {130 0 0-1179 {}} {130 0 0-1180 {}} {130 0 0-1181 {}} {130 0 0-1182 {}} {130 0 0-1183 {}} {130 0 0-1184 {}} {130 0 0-1185 {}} {130 0 0-1186 {}} {130 0 0-1187 {}} {130 0 0-1188 {}} {130 0 0-1189 {}} {130 0 0-1190 {}} {130 0 0-1191 {}} {130 0 0-1192 {}} {130 0 0-1193 {}} {130 0 0-1194 {}} {130 0 0-1195 {}} {130 0 0-1196 {}}} CYCLES {}}
set a(0-1173) {NAME passe_x:asn#2 TYPE ASSIGN PAR 0-979 XREFS 3263 LOC {1 0.999999988 2 0.9069999876279999 2 0.9069999876279999 2 0.9069999876279999} PREDS {{774 0 0-1175 {}} {131 0 0-1004 {}}} SUCCS {{259 0 0-1174 {}} {256 0 0-1175 {}}} CYCLES {}}
set a(0-1174) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,2,1,7) AREA_SCORE 7.00 QUANTITY 1 NAME passe_x:acc#1 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-979 XREFS 3264 LOC {2 0.0 2 0.9069999876279999 2 0.9069999876279999 2 0.9525999578103999 2 0.9525999578103999} PREDS {{130 0 0-1004 {}} {259 0 0-1173 {}}} SUCCS {{259 0 0-1175 {}} {258 0 0-1176 {}}} CYCLES {}}
set a(0-1175) {NAME passe_x:asn(trans_ond.Trans_Ond:y#1.sva) TYPE ASSIGN PAR 0-979 XREFS 3265 LOC {2 0.045600000182400006 2 0.9525999878104 2 0.9525999878104 2 0.999999988} PREDS {{772 0 0-1175 {}} {130 0 0-1004 {}} {256 0 0-1173 {}} {259 0 0-1174 {}}} SUCCS {{774 0 0-1004 {}} {774 0 0-1173 {}} {772 0 0-1175 {}}} CYCLES {}}
set a(0-1176) {NAME passe_x:conc TYPE CONCATENATE PAR 0-979 XREFS 3266 LOC {2 0.045600000182400006 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}} {258 0 0-1174 {}}} SUCCS {{258 0 0-1192 {}}} CYCLES {}}
set a(0-1177) {NAME trans_ond.Mn_Trans_Ond:hi:asn#78 TYPE ASSIGN PAR 0-979 XREFS 3267 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}}} SUCCS {{259 0 0-1178 {}}} CYCLES {}}
set a(0-1178) {NAME trans_ond.Mn_Trans_Ond:hi:not#3 TYPE NOT PAR 0-979 XREFS 3268 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}} {259 0 0-1177 {}}} SUCCS {{258 0 0-1191 {}}} CYCLES {}}
set a(0-1179) {NAME trans_ond.Mn_Trans_Ond:hi:asn#79 TYPE ASSIGN PAR 0-979 XREFS 3269 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}}} SUCCS {{259 0 0-1180 {}}} CYCLES {}}
set a(0-1180) {NAME trans_ond.Mn_Trans_Ond:hi:not#5 TYPE NOT PAR 0-979 XREFS 3270 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}} {259 0 0-1179 {}}} SUCCS {{258 0 0-1191 {}}} CYCLES {}}
set a(0-1181) {NAME trans_ond.Mn_Trans_Ond:hi:asn#80 TYPE ASSIGN PAR 0-979 XREFS 3271 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}}} SUCCS {{259 0 0-1182 {}}} CYCLES {}}
set a(0-1182) {NAME trans_ond.Mn_Trans_Ond:hi:not#6 TYPE NOT PAR 0-979 XREFS 3272 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}} {259 0 0-1181 {}}} SUCCS {{258 0 0-1191 {}}} CYCLES {}}
set a(0-1183) {NAME trans_ond.Mn_Trans_Ond:hi:asn#81 TYPE ASSIGN PAR 0-979 XREFS 3273 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}}} SUCCS {{259 0 0-1184 {}}} CYCLES {}}
set a(0-1184) {NAME trans_ond.Mn_Trans_Ond:hi:not#7 TYPE NOT PAR 0-979 XREFS 3274 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}} {259 0 0-1183 {}}} SUCCS {{258 0 0-1191 {}}} CYCLES {}}
set a(0-1185) {NAME trans_ond.Mn_Trans_Ond:hi:asn#82 TYPE ASSIGN PAR 0-979 XREFS 3275 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}}} SUCCS {{259 0 0-1186 {}}} CYCLES {}}
set a(0-1186) {NAME trans_ond.Mn_Trans_Ond:hi:not#8 TYPE NOT PAR 0-979 XREFS 3276 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}} {259 0 0-1185 {}}} SUCCS {{258 0 0-1191 {}}} CYCLES {}}
set a(0-1187) {NAME trans_ond.Mn_Trans_Ond:hi:asn#83 TYPE ASSIGN PAR 0-979 XREFS 3277 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}}} SUCCS {{259 0 0-1188 {}}} CYCLES {}}
set a(0-1188) {NAME trans_ond.Mn_Trans_Ond:hi:not#9 TYPE NOT PAR 0-979 XREFS 3278 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}} {259 0 0-1187 {}}} SUCCS {{258 0 0-1191 {}}} CYCLES {}}
set a(0-1189) {NAME trans_ond.Mn_Trans_Ond:hi:asn#84 TYPE ASSIGN PAR 0-979 XREFS 3279 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}}} SUCCS {{259 0 0-1190 {}}} CYCLES {}}
set a(0-1190) {NAME trans_ond.Mn_Trans_Ond:hi:not#10 TYPE NOT PAR 0-979 XREFS 3280 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}} {259 0 0-1189 {}}} SUCCS {{259 0 0-1191 {}}} CYCLES {}}
set a(0-1191) {NAME passe_x:conc#2 TYPE CONCATENATE PAR 0-979 XREFS 3281 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1004 {}} {258 0 0-1188 {}} {258 0 0-1186 {}} {258 0 0-1184 {}} {258 0 0-1182 {}} {258 0 0-1180 {}} {258 0 0-1178 {}} {259 0 0-1190 {}}} SUCCS {{259 0 0-1192 {}}} CYCLES {}}
set a(0-1192) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,8,0,10) AREA_SCORE 9.00 QUANTITY 4 NAME passe_x:acc#4 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-979 XREFS 3282 LOC {2 0.045600000182400006 2 0.9525999878104 2 0.9525999878104 2 0.9999999579999999 2 0.9999999579999999} PREDS {{130 0 0-1004 {}} {258 0 0-1176 {}} {259 0 0-1191 {}}} SUCCS {{259 0 0-1193 {}}} CYCLES {}}
set a(0-1193) {NAME passe_x:slc#2 TYPE READSLICE PAR 0-979 XREFS 3283 LOC {2 0.093000000372 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-1004 {}} {259 0 0-1192 {}}} SUCCS {{259 0 0-1194 {}}} CYCLES {}}
set a(0-1194) {NAME passe_x:slc TYPE READSLICE PAR 0-979 XREFS 3284 LOC {2 0.093000000372 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-1004 {}} {259 0 0-1193 {}}} SUCCS {{259 0 0-1195 {}}} CYCLES {}}
set a(0-1195) {NAME passe_x:not TYPE NOT PAR 0-979 XREFS 3285 LOC {2 0.093000000372 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-1004 {}} {259 0 0-1194 {}}} SUCCS {{259 0 0-1196 {}}} CYCLES {}}
set a(0-1196) {NAME passe_x:asn#3 TYPE ASSIGN PAR 0-979 XREFS 3286 LOC {2 0.093000000372 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-1004 {}} {772 0 0-1196 {}} {256 0 0-980 {}} {259 0 0-1195 {}}} SUCCS {{774 0 0-980 {}} {772 0 0-1196 {}}} CYCLES {}}
set a(0-979) {CHI {0-980 0-981 0-982 0-983 0-984 0-985 0-986 0-987 0-988 0-989 0-990 0-991 0-992 0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-1001 0-1002 0-1003 0-1004 0-1173 0-1174 0-1175 0-1176 0-1177 0-1178 0-1179 0-1180 0-1181 0-1182 0-1183 0-1184 0-1185 0-1186 0-1187 0-1188 0-1189 0-1190 0-1191 0-1192 0-1193 0-1194 0-1195 0-1196} ITERATIONS 128 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 1475840 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 256 TOTAL_CYCLES_IN 1280 TOTAL_CYCLES_UNDER 1474560 TOTAL_CYCLES 1475840 NAME passe_x TYPE LOOP DELAY {61493375.00 ns} PAR 0-956 XREFS 3287 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0-960 {}} {130 0 0-961 {}} {130 0 0-962 {}} {130 0 0-963 {}} {130 0 0-964 {}} {130 0 0-965 {}} {130 0 0-966 {}} {130 0 0-967 {}} {130 0 0-968 {}} {130 0 0-969 {}} {130 0 0-970 {}} {130 0 0-971 {}} {130 0 0-972 {}} {130 0 0-973 {}} {130 0 0-974 {}} {130 0 0-975 {}} {130 0 0-976 {}} {130 0 0-977 {}} {774 0 0-1597 {}} {774 0 0-1596 {}} {774 0 0-1595 {}} {774 0 0-1594 {}} {774 0 0-1593 {}} {774 0 0-1592 {}} {774 0 0-1591 {}} {258 0 0-959 {}} {774 0 0-1605 {}} {774 0 0-1604 {}} {774 0 0-1603 {}} {774 0 0-1602 {}} {774 0 0-1601 {}} {774 0 0-1600 {}} {774 0 0-1599 {}} {774 0 0-1598 {}} {64 0 0-958 {}} {259 0 0-978 {}}} SUCCS {{772 0 0-959 {}} {772 0 0-978 {}} {131 0 0-1197 {}} {130 0 0-1198 {}} {130 0 0-1199 {}} {130 0 0-1200 {}} {130 0 0-1201 {}} {130 0 0-1202 {}} {130 0 0-1204 {}} {130 0 0-1205 {}} {130 0 0-1206 {}} {130 0 0-1207 {}} {130 0 0-1208 {}} {130 0 0-1209 {}} {130 0 0-1210 {}} {130 0 0-1211 {}} {130 0 0-1212 {}} {130 0 0-1213 {}} {130 0 0-1214 {}} {130 0 0-1215 {}} {130 0 0-1216 {}} {130 0 0-1217 {}} {130 0 0-1218 {}} {130 0 0-1219 {}} {130 0 0-1220 {}} {130 0 0-1221 {}} {130 0 0-1222 {}} {130 0 0-1548 {}} {130 0 0-1549 {}} {130 0 0-1550 {}} {130 0 0-1551 {}} {130 0 0-1552 {}} {130 0 0-1553 {}} {130 0 0-1554 {}} {130 0 0-1555 {}} {130 0 0-1556 {}} {130 0 0-1557 {}} {130 0 0-1558 {}} {130 0 0-1559 {}} {130 0 0-1560 {}} {130 0 0-1561 {}} {130 0 0-1562 {}} {130 0 0-1563 {}} {130 0 0-1564 {}} {130 0 0-1565 {}} {130 0 0-1566 {}} {130 0 0-1567 {}} {130 0 0-1568 {}} {130 0 0-1569 {}} {130 0 0-1570 {}} {130 0 0-1571 {}} {130 0 0-1572 {}} {130 0 0-1573 {}} {130 0 0-1574 {}} {130 0 0-1575 {}} {130 0 0-1576 {}} {130 0 0-1577 {}} {130 0 0-1578 {}} {130 0 0-1579 {}} {130 0 0-1580 {}} {130 0 0-1581 {}} {130 0 0-1582 {}} {130 0 0-1583 {}} {130 0 0-1584 {}} {130 0 0-1585 {}} {130 0 0-1586 {}} {130 0 0-1587 {}} {130 0 0-1588 {}} {130 0 0-1589 {}} {130 0 0-1590 {}} {130 0 0-1591 {}} {130 0 0-1592 {}} {130 0 0-1593 {}} {130 0 0-1594 {}} {130 0 0-1595 {}} {130 0 0-1596 {}} {130 0 0-1597 {}} {130 0 0-1598 {}} {130 0 0-1599 {}} {130 0 0-1600 {}} {130 0 0-1601 {}} {130 0 0-1602 {}} {130 0 0-1603 {}} {130 0 0-1604 {}} {130 0 0-1605 {}} {130 0 0-1606 {}} {130 0 0-1607 {}} {130 0 0-1608 {}} {130 0 0-1609 {}} {130 0 0-1610 {}} {130 0 0-1611 {}} {130 0 0-1612 {}} {130 0 0-1613 {}} {130 0 0-1614 {}}} CYCLES {}}
set a(0-1197) {NAME levels:if:slc(nblevels#1) TYPE READSLICE PAR 0-956 XREFS 3288 LOC {1 0.999999988 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{131 0 0-979 {}}} SUCCS {{258 0 0-1202 {}} {130 0 0-1222 {}}} CYCLES {}}
set a(0-1198) {NAME trans_ond.Mn_Trans_Ond:i:asn TYPE ASSIGN PAR 0-956 XREFS 3289 LOC {1 0.999999988 1 0.999999988 1 0.999999988 2 0.9354999877419999} PREDS {{130 0 0-979 {}} {774 0 0-1590 {}}} SUCCS {{259 0 0-1199 {}} {130 0 0-1222 {}} {256 0 0-1590 {}}} CYCLES {}}
set a(0-1199) {NAME trans_ond.Mn_Trans_Ond:i:slc(trans_ond.Mn_Trans_Ond:i#1.sg1)#1 TYPE READSLICE PAR 0-956 XREFS 3290 LOC {1 0.999999988 1 0.999999988 1 0.999999988 2 0.9354999877419999} PREDS {{130 0 0-979 {}} {259 0 0-1198 {}}} SUCCS {{258 0 0-1201 {}} {130 0 0-1222 {}}} CYCLES {}}
set a(0-1200) {NAME levels:if:slc(nblevels#1)#1 TYPE READSLICE PAR 0-956 XREFS 3291 LOC {1 0.999999988 2 0.9354999877419999 2 0.9354999877419999 2 0.9354999877419999} PREDS {{130 0 0-979 {}}} SUCCS {{259 0 0-1201 {}} {130 0 0-1222 {}}} CYCLES {}}
set a(0-1201) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_equal(2) AREA_SCORE 2.03 QUANTITY 1 NAME levels:if:equal TYPE EQUAL DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-956 XREFS 3292 LOC {2 0.0 2 0.9354999877419999 2 0.9354999877419999 2 0.9543999578175998 2 0.9543999578175998} PREDS {{130 0 0-979 {}} {258 0 0-1199 {}} {259 0 0-1200 {}}} SUCCS {{259 0 0-1202 {}} {130 0 0-1222 {}}} CYCLES {}}
set a(0-1202) {NAME levels:nand TYPE NAND PAR 0-956 XREFS 3293 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{130 0 0-979 {}} {258 0 0-1197 {}} {259 0 0-1201 {}}} SUCCS {{259 0 0-1203 {}} {130 0 0-1222 {}} {258 0 0-1549 {}} {258 0 0-1553 {}} {258 0 0-1556 {}} {258 0 0-1559 {}} {258 0 0-1562 {}} {258 0 0-1565 {}} {258 0 0-1567 {}} {258 0 0-1571 {}} {258 0 0-1574 {}} {258 0 0-1577 {}} {258 0 0-1580 {}} {258 0 0-1583 {}} {258 0 0-1586 {}}} CYCLES {}}
set a(0-1203) {NAME levels:sel TYPE SELECT PAR 0-956 XREFS 3294 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{259 0 0-1202 {}}} SUCCS {{131 0 0-1204 {}} {146 0 0-1205 {}} {146 0 0-1206 {}} {146 0 0-1207 {}} {146 0 0-1208 {}} {146 0 0-1209 {}} {146 0 0-1210 {}} {146 0 0-1211 {}} {146 0 0-1212 {}} {146 0 0-1213 {}} {146 0 0-1214 {}} {146 0 0-1215 {}} {146 0 0-1216 {}} {146 0 0-1217 {}} {146 0 0-1218 {}} {146 0 0-1219 {}} {146 0 0-1220 {}} {130 0 0-1221 {}} {130 0 0-1222 {}} {130 0 0-1433 {}} {146 0 0-1434 {}} {146 0 0-1435 {}} {146 0 0-1436 {}} {146 0 0-1437 {}} {146 0 0-1438 {}} {146 0 0-1439 {}} {146 0 0-1440 {}} {146 0 0-1441 {}} {146 0 0-1442 {}} {146 0 0-1443 {}} {146 0 0-1444 {}} {146 0 0-1445 {}} {146 0 0-1446 {}} {146 0 0-1447 {}} {146 0 0-1448 {}} {146 0 0-1449 {}} {146 0 0-1450 {}} {146 0 0-1451 {}} {130 0 0-1452 {}} {130 0 0-1453 {}}} CYCLES {}}
set a(0-1204) {NAME passe_x#1:asn(trans_ond.Trans_Ond#1:y) TYPE ASSIGN PAR 0-956 XREFS 3295 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.999999988} PREDS {{130 0 0-979 {}} {772 0 0-1222 {}} {131 0 0-1203 {}}} SUCCS {{258 0 0-1222 {}}} CYCLES {}}
set a(0-1205) {NAME trans_ond.Mn_Trans_Ond:hi:asn#85 TYPE ASSIGN PAR 0-956 XREFS 3296 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {774 0 0-1591 {}}} SUCCS {{259 0 0-1206 {}} {130 0 0-1222 {}} {256 0 0-1591 {}}} CYCLES {}}
set a(0-1206) {NAME trans_ond.Mn_Trans_Ond:hi:not#29 TYPE NOT PAR 0-956 XREFS 3297 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {259 0 0-1205 {}}} SUCCS {{258 0 0-1217 {}} {130 0 0-1222 {}}} CYCLES {}}
set a(0-1207) {NAME trans_ond.Mn_Trans_Ond:hi:asn#86 TYPE ASSIGN PAR 0-956 XREFS 3298 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {774 0 0-1592 {}}} SUCCS {{259 0 0-1208 {}} {130 0 0-1222 {}} {256 0 0-1592 {}}} CYCLES {}}
set a(0-1208) {NAME trans_ond.Mn_Trans_Ond:hi:not#30 TYPE NOT PAR 0-956 XREFS 3299 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {259 0 0-1207 {}}} SUCCS {{258 0 0-1217 {}} {130 0 0-1222 {}}} CYCLES {}}
set a(0-1209) {NAME trans_ond.Mn_Trans_Ond:hi:asn#87 TYPE ASSIGN PAR 0-956 XREFS 3300 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {774 0 0-1593 {}}} SUCCS {{259 0 0-1210 {}} {130 0 0-1222 {}} {256 0 0-1593 {}}} CYCLES {}}
set a(0-1210) {NAME trans_ond.Mn_Trans_Ond:hi:not#31 TYPE NOT PAR 0-956 XREFS 3301 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {259 0 0-1209 {}}} SUCCS {{258 0 0-1217 {}} {130 0 0-1222 {}}} CYCLES {}}
set a(0-1211) {NAME trans_ond.Mn_Trans_Ond:hi:asn#88 TYPE ASSIGN PAR 0-956 XREFS 3302 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {774 0 0-1594 {}}} SUCCS {{259 0 0-1212 {}} {130 0 0-1222 {}} {256 0 0-1594 {}}} CYCLES {}}
set a(0-1212) {NAME trans_ond.Mn_Trans_Ond:hi:not#32 TYPE NOT PAR 0-956 XREFS 3303 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {259 0 0-1211 {}}} SUCCS {{258 0 0-1217 {}} {130 0 0-1222 {}}} CYCLES {}}
set a(0-1213) {NAME trans_ond.Mn_Trans_Ond:hi:asn#89 TYPE ASSIGN PAR 0-956 XREFS 3304 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {774 0 0-1595 {}}} SUCCS {{259 0 0-1214 {}} {130 0 0-1222 {}} {256 0 0-1595 {}}} CYCLES {}}
set a(0-1214) {NAME trans_ond.Mn_Trans_Ond:hi:not#33 TYPE NOT PAR 0-956 XREFS 3305 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {259 0 0-1213 {}}} SUCCS {{258 0 0-1217 {}} {130 0 0-1222 {}}} CYCLES {}}
set a(0-1215) {NAME trans_ond.Mn_Trans_Ond:hi:asn#90 TYPE ASSIGN PAR 0-956 XREFS 3306 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {774 0 0-1596 {}}} SUCCS {{259 0 0-1216 {}} {130 0 0-1222 {}} {256 0 0-1596 {}}} CYCLES {}}
set a(0-1216) {NAME trans_ond.Mn_Trans_Ond:hi:not#34 TYPE NOT PAR 0-956 XREFS 3307 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {259 0 0-1215 {}}} SUCCS {{259 0 0-1217 {}} {130 0 0-1222 {}}} CYCLES {}}
set a(0-1217) {NAME passe_x#1:conc#1 TYPE CONCATENATE PAR 0-956 XREFS 3308 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9543999878175999} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {258 0 0-1214 {}} {258 0 0-1212 {}} {258 0 0-1210 {}} {258 0 0-1208 {}} {258 0 0-1206 {}} {259 0 0-1216 {}}} SUCCS {{259 0 0-1218 {}} {130 0 0-1222 {}}} CYCLES {}}
set a(0-1218) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,2,1,7) AREA_SCORE 7.00 QUANTITY 1 NAME passe_x#1:acc#3 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-956 XREFS 3309 LOC {2 0.018900000075600002 2 0.9543999878175999 2 0.9543999878175999 2 0.9999999579999999 2 0.9999999579999999} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {259 0 0-1217 {}}} SUCCS {{259 0 0-1219 {}} {130 0 0-1222 {}}} CYCLES {}}
set a(0-1219) {NAME passe_x#1:slc#1 TYPE READSLICE PAR 0-956 XREFS 3310 LOC {2 0.064500000258 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {259 0 0-1218 {}}} SUCCS {{259 0 0-1220 {}} {130 0 0-1222 {}}} CYCLES {}}
set a(0-1220) {NAME passe_x#1:not#4 TYPE NOT PAR 0-956 XREFS 3311 LOC {2 0.064500000258 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{146 0 0-1203 {}} {130 0 0-979 {}} {259 0 0-1219 {}}} SUCCS {{259 0 0-1221 {}} {130 0 0-1222 {}}} CYCLES {}}
set a(0-1221) {NAME passe_x#1:asn TYPE ASSIGN PAR 0-956 XREFS 3312 LOC {2 0.064500000258 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-1203 {}} {130 0 0-979 {}} {772 0 0-1222 {}} {259 0 0-1220 {}}} SUCCS {{259 0 0-1222 {}}} CYCLES {}}
set a(0-1223) {NAME passe_x#1:asn#1 TYPE ASSIGN PAR 0-1222 XREFS 3313 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-1432 {}}} SUCCS {{259 0 0-1224 {}} {256 0 0-1432 {}}} CYCLES {}}
set a(0-1224) {NAME break(passe_x#1) TYPE TERMINATE PAR 0-1222 XREFS 3314 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{259 0 0-1223 {}}} SUCCS {{129 0 0-1225 {}} {128 0 0-1244 {}} {64 0 0-1245 {}}} CYCLES {}}
set a(0-1225) {NAME passe_y#1:asn(trans_ond.Trans_Ond#1:x) TYPE ASSIGN PAR 0-1222 XREFS 3315 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{772 0 0-1245 {}} {129 0 0-1224 {}}} SUCCS {{258 0 0-1245 {}}} CYCLES {}}
set a(0-1226) {NAME trans_ond.Mn_Trans_Ond:wi:asn#96 TYPE ASSIGN PAR 0-1222 XREFS 3316 LOC {0 0.999999988 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {} SUCCS {{259 0 0-1227 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1227) {NAME trans_ond.Mn_Trans_Ond:wi:not#33 TYPE NOT PAR 0-1222 XREFS 3317 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{259 0 0-1226 {}}} SUCCS {{258 0 0-1240 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1228) {NAME trans_ond.Mn_Trans_Ond:wi:asn#97 TYPE ASSIGN PAR 0-1222 XREFS 3318 LOC {0 0.999999988 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {} SUCCS {{259 0 0-1229 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1229) {NAME trans_ond.Mn_Trans_Ond:wi:not#34 TYPE NOT PAR 0-1222 XREFS 3319 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{259 0 0-1228 {}}} SUCCS {{258 0 0-1240 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1230) {NAME trans_ond.Mn_Trans_Ond:wi:asn#98 TYPE ASSIGN PAR 0-1222 XREFS 3320 LOC {0 0.999999988 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {} SUCCS {{259 0 0-1231 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1231) {NAME trans_ond.Mn_Trans_Ond:wi:not#35 TYPE NOT PAR 0-1222 XREFS 3321 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{259 0 0-1230 {}}} SUCCS {{258 0 0-1240 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1232) {NAME trans_ond.Mn_Trans_Ond:wi:asn#99 TYPE ASSIGN PAR 0-1222 XREFS 3322 LOC {0 0.999999988 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {} SUCCS {{259 0 0-1233 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1233) {NAME trans_ond.Mn_Trans_Ond:wi:not#36 TYPE NOT PAR 0-1222 XREFS 3323 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{259 0 0-1232 {}}} SUCCS {{258 0 0-1240 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1234) {NAME trans_ond.Mn_Trans_Ond:wi:asn#100 TYPE ASSIGN PAR 0-1222 XREFS 3324 LOC {0 0.999999988 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {} SUCCS {{259 0 0-1235 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1235) {NAME trans_ond.Mn_Trans_Ond:wi:not#37 TYPE NOT PAR 0-1222 XREFS 3325 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{259 0 0-1234 {}}} SUCCS {{258 0 0-1240 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1236) {NAME trans_ond.Mn_Trans_Ond:wi:asn#101 TYPE ASSIGN PAR 0-1222 XREFS 3326 LOC {0 0.999999988 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {} SUCCS {{259 0 0-1237 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1237) {NAME trans_ond.Mn_Trans_Ond:wi:not#38 TYPE NOT PAR 0-1222 XREFS 3327 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{259 0 0-1236 {}}} SUCCS {{258 0 0-1240 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1238) {NAME trans_ond.Mn_Trans_Ond:wi:asn#102 TYPE ASSIGN PAR 0-1222 XREFS 3328 LOC {0 0.999999988 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {} SUCCS {{259 0 0-1239 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1239) {NAME trans_ond.Mn_Trans_Ond:wi:not#39 TYPE NOT PAR 0-1222 XREFS 3329 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{259 0 0-1238 {}}} SUCCS {{259 0 0-1240 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1240) {NAME passe_y#1:conc#43 TYPE CONCATENATE PAR 0-1222 XREFS 3330 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.953499999814} PREDS {{258 0 0-1237 {}} {258 0 0-1235 {}} {258 0 0-1233 {}} {258 0 0-1231 {}} {258 0 0-1229 {}} {258 0 0-1227 {}} {259 0 0-1239 {}}} SUCCS {{259 0 0-1241 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1241) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME passe_y#1:acc#42 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1222 XREFS 3331 LOC {1 0.0 1 0.953499999814 1 0.953499999814 1 0.9999999699999998 1 0.9999999699999998} PREDS {{259 0 0-1240 {}}} SUCCS {{259 0 0-1242 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1242) {NAME passe_y#1:slc#20 TYPE READSLICE PAR 0-1222 XREFS 3332 LOC {1 0.04649998818599996 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-1241 {}}} SUCCS {{259 0 0-1243 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1243) {NAME passe_y#1:not#4 TYPE NOT PAR 0-1222 XREFS 3333 LOC {1 0.04649998818599996 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-1242 {}}} SUCCS {{259 0 0-1244 {}} {130 0 0-1245 {}}} CYCLES {}}
set a(0-1244) {NAME passe_y#1:asn TYPE ASSIGN PAR 0-1222 XREFS 3334 LOC {1 0.04649998818599996 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-1224 {}} {772 0 0-1245 {}} {259 0 0-1243 {}}} SUCCS {{259 0 0-1245 {}}} CYCLES {}}
set a(0-1246) {NAME passe_y#1:asn#1 TYPE ASSIGN PAR 0-1245 XREFS 3335 LOC {0 0.999999988 0 0.999999988 0 0.999999988 5 0.999999988} PREDS {{774 0 0-1410 {}}} SUCCS {{259 0 0-1247 {}} {256 0 0-1410 {}}} CYCLES {}}
set a(0-1247) {NAME break(passe_y#1) TYPE TERMINATE PAR 0-1245 XREFS 3336 LOC {0 0.999999988 0 0.999999988 0 0.999999988 5 0.999999988} PREDS {{259 0 0-1246 {}}} SUCCS {{128 0 0-1314 {}} {128 0 0-1337 {}} {128 0 0-1363 {}} {128 0 0-1386 {}} {128 0 0-1389 {}} {128 0 0-1410 {}}} CYCLES {}}
set a(0-1248) {NAME passe_y#1:asn#2 TYPE ASSIGN PAR 0-1245 XREFS 3337 LOC {0 0.999999988 1 0.8997999875991999 1 0.8997999875991999 4 0.7740688590962754} PREDS {} SUCCS {{259 0 0-1249 {}}} CYCLES {}}
set a(0-1249) {NAME passe_y#1:conc#44 TYPE CONCATENATE PAR 0-1245 XREFS 3338 LOC {0 0.999999988 1 0.8997999875991999 1 0.8997999875991999 4 0.7740688590962754} PREDS {{259 0 0-1248 {}}} SUCCS {{258 0 0-1254 {}}} CYCLES {}}
set a(0-1250) {NAME passe_y#1:asn#3 TYPE ASSIGN PAR 0-1245 XREFS 3339 LOC {0 0.999999988 1 0.8997999875991999 1 0.8997999875991999 4 0.7740688590962754} PREDS {} SUCCS {{258 0 0-1253 {}}} CYCLES {}}
set a(0-1251) {NAME trans_ond.Trans_Ond#1:x:asn TYPE ASSIGN PAR 0-1245 XREFS 3340 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.7740688590962754} PREDS {{774 0 0-1389 {}}} SUCCS {{259 0 0-1252 {}} {256 0 0-1389 {}}} CYCLES {}}
set a(0-1252) {NAME trans_ond.Trans_Ond#1:x:slc(trans_ond.Trans_Ond#1:x) TYPE READSLICE PAR 0-1245 XREFS 3341 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.7740688590962754} PREDS {{259 0 0-1251 {}}} SUCCS {{259 0 0-1253 {}}} CYCLES {}}
set a(0-1253) {NAME passe_y#1:conc#45 TYPE CONCATENATE PAR 0-1245 XREFS 3342 LOC {0 0.999999988 1 0.8997999875991999 1 0.8997999875991999 4 0.7740688590962754} PREDS {{258 0 0-1250 {}} {259 0 0-1252 {}}} SUCCS {{259 0 0-1254 {}}} CYCLES {}}
set a(0-1254) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,8,0,10) AREA_SCORE 9.00 QUANTITY 4 NAME passe_y#1:acc#43 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-1245 XREFS 3343 LOC {1 0.0 1 0.8997999875991999 1 0.8997999875991999 1 0.9471999577887997 4 0.8214688292858753} PREDS {{258 0 0-1249 {}} {259 0 0-1253 {}}} SUCCS {{259 0 0-1255 {}}} CYCLES {}}
set a(0-1255) {NAME passe_y#1:slc#21 TYPE READSLICE PAR 0-1245 XREFS 3344 LOC {1 0.0474000001896 1 0.9471999877888 1 0.9471999877888 4 0.8214688592858754} PREDS {{259 0 0-1254 {}}} SUCCS {{258 0 0-1291 {}} {258 0 0-1295 {}} {258 0 0-1313 {}} {258 0 0-1327 {}}} CYCLES {}}
set a(0-1256) {NAME trans_ond.Trans_Ond#1:y:asn TYPE ASSIGN PAR 0-1245 XREFS 3345 LOC {0 0.999999988 1 0.7284688589138755 1 0.7284688589138755 4 0.7284688589138755} PREDS {} SUCCS {{259 0 0-1257 {}}} CYCLES {}}
set a(0-1257) {NAME trans_ond.Trans_Ond#1:y:conc#5 TYPE CONCATENATE PAR 0-1245 XREFS 3346 LOC {0 0.999999988 1 0.7284688589138755 1 0.7284688589138755 4 0.7284688589138755} PREDS {{259 0 0-1256 {}}} SUCCS {{258 0 0-1260 {}}} CYCLES {}}
set a(0-1258) {NAME trans_ond.Trans_Ond#1:x:asn#1 TYPE ASSIGN PAR 0-1245 XREFS 3347 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.7284688589138755} PREDS {{774 0 0-1389 {}}} SUCCS {{259 0 0-1259 {}} {256 0 0-1389 {}}} CYCLES {}}
set a(0-1259) {NAME trans_ond.Trans_Ond#1:x:slc(trans_ond.Trans_Ond#1:x)#9 TYPE READSLICE PAR 0-1245 XREFS 3348 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.7284688589138755} PREDS {{259 0 0-1258 {}}} SUCCS {{259 0 0-1260 {}}} CYCLES {}}
set a(0-1260) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,2,0,8) AREA_SCORE 7.00 QUANTITY 2 NAME passe_y#1:acc#44 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-1245 XREFS 3349 LOC {1 0.0 1 0.7284688589138755 1 0.7284688589138755 1 0.7740688290962754 4 0.7740688290962754} PREDS {{258 0 0-1257 {}} {259 0 0-1259 {}}} SUCCS {{258 0 0-1263 {}}} CYCLES {}}
set a(0-1261) {NAME trans_ond.Trans_Ond#1:y:asn#1 TYPE ASSIGN PAR 0-1245 XREFS 3350 LOC {0 0.999999988 1 0.7740688590962754 1 0.7740688590962754 4 0.7740688590962754} PREDS {} SUCCS {{259 0 0-1262 {}}} CYCLES {}}
set a(0-1262) {NAME trans_ond.Trans_Ond#1:y:conc#6 TYPE CONCATENATE PAR 0-1245 XREFS 3351 LOC {0 0.999999988 1 0.7740688590962754 1 0.7740688590962754 4 0.7740688590962754} PREDS {{259 0 0-1261 {}}} SUCCS {{259 0 0-1263 {}}} CYCLES {}}
set a(0-1263) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,8,0,10) AREA_SCORE 9.00 QUANTITY 4 NAME passe_y#1:acc#3 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-1245 XREFS 3352 LOC {1 0.045600000182400006 1 0.7740688590962754 1 0.7740688590962754 1 0.8214688292858753 4 0.8214688292858753} PREDS {{258 0 0-1260 {}} {259 0 0-1262 {}}} SUCCS {{258 0 0-1301 {}} {258 0 0-1305 {}}} CYCLES {}}
set a(0-1264) {NAME passe_y#1:asn#4 TYPE ASSIGN PAR 0-1245 XREFS 3353 LOC {0 0.999999988 1 0.8523999994096001 1 0.8523999994096001 7 0.7275688709102756} PREDS {} SUCCS {{258 0 0-1270 {}}} CYCLES {}}
set a(0-1265) {NAME passe_y#1:asn#5 TYPE ASSIGN PAR 0-1245 XREFS 3354 LOC {0 0.999999988 1 0.8523999994096001 1 0.8523999994096001 7 0.7275688709102756} PREDS {} SUCCS {{258 0 0-1270 {}}} CYCLES {}}
set a(0-1266) {NAME passe_y#1:asn#6 TYPE ASSIGN PAR 0-1245 XREFS 3355 LOC {0 0.999999988 1 0.8523999994096001 1 0.8523999994096001 7 0.7275688709102756} PREDS {} SUCCS {{258 0 0-1270 {}}} CYCLES {}}
set a(0-1267) {NAME passe_y#1:asn#7 TYPE ASSIGN PAR 0-1245 XREFS 3356 LOC {0 0.999999988 1 0.8523999994096001 1 0.8523999994096001 7 0.7275688709102756} PREDS {} SUCCS {{258 0 0-1270 {}}} CYCLES {}}
set a(0-1268) {NAME passe_y#1:asn#8 TYPE ASSIGN PAR 0-1245 XREFS 3357 LOC {0 0.999999988 1 0.8523999994096001 1 0.8523999994096001 7 0.7275688709102756} PREDS {} SUCCS {{258 0 0-1270 {}}} CYCLES {}}
set a(0-1269) {NAME passe_y#1:asn#9 TYPE ASSIGN PAR 0-1245 XREFS 3358 LOC {0 0.999999988 1 0.8523999994096001 1 0.8523999994096001 7 0.7275688709102756} PREDS {} SUCCS {{259 0 0-1270 {}}} CYCLES {}}
set a(0-1270) {NAME passe_y#1:conc#34 TYPE CONCATENATE PAR 0-1245 XREFS 3359 LOC {0 0.999999988 1 0.8523999994096001 1 0.8523999994096001 7 0.7275688709102756} PREDS {{258 0 0-1268 {}} {258 0 0-1267 {}} {258 0 0-1266 {}} {258 0 0-1265 {}} {258 0 0-1264 {}} {259 0 0-1269 {}}} SUCCS {{258 0 0-1285 {}}} CYCLES {}}
set a(0-1271) {NAME passe_y#1:asn#10 TYPE ASSIGN PAR 0-1245 XREFS 3360 LOC {0 0.999999988 1 0.8067999992271999 1 0.8067999992271999 7 0.6819688707278755} PREDS {} SUCCS {{259 0 0-1272 {}}} CYCLES {}}
set a(0-1272) {NAME passe_y#1:conc#46 TYPE CONCATENATE PAR 0-1245 XREFS 3361 LOC {0 0.999999988 1 0.8067999992271999 1 0.8067999992271999 7 0.6819688707278755} PREDS {{259 0 0-1271 {}}} SUCCS {{258 0 0-1283 {}}} CYCLES {}}
set a(0-1273) {NAME trans_ond.Mn_Trans_Ond:hi:asn#91 TYPE ASSIGN PAR 0-1245 XREFS 3362 LOC {0 0.999999988 1 0.8067999992271999 1 0.8067999992271999 7 0.6819688707278755} PREDS {} SUCCS {{258 0 0-1279 {}}} CYCLES {}}
set a(0-1274) {NAME trans_ond.Mn_Trans_Ond:hi:asn#92 TYPE ASSIGN PAR 0-1245 XREFS 3363 LOC {0 0.999999988 1 0.8067999992271999 1 0.8067999992271999 7 0.6819688707278755} PREDS {} SUCCS {{258 0 0-1279 {}}} CYCLES {}}
set a(0-1275) {NAME trans_ond.Mn_Trans_Ond:hi:asn#93 TYPE ASSIGN PAR 0-1245 XREFS 3364 LOC {0 0.999999988 1 0.8067999992271999 1 0.8067999992271999 7 0.6819688707278755} PREDS {} SUCCS {{258 0 0-1279 {}}} CYCLES {}}
set a(0-1276) {NAME trans_ond.Mn_Trans_Ond:hi:asn#94 TYPE ASSIGN PAR 0-1245 XREFS 3365 LOC {0 0.999999988 1 0.8067999992271999 1 0.8067999992271999 7 0.6819688707278755} PREDS {} SUCCS {{258 0 0-1279 {}}} CYCLES {}}
set a(0-1277) {NAME trans_ond.Mn_Trans_Ond:hi:asn#95 TYPE ASSIGN PAR 0-1245 XREFS 3366 LOC {0 0.999999988 1 0.8067999992271999 1 0.8067999992271999 7 0.6819688707278755} PREDS {} SUCCS {{258 0 0-1279 {}}} CYCLES {}}
set a(0-1278) {NAME trans_ond.Mn_Trans_Ond:hi:asn#96 TYPE ASSIGN PAR 0-1245 XREFS 3367 LOC {0 0.999999988 1 0.8067999992271999 1 0.8067999992271999 7 0.6819688707278755} PREDS {} SUCCS {{259 0 0-1279 {}}} CYCLES {}}
set a(0-1279) {NAME trans_ond.Mn_Trans_Ond:hi:conc#3 TYPE CONCATENATE PAR 0-1245 XREFS 3368 LOC {0 0.999999988 1 0.8067999992271999 1 0.8067999992271999 7 0.6819688707278755} PREDS {{258 0 0-1277 {}} {258 0 0-1276 {}} {258 0 0-1275 {}} {258 0 0-1274 {}} {258 0 0-1273 {}} {259 0 0-1278 {}}} SUCCS {{258 0 0-1282 {}}} CYCLES {}}
set a(0-1280) {NAME trans_ond.Trans_Ond#1:x:asn#2 TYPE ASSIGN PAR 0-1245 XREFS 3369 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.6819688707278755} PREDS {{774 0 0-1389 {}}} SUCCS {{259 0 0-1281 {}} {256 0 0-1389 {}}} CYCLES {}}
set a(0-1281) {NAME trans_ond.Trans_Ond#1:x:slc(trans_ond.Trans_Ond#1:x)#8 TYPE READSLICE PAR 0-1245 XREFS 3370 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.6819688707278755} PREDS {{259 0 0-1280 {}}} SUCCS {{259 0 0-1282 {}}} CYCLES {}}
set a(0-1282) {NAME passe_y#1:conc#47 TYPE CONCATENATE PAR 0-1245 XREFS 3371 LOC {0 0.999999988 1 0.8067999992271999 1 0.8067999992271999 7 0.6819688707278755} PREDS {{258 0 0-1279 {}} {259 0 0-1281 {}}} SUCCS {{259 0 0-1283 {}}} CYCLES {}}
set a(0-1283) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,7,0,8) AREA_SCORE 7.00 QUANTITY 1 NAME passe_y#1:acc#45 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-1245 XREFS 3372 LOC {1 0.0 1 0.8067999992271999 1 0.8067999992271999 1 0.8523999694095998 7 0.7275688409102754} PREDS {{258 0 0-1272 {}} {259 0 0-1282 {}}} SUCCS {{259 0 0-1284 {}}} CYCLES {}}
set a(0-1284) {NAME passe_y#1:slc#22 TYPE READSLICE PAR 0-1245 XREFS 3373 LOC {1 0.045600000182400006 1 0.8523999994096001 1 0.8523999994096001 7 0.7275688709102756} PREDS {{259 0 0-1283 {}}} SUCCS {{259 0 0-1285 {}}} CYCLES {}}
set a(0-1285) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,7,0,9) AREA_SCORE 8.00 QUANTITY 1 NAME passe_y#1:acc#46 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1245 XREFS 3374 LOC {1 0.045600000182400006 1 0.8523999994096001 1 0.8523999994096001 1 0.8988999695955999 7 0.7740688410962754} PREDS {{258 0 0-1270 {}} {259 0 0-1284 {}}} SUCCS {{258 0 0-1288 {}}} CYCLES {}}
set a(0-1286) {NAME trans_ond.Trans_Ond#1:y:asn#2 TYPE ASSIGN PAR 0-1245 XREFS 3375 LOC {0 0.999999988 1 0.8988999875956 1 0.8988999875956 7 0.7740688590962754} PREDS {} SUCCS {{259 0 0-1287 {}}} CYCLES {}}
set a(0-1287) {NAME trans_ond.Trans_Ond#1:y:conc#3 TYPE CONCATENATE PAR 0-1245 XREFS 3376 LOC {0 0.999999988 1 0.8988999875956 1 0.8988999875956 7 0.7740688590962754} PREDS {{259 0 0-1286 {}}} SUCCS {{259 0 0-1288 {}}} CYCLES {}}
set a(0-1288) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,8,0,10) AREA_SCORE 9.00 QUANTITY 4 NAME passe_y#1:acc#10 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-1245 XREFS 3377 LOC {1 0.09209998836839996 1 0.8988999875956 1 0.8988999875956 1 0.9462999577851998 7 0.8214688292858753} PREDS {{258 0 0-1285 {}} {259 0 0-1287 {}}} SUCCS {{258 0 0-1362 {}} {258 0 0-1376 {}}} CYCLES {}}
set a(0-1289) {NAME trans_ond.Trans_Ond#1:x:asn#3 TYPE ASSIGN PAR 0-1245 XREFS 3378 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8214688592858754} PREDS {{774 0 0-1389 {}}} SUCCS {{259 0 0-1290 {}} {256 0 0-1389 {}}} CYCLES {}}
set a(0-1290) {NAME trans_ond.Trans_Ond#1:x:slc(trans_ond.Trans_Ond#1:x)#4 TYPE READSLICE PAR 0-1245 XREFS 3379 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8214688592858754} PREDS {{259 0 0-1289 {}}} SUCCS {{259 0 0-1291 {}}} CYCLES {}}
set a(0-1291) {NAME passe_y#1:conc#39 TYPE CONCATENATE PAR 0-1245 XREFS 3380 LOC {1 0.0474000001896 4 0.8214688592858754 4 0.8214688592858754 4 0.8214688592858754} PREDS {{258 0 0-1255 {}} {259 0 0-1290 {}}} SUCCS {{259 0 0-1292 {}}} CYCLES {}}
set a(0-1292) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:read_mem(Comp:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-1245 XREFS 3381 LOC {1 1.0 4 1.0 4 1.0 5 0.07379997029519988 5 0.07379997029519988} PREDS {{259 0 0-1291 {}}} SUCCS {{258 0 0-1297 {}} {258 0 0-1338 {}}} CYCLES {}}
set a(0-1293) {NAME passe_y#1:asn#11 TYPE ASSIGN PAR 0-1245 XREFS 3382 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8214688592858754} PREDS {{774 0 0-1389 {}}} SUCCS {{259 0 0-1294 {}} {256 0 0-1389 {}}} CYCLES {}}
set a(0-1294) {NAME passe_y#1:slc(trans_ond.Trans_Ond#1:x#1) TYPE READSLICE PAR 0-1245 XREFS 3383 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8214688592858754} PREDS {{259 0 0-1293 {}}} SUCCS {{259 0 0-1295 {}}} CYCLES {}}
set a(0-1295) {NAME passe_y#1:conc#40 TYPE CONCATENATE PAR 0-1245 XREFS 3384 LOC {1 0.0474000001896 3 0.8214688592858754 3 0.8214688592858754 4 0.8214688592858754} PREDS {{258 0 0-1255 {}} {259 0 0-1294 {}}} SUCCS {{259 0 0-1296 {}}} CYCLES {}}
set a(0-1296) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:read_mem(Comp:rsc.d)#1 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-1245 XREFS 3385 LOC {1 1.0 3 1.0 3 1.0 4 0.07379997029519988 5 0.07379997029519988} PREDS {{259 0 0-1295 {}}} SUCCS {{259 0 0-1297 {}} {258 0 0-1339 {}}} CYCLES {}}
set a(0-1297) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME trans_ond.moy#6:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1245 XREFS 3386 LOC {2 0.07379998829519994 5 0.7284688829138756 5 0.7284688829138756 5 0.7749688530998754 5 0.7749688530998754} PREDS {{258 0 0-1292 {}} {259 0 0-1296 {}}} SUCCS {{259 0 0-1298 {}}} CYCLES {}}
set a(0-1298) {NAME trans_ond.moy#6:slc TYPE READSLICE PAR 0-1245 XREFS 3387 LOC {2 0.12029997648119992 5 0.7749688710998754 5 0.7749688710998754 5 0.7749688710998754} PREDS {{259 0 0-1297 {}}} SUCCS {{258 0 0-1309 {}} {258 0 0-1315 {}}} CYCLES {}}
set a(0-1299) {NAME trans_ond.Trans_Ond#1:x:asn#4 TYPE ASSIGN PAR 0-1245 XREFS 3388 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8214688592858754} PREDS {{774 0 0-1389 {}}} SUCCS {{259 0 0-1300 {}} {256 0 0-1389 {}}} CYCLES {}}
set a(0-1300) {NAME trans_ond.Trans_Ond#1:x:slc(trans_ond.Trans_Ond#1:x)#5 TYPE READSLICE PAR 0-1245 XREFS 3389 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8214688592858754} PREDS {{259 0 0-1299 {}}} SUCCS {{259 0 0-1301 {}}} CYCLES {}}
set a(0-1301) {NAME passe_y#1:conc#41 TYPE CONCATENATE PAR 0-1245 XREFS 3390 LOC {1 0.093000000372 2 0.8214688592858754 2 0.8214688592858754 4 0.8214688592858754} PREDS {{258 0 0-1263 {}} {259 0 0-1300 {}}} SUCCS {{259 0 0-1302 {}}} CYCLES {}}
set a(0-1302) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:read_mem(Comp:rsc.d)#2 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-1245 XREFS 3391 LOC {1 1.0 2 1.0 2 1.0 3 0.07379997029519988 5 0.07379997029519988} PREDS {{259 0 0-1301 {}}} SUCCS {{258 0 0-1307 {}} {258 0 0-1343 {}}} CYCLES {}}
set a(0-1303) {NAME passe_y#1:asn#12 TYPE ASSIGN PAR 0-1245 XREFS 3392 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8214688592858754} PREDS {{774 0 0-1389 {}}} SUCCS {{259 0 0-1304 {}} {256 0 0-1389 {}}} CYCLES {}}
set a(0-1304) {NAME passe_y#1:slc(trans_ond.Trans_Ond#1:x#1)#1 TYPE READSLICE PAR 0-1245 XREFS 3393 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.8214688592858754} PREDS {{259 0 0-1303 {}}} SUCCS {{259 0 0-1305 {}}} CYCLES {}}
set a(0-1305) {NAME passe_y#1:conc#42 TYPE CONCATENATE PAR 0-1245 XREFS 3394 LOC {1 0.093000000372 1 0.8214688592858754 1 0.8214688592858754 4 0.8214688592858754} PREDS {{258 0 0-1263 {}} {259 0 0-1304 {}}} SUCCS {{259 0 0-1306 {}}} CYCLES {}}
set a(0-1306) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:read_mem(Comp:rsc.d)#3 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-1245 XREFS 3395 LOC {1 1.0 1 1.0 1 1.0 2 0.07379997029519988 5 0.07379997029519988} PREDS {{259 0 0-1305 {}}} SUCCS {{259 0 0-1307 {}} {258 0 0-1344 {}}} CYCLES {}}
set a(0-1307) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME trans_ond.moy#7:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1245 XREFS 3396 LOC {2 0.07379998829519994 3 0.953499999814 3 0.953499999814 3 0.9999999699999998 5 0.7749688530998754} PREDS {{258 0 0-1302 {}} {259 0 0-1306 {}}} SUCCS {{259 0 0-1308 {}}} CYCLES {}}
set a(0-1308) {NAME trans_ond.moy#7:slc TYPE READSLICE PAR 0-1245 XREFS 3397 LOC {2 0.12029997648119992 3 0.999999988 3 0.999999988 5 0.7749688710998754} PREDS {{259 0 0-1307 {}}} SUCCS {{259 0 0-1309 {}} {258 0 0-1316 {}}} CYCLES {}}
set a(0-1309) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME trans_ond.moy#8:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1245 XREFS 3398 LOC {2 0.12029997648119992 5 0.7749688710998754 5 0.7749688710998754 5 0.8214688412858753 5 0.8214688412858753} PREDS {{258 0 0-1298 {}} {259 0 0-1308 {}}} SUCCS {{259 0 0-1310 {}}} CYCLES {}}
set a(0-1310) {NAME trans_ond.moy#8:slc TYPE READSLICE PAR 0-1245 XREFS 3399 LOC {2 0.16679996466719987 5 0.8214688592858754 5 0.8214688592858754 5 0.8214688592858754} PREDS {{259 0 0-1309 {}}} SUCCS {{258 0 0-1314 {}}} CYCLES {}}
set a(0-1311) {NAME trans_ond.Trans_Ond#1:x:asn#5 TYPE ASSIGN PAR 0-1245 XREFS 3400 LOC {0 0.999999988 0 0.999999988 0 0.999999988 5 0.8214688592858754} PREDS {{774 0 0-1389 {}}} SUCCS {{259 0 0-1312 {}} {256 0 0-1389 {}}} CYCLES {}}
set a(0-1312) {NAME trans_ond.Trans_Ond#1:x:slc(trans_ond.Trans_Ond#1:x)#1 TYPE READSLICE PAR 0-1245 XREFS 3401 LOC {0 0.999999988 0 0.999999988 0 0.999999988 5 0.8214688592858754} PREDS {{259 0 0-1311 {}}} SUCCS {{259 0 0-1313 {}}} CYCLES {}}
set a(0-1313) {NAME trans_ond.Trans_Ond#1:ad1:conc TYPE CONCATENATE PAR 0-1245 XREFS 3402 LOC {1 0.0474000001896 5 0.8214688592858754 5 0.8214688592858754 5 0.8214688592858754} PREDS {{258 0 0-1255 {}} {259 0 0-1312 {}}} SUCCS {{259 0 0-1314 {}}} CYCLES {}}
set a(0-1314) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:write_mem(Src:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-1245 XREFS 3403 LOC {2 1.0 5 1.0 5 1.0 6 0.0029999700119998805 6 0.0029999700119998805} PREDS {{128 0 0-1247 {}} {774 0 0-1314 {}} {774 0 0-1337 {}} {774 0 0-1363 {}} {774 0 0-1386 {}} {258 0 0-1310 {}} {259 0 0-1313 {}}} SUCCS {{774 0 0-1314 {}} {258 0 0-1337 {}} {258 0 0-1363 {}} {258 0 0-1386 {}}} CYCLES {}}
set a(0-1315) {NAME trans_ond.sub#6:conc TYPE CONCATENATE PAR 0-1245 XREFS 3404 LOC {2 0.12029997648119992 5 0.9052000116208001 5 0.9052000116208001 6 0.7266688829066755} PREDS {{258 0 0-1298 {}}} SUCCS {{258 0 0-1318 {}}} CYCLES {}}
set a(0-1316) {NAME trans_ond.sub#6:not TYPE NOT PAR 0-1245 XREFS 3405 LOC {2 0.12029997648119992 5 0.9052000116208001 5 0.9052000116208001 6 0.7266688829066755} PREDS {{258 0 0-1308 {}}} SUCCS {{259 0 0-1317 {}}} CYCLES {}}
set a(0-1317) {NAME trans_ond.sub#6:conc#2 TYPE CONCATENATE PAR 0-1245 XREFS 3406 LOC {2 0.12029997648119992 5 0.9052000116208001 5 0.9052000116208001 6 0.7266688829066755} PREDS {{259 0 0-1316 {}}} SUCCS {{259 0 0-1318 {}}} CYCLES {}}
set a(0-1318) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME trans_ond.sub#6:acc#2 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-1245 XREFS 3407 LOC {2 0.12029997648119992 5 0.9052000116208001 5 0.9052000116208001 5 0.953499981814 6 0.7749688530998754} PREDS {{258 0 0-1315 {}} {259 0 0-1317 {}}} SUCCS {{259 0 0-1319 {}}} CYCLES {}}
set a(0-1319) {NAME trans_ond.sub#6:slc TYPE READSLICE PAR 0-1245 XREFS 3408 LOC {2 0.16859996467439986 5 0.953499999814 5 0.953499999814 6 0.7749688710998754} PREDS {{259 0 0-1318 {}}} SUCCS {{259 0 0-1320 {}} {258 0 0-1321 {}} {258 0 0-1322 {}}} CYCLES {}}
set a(0-1320) {NAME trans_ond.sub#6:slc(acc.tmp#6) TYPE READSLICE PAR 0-1245 XREFS 3409 LOC {2 0.16859996467439986 5 0.953499999814 5 0.953499999814 6 0.7749688710998754} PREDS {{259 0 0-1319 {}}} SUCCS {{258 0 0-1324 {}}} CYCLES {}}
set a(0-1321) {NAME trans_ond.sub#6:slc(acc.tmp#6)#1 TYPE READSLICE PAR 0-1245 XREFS 3410 LOC {2 0.16859996467439986 5 0.953499999814 5 0.953499999814 6 0.7749688710998754} PREDS {{258 0 0-1319 {}}} SUCCS {{258 0 0-1323 {}}} CYCLES {}}
set a(0-1322) {NAME trans_ond.sub#6:slc(acc.tmp#6)#2 TYPE READSLICE PAR 0-1245 XREFS 3411 LOC {2 0.16859996467439986 5 0.953499999814 5 0.953499999814 6 0.7749688710998754} PREDS {{258 0 0-1319 {}}} SUCCS {{259 0 0-1323 {}}} CYCLES {}}
set a(0-1323) {NAME trans_ond.sub#6:and TYPE AND PAR 0-1245 XREFS 3412 LOC {2 0.16859996467439986 5 0.953499999814 5 0.953499999814 6 0.7749688710998754} PREDS {{258 0 0-1321 {}} {259 0 0-1322 {}}} SUCCS {{259 0 0-1324 {}}} CYCLES {}}
set a(0-1324) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME trans_ond.sub#6:acc#1 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1245 XREFS 3413 LOC {2 0.16859996467439986 5 0.953499999814 5 0.953499999814 5 0.9999999699999998 6 0.8214688412858753} PREDS {{258 0 0-1320 {}} {259 0 0-1323 {}}} SUCCS {{258 0 0-1337 {}}} CYCLES {}}
set a(0-1325) {NAME trans_ond.Trans_Ond#1:x:asn#6 TYPE ASSIGN PAR 0-1245 XREFS 3414 LOC {0 0.999999988 0 0.999999988 0 0.999999988 6 0.7686688590746755} PREDS {{774 0 0-1389 {}}} SUCCS {{259 0 0-1326 {}} {256 0 0-1389 {}}} CYCLES {}}
set a(0-1326) {NAME trans_ond.Trans_Ond#1:x:slc(trans_ond.Trans_Ond#1:x)#10 TYPE READSLICE PAR 0-1245 XREFS 3415 LOC {0 0.999999988 0 0.999999988 0 0.999999988 6 0.7686688590746755} PREDS {{259 0 0-1325 {}}} SUCCS {{259 0 0-1327 {}}} CYCLES {}}
set a(0-1327) {NAME passe_y#1:conc#10 TYPE CONCATENATE PAR 0-1245 XREFS 3416 LOC {1 0.0474000001896 1 0.9471999877888 1 0.9471999877888 6 0.7686688590746755} PREDS {{258 0 0-1255 {}} {259 0 0-1326 {}}} SUCCS {{258 0 0-1336 {}}} CYCLES {}}
set a(0-1328) {NAME trans_ond.Mn_Trans_Ond:wi:asn#103 TYPE ASSIGN PAR 0-1245 XREFS 3417 LOC {0 0.999999988 1 0.9471999877888 1 0.9471999877888 6 0.7686688590746755} PREDS {} SUCCS {{258 0 0-1335 {}}} CYCLES {}}
set a(0-1329) {NAME trans_ond.Mn_Trans_Ond:wi:asn#104 TYPE ASSIGN PAR 0-1245 XREFS 3418 LOC {0 0.999999988 1 0.9471999877888 1 0.9471999877888 6 0.7686688590746755} PREDS {} SUCCS {{258 0 0-1335 {}}} CYCLES {}}
set a(0-1330) {NAME trans_ond.Mn_Trans_Ond:wi:asn#105 TYPE ASSIGN PAR 0-1245 XREFS 3419 LOC {0 0.999999988 1 0.9471999877888 1 0.9471999877888 6 0.7686688590746755} PREDS {} SUCCS {{258 0 0-1335 {}}} CYCLES {}}
set a(0-1331) {NAME trans_ond.Mn_Trans_Ond:wi:asn#106 TYPE ASSIGN PAR 0-1245 XREFS 3420 LOC {0 0.999999988 1 0.9471999877888 1 0.9471999877888 6 0.7686688590746755} PREDS {} SUCCS {{258 0 0-1335 {}}} CYCLES {}}
set a(0-1332) {NAME trans_ond.Mn_Trans_Ond:wi:asn#107 TYPE ASSIGN PAR 0-1245 XREFS 3421 LOC {0 0.999999988 1 0.9471999877888 1 0.9471999877888 6 0.7686688590746755} PREDS {} SUCCS {{258 0 0-1335 {}}} CYCLES {}}
set a(0-1333) {NAME trans_ond.Mn_Trans_Ond:wi:asn#108 TYPE ASSIGN PAR 0-1245 XREFS 3422 LOC {0 0.999999988 1 0.9471999877888 1 0.9471999877888 6 0.7686688590746755} PREDS {} SUCCS {{258 0 0-1335 {}}} CYCLES {}}
set a(0-1334) {NAME trans_ond.Mn_Trans_Ond:wi:asn#109 TYPE ASSIGN PAR 0-1245 XREFS 3423 LOC {0 0.999999988 1 0.9471999877888 1 0.9471999877888 6 0.7686688590746755} PREDS {} SUCCS {{259 0 0-1335 {}}} CYCLES {}}
set a(0-1335) {NAME trans_ond.Mn_Trans_Ond:wi:conc#6 TYPE CONCATENATE PAR 0-1245 XREFS 3424 LOC {0 0.999999988 1 0.9471999877888 1 0.9471999877888 6 0.7686688590746755} PREDS {{258 0 0-1333 {}} {258 0 0-1332 {}} {258 0 0-1331 {}} {258 0 0-1330 {}} {258 0 0-1329 {}} {258 0 0-1328 {}} {259 0 0-1334 {}}} SUCCS {{259 0 0-1336 {}}} CYCLES {}}
set a(0-1336) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(15,0,7,0,15) AREA_SCORE 15.00 QUANTITY 1 NAME passe_y#1:acc#7 TYPE ACCU DELAY {1.76 ns} LIBRARY_DELAY {1.76 ns} PAR 0-1245 XREFS 3425 LOC {1 0.0474000001896 1 0.9471999877888 1 0.9471999877888 1 0.9999999579999999 6 0.8214688292858754} PREDS {{258 0 0-1327 {}} {259 0 0-1335 {}}} SUCCS {{259 0 0-1337 {}}} CYCLES {}}
set a(0-1337) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:write_mem(Src:rsc.d)#1 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-1245 XREFS 3426 LOC {3 1.0 6 1.0 6 1.0 7 0.0029999700119998805 7 0.0029999700119998805} PREDS {{128 0 0-1247 {}} {774 0 0-1337 {}} {774 0 0-1363 {}} {774 0 0-1386 {}} {258 0 0-1314 {}} {258 0 0-1324 {}} {259 0 0-1336 {}}} SUCCS {{774 0 0-1314 {}} {774 0 0-1337 {}} {258 0 0-1363 {}} {258 0 0-1386 {}}} CYCLES {}}
set a(0-1338) {NAME trans_ond.sub#7:conc TYPE CONCATENATE PAR 0-1245 XREFS 3427 LOC {2 0.07379998829519994 5 0.8104000352416001 5 0.8104000352416001 7 0.6801688947206757} PREDS {{258 0 0-1292 {}}} SUCCS {{258 0 0-1341 {}}} CYCLES {}}
set a(0-1339) {NAME trans_ond.sub#7:not TYPE NOT PAR 0-1245 XREFS 3428 LOC {2 0.07379998829519994 5 0.8104000352416001 5 0.8104000352416001 7 0.6801688947206757} PREDS {{258 0 0-1296 {}}} SUCCS {{259 0 0-1340 {}}} CYCLES {}}
set a(0-1340) {NAME trans_ond.sub#7:conc#2 TYPE CONCATENATE PAR 0-1245 XREFS 3429 LOC {2 0.07379998829519994 5 0.8104000352416001 5 0.8104000352416001 7 0.6801688947206757} PREDS {{259 0 0-1339 {}}} SUCCS {{259 0 0-1341 {}}} CYCLES {}}
set a(0-1341) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME trans_ond.sub#7:acc#2 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-1245 XREFS 3430 LOC {2 0.07379998829519994 5 0.8104000352416001 5 0.8104000352416001 5 0.8587000054348 7 0.7284688649138755} PREDS {{258 0 0-1338 {}} {259 0 0-1340 {}}} SUCCS {{259 0 0-1342 {}}} CYCLES {}}
set a(0-1342) {NAME trans_ond.sub#7:slc TYPE READSLICE PAR 0-1245 XREFS 3431 LOC {2 0.1220999764883999 5 0.8587000234348001 5 0.8587000234348001 7 0.7284688829138756} PREDS {{259 0 0-1341 {}}} SUCCS {{258 0 0-1348 {}} {258 0 0-1349 {}} {258 0 0-1350 {}}} CYCLES {}}
set a(0-1343) {NAME trans_ond.sub#8:conc TYPE CONCATENATE PAR 0-1245 XREFS 3432 LOC {2 0.07379998829519994 3 0.9052000116208001 3 0.9052000116208001 7 0.6801688947206757} PREDS {{258 0 0-1302 {}}} SUCCS {{258 0 0-1346 {}}} CYCLES {}}
set a(0-1344) {NAME trans_ond.sub#8:not TYPE NOT PAR 0-1245 XREFS 3433 LOC {2 0.07379998829519994 3 0.9052000116208001 3 0.9052000116208001 7 0.6801688947206757} PREDS {{258 0 0-1306 {}}} SUCCS {{259 0 0-1345 {}}} CYCLES {}}
set a(0-1345) {NAME trans_ond.sub#8:conc#2 TYPE CONCATENATE PAR 0-1245 XREFS 3434 LOC {2 0.07379998829519994 3 0.9052000116208001 3 0.9052000116208001 7 0.6801688947206757} PREDS {{259 0 0-1344 {}}} SUCCS {{259 0 0-1346 {}}} CYCLES {}}
set a(0-1346) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME trans_ond.sub#8:acc#2 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-1245 XREFS 3435 LOC {2 0.07379998829519994 3 0.9052000116208001 3 0.9052000116208001 3 0.953499981814 7 0.7284688649138755} PREDS {{258 0 0-1343 {}} {259 0 0-1345 {}}} SUCCS {{259 0 0-1347 {}}} CYCLES {}}
set a(0-1347) {NAME trans_ond.sub#8:slc TYPE READSLICE PAR 0-1245 XREFS 3436 LOC {2 0.1220999764883999 3 0.953499999814 3 0.953499999814 7 0.7284688829138756} PREDS {{259 0 0-1346 {}}} SUCCS {{258 0 0-1353 {}} {258 0 0-1354 {}} {258 0 0-1355 {}}} CYCLES {}}
set a(0-1348) {NAME trans_ond.sub#7:slc(acc.tmp#7) TYPE READSLICE PAR 0-1245 XREFS 3437 LOC {2 0.1220999764883999 5 0.8587000234348001 5 0.8587000234348001 7 0.7284688829138756} PREDS {{258 0 0-1342 {}}} SUCCS {{258 0 0-1352 {}}} CYCLES {}}
set a(0-1349) {NAME trans_ond.sub#7:slc(acc.tmp#7)#1 TYPE READSLICE PAR 0-1245 XREFS 3438 LOC {2 0.1220999764883999 5 0.8587000234348001 5 0.8587000234348001 7 0.7284688829138756} PREDS {{258 0 0-1342 {}}} SUCCS {{258 0 0-1351 {}}} CYCLES {}}
set a(0-1350) {NAME trans_ond.sub#7:slc(acc.tmp#7)#2 TYPE READSLICE PAR 0-1245 XREFS 3439 LOC {2 0.1220999764883999 5 0.8587000234348001 5 0.8587000234348001 7 0.7284688829138756} PREDS {{258 0 0-1342 {}}} SUCCS {{259 0 0-1351 {}}} CYCLES {}}
set a(0-1351) {NAME trans_ond.sub#7:and TYPE AND PAR 0-1245 XREFS 3440 LOC {2 0.1220999764883999 5 0.8587000234348001 5 0.8587000234348001 7 0.7284688829138756} PREDS {{258 0 0-1349 {}} {259 0 0-1350 {}}} SUCCS {{259 0 0-1352 {}}} CYCLES {}}
set a(0-1352) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME trans_ond.sub#7:acc#1 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1245 XREFS 3441 LOC {2 0.1220999764883999 5 0.8587000234348001 5 0.8587000234348001 5 0.9051999936208 7 0.7749688530998754} PREDS {{258 0 0-1348 {}} {259 0 0-1351 {}}} SUCCS {{258 0 0-1358 {}} {258 0 0-1364 {}}} CYCLES {}}
set a(0-1353) {NAME trans_ond.sub#8:slc(acc.tmp#8) TYPE READSLICE PAR 0-1245 XREFS 3442 LOC {2 0.1220999764883999 3 0.953499999814 3 0.953499999814 7 0.7284688829138756} PREDS {{258 0 0-1347 {}}} SUCCS {{258 0 0-1357 {}}} CYCLES {}}
set a(0-1354) {NAME trans_ond.sub#8:slc(acc.tmp#8)#1 TYPE READSLICE PAR 0-1245 XREFS 3443 LOC {2 0.1220999764883999 3 0.953499999814 3 0.953499999814 7 0.7284688829138756} PREDS {{258 0 0-1347 {}}} SUCCS {{258 0 0-1356 {}}} CYCLES {}}
set a(0-1355) {NAME trans_ond.sub#8:slc(acc.tmp#8)#2 TYPE READSLICE PAR 0-1245 XREFS 3444 LOC {2 0.1220999764883999 3 0.953499999814 3 0.953499999814 7 0.7284688829138756} PREDS {{258 0 0-1347 {}}} SUCCS {{259 0 0-1356 {}}} CYCLES {}}
set a(0-1356) {NAME trans_ond.sub#8:and TYPE AND PAR 0-1245 XREFS 3445 LOC {2 0.1220999764883999 3 0.953499999814 3 0.953499999814 7 0.7284688829138756} PREDS {{258 0 0-1354 {}} {259 0 0-1355 {}}} SUCCS {{259 0 0-1357 {}}} CYCLES {}}
set a(0-1357) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME trans_ond.sub#8:acc#1 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1245 XREFS 3446 LOC {2 0.1220999764883999 3 0.953499999814 3 0.953499999814 3 0.9999999699999998 7 0.7749688530998754} PREDS {{258 0 0-1353 {}} {259 0 0-1356 {}}} SUCCS {{259 0 0-1358 {}} {258 0 0-1365 {}}} CYCLES {}}
set a(0-1358) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME trans_ond.moy#11:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1245 XREFS 3447 LOC {2 0.16859996467439986 5 0.953499999814 5 0.953499999814 5 0.9999999699999998 7 0.8214688412858753} PREDS {{258 0 0-1352 {}} {259 0 0-1357 {}}} SUCCS {{259 0 0-1359 {}}} CYCLES {}}
set a(0-1359) {NAME trans_ond.moy#11:slc TYPE READSLICE PAR 0-1245 XREFS 3448 LOC {2 0.21509995286039982 5 0.999999988 5 0.999999988 7 0.8214688592858754} PREDS {{259 0 0-1358 {}}} SUCCS {{258 0 0-1363 {}}} CYCLES {}}
set a(0-1360) {NAME trans_ond.Trans_Ond#1:x:asn#7 TYPE ASSIGN PAR 0-1245 XREFS 3449 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.8214688592858754} PREDS {{774 0 0-1389 {}}} SUCCS {{259 0 0-1361 {}} {256 0 0-1389 {}}} CYCLES {}}
set a(0-1361) {NAME trans_ond.Trans_Ond#1:x:slc(trans_ond.Trans_Ond#1:x)#2 TYPE READSLICE PAR 0-1245 XREFS 3450 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.8214688592858754} PREDS {{259 0 0-1360 {}}} SUCCS {{259 0 0-1362 {}}} CYCLES {}}
set a(0-1362) {NAME trans_ond.Trans_Ond#1:ad3:conc TYPE CONCATENATE PAR 0-1245 XREFS 3451 LOC {1 0.13949998855799997 7 0.8214688592858754 7 0.8214688592858754 7 0.8214688592858754} PREDS {{258 0 0-1288 {}} {259 0 0-1361 {}}} SUCCS {{259 0 0-1363 {}}} CYCLES {}}
set a(0-1363) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:write_mem(Src:rsc.d)#2 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-1245 XREFS 3452 LOC {4 1.0 7 1.0 7 1.0 8 0.0029999700119998805 8 0.0029999700119998805} PREDS {{128 0 0-1247 {}} {774 0 0-1363 {}} {774 0 0-1386 {}} {258 0 0-1314 {}} {258 0 0-1337 {}} {258 0 0-1359 {}} {259 0 0-1362 {}}} SUCCS {{774 0 0-1314 {}} {774 0 0-1337 {}} {774 0 0-1363 {}} {258 0 0-1386 {}}} CYCLES {}}
set a(0-1364) {NAME trans_ond.sub#11:conc TYPE CONCATENATE PAR 0-1245 XREFS 3453 LOC {2 0.16859996467439986 5 0.9052000116208001 5 0.9052000116208001 8 0.7266688829066755} PREDS {{258 0 0-1352 {}}} SUCCS {{258 0 0-1367 {}}} CYCLES {}}
set a(0-1365) {NAME trans_ond.sub#11:not TYPE NOT PAR 0-1245 XREFS 3454 LOC {2 0.16859996467439986 5 0.9052000116208001 5 0.9052000116208001 8 0.7266688829066755} PREDS {{258 0 0-1357 {}}} SUCCS {{259 0 0-1366 {}}} CYCLES {}}
set a(0-1366) {NAME trans_ond.sub#11:conc#2 TYPE CONCATENATE PAR 0-1245 XREFS 3455 LOC {2 0.16859996467439986 5 0.9052000116208001 5 0.9052000116208001 8 0.7266688829066755} PREDS {{259 0 0-1365 {}}} SUCCS {{259 0 0-1367 {}}} CYCLES {}}
set a(0-1367) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME trans_ond.sub#11:acc#2 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-1245 XREFS 3456 LOC {2 0.16859996467439986 5 0.9052000116208001 5 0.9052000116208001 5 0.953499981814 8 0.7749688530998754} PREDS {{258 0 0-1364 {}} {259 0 0-1366 {}}} SUCCS {{259 0 0-1368 {}}} CYCLES {}}
set a(0-1368) {NAME trans_ond.sub#11:slc TYPE READSLICE PAR 0-1245 XREFS 3457 LOC {2 0.2168999528675998 5 0.953499999814 5 0.953499999814 8 0.7749688710998754} PREDS {{259 0 0-1367 {}}} SUCCS {{259 0 0-1369 {}} {258 0 0-1370 {}} {258 0 0-1371 {}}} CYCLES {}}
set a(0-1369) {NAME trans_ond.sub#11:slc(acc.tmp#11) TYPE READSLICE PAR 0-1245 XREFS 3458 LOC {2 0.2168999528675998 5 0.953499999814 5 0.953499999814 8 0.7749688710998754} PREDS {{259 0 0-1368 {}}} SUCCS {{258 0 0-1373 {}}} CYCLES {}}
set a(0-1370) {NAME trans_ond.sub#11:slc(acc.tmp#11)#1 TYPE READSLICE PAR 0-1245 XREFS 3459 LOC {2 0.2168999528675998 5 0.953499999814 5 0.953499999814 8 0.7749688710998754} PREDS {{258 0 0-1368 {}}} SUCCS {{258 0 0-1372 {}}} CYCLES {}}
set a(0-1371) {NAME trans_ond.sub#11:slc(acc.tmp#11)#2 TYPE READSLICE PAR 0-1245 XREFS 3460 LOC {2 0.2168999528675998 5 0.953499999814 5 0.953499999814 8 0.7749688710998754} PREDS {{258 0 0-1368 {}}} SUCCS {{259 0 0-1372 {}}} CYCLES {}}
set a(0-1372) {NAME trans_ond.sub#11:and TYPE AND PAR 0-1245 XREFS 3461 LOC {2 0.2168999528675998 5 0.953499999814 5 0.953499999814 8 0.7749688710998754} PREDS {{258 0 0-1370 {}} {259 0 0-1371 {}}} SUCCS {{259 0 0-1373 {}}} CYCLES {}}
set a(0-1373) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME trans_ond.sub#11:acc#1 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1245 XREFS 3462 LOC {2 0.2168999528675998 5 0.953499999814 5 0.953499999814 5 0.9999999699999998 8 0.8214688412858753} PREDS {{258 0 0-1369 {}} {259 0 0-1372 {}}} SUCCS {{258 0 0-1386 {}}} CYCLES {}}
set a(0-1374) {NAME trans_ond.Trans_Ond#1:x:asn#8 TYPE ASSIGN PAR 0-1245 XREFS 3463 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.7677688590710754} PREDS {{774 0 0-1389 {}}} SUCCS {{259 0 0-1375 {}} {256 0 0-1389 {}}} CYCLES {}}
set a(0-1375) {NAME trans_ond.Trans_Ond#1:x:slc(trans_ond.Trans_Ond#1:x)#3 TYPE READSLICE PAR 0-1245 XREFS 3464 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.7677688590710754} PREDS {{259 0 0-1374 {}}} SUCCS {{259 0 0-1376 {}}} CYCLES {}}
set a(0-1376) {NAME passe_y#1:conc#12 TYPE CONCATENATE PAR 0-1245 XREFS 3465 LOC {1 0.13949998855799997 1 0.9462999877852 1 0.9462999877852 8 0.7677688590710754} PREDS {{258 0 0-1288 {}} {259 0 0-1375 {}}} SUCCS {{258 0 0-1385 {}}} CYCLES {}}
set a(0-1377) {NAME trans_ond.Mn_Trans_Ond:wi:asn#110 TYPE ASSIGN PAR 0-1245 XREFS 3466 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 8 0.7677688590710754} PREDS {} SUCCS {{258 0 0-1384 {}}} CYCLES {}}
set a(0-1378) {NAME trans_ond.Mn_Trans_Ond:wi:asn#111 TYPE ASSIGN PAR 0-1245 XREFS 3467 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 8 0.7677688590710754} PREDS {} SUCCS {{258 0 0-1384 {}}} CYCLES {}}
set a(0-1379) {NAME trans_ond.Mn_Trans_Ond:wi:asn#112 TYPE ASSIGN PAR 0-1245 XREFS 3468 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 8 0.7677688590710754} PREDS {} SUCCS {{258 0 0-1384 {}}} CYCLES {}}
set a(0-1380) {NAME trans_ond.Mn_Trans_Ond:wi:asn#113 TYPE ASSIGN PAR 0-1245 XREFS 3469 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 8 0.7677688590710754} PREDS {} SUCCS {{258 0 0-1384 {}}} CYCLES {}}
set a(0-1381) {NAME trans_ond.Mn_Trans_Ond:wi:asn#114 TYPE ASSIGN PAR 0-1245 XREFS 3470 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 8 0.7677688590710754} PREDS {} SUCCS {{258 0 0-1384 {}}} CYCLES {}}
set a(0-1382) {NAME trans_ond.Mn_Trans_Ond:wi:asn#115 TYPE ASSIGN PAR 0-1245 XREFS 3471 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 8 0.7677688590710754} PREDS {} SUCCS {{258 0 0-1384 {}}} CYCLES {}}
set a(0-1383) {NAME trans_ond.Mn_Trans_Ond:wi:asn#116 TYPE ASSIGN PAR 0-1245 XREFS 3472 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 8 0.7677688590710754} PREDS {} SUCCS {{259 0 0-1384 {}}} CYCLES {}}
set a(0-1384) {NAME trans_ond.Mn_Trans_Ond:wi:conc#3 TYPE CONCATENATE PAR 0-1245 XREFS 3473 LOC {0 0.999999988 1 0.9462999877852 1 0.9462999877852 8 0.7677688590710754} PREDS {{258 0 0-1382 {}} {258 0 0-1381 {}} {258 0 0-1380 {}} {258 0 0-1379 {}} {258 0 0-1378 {}} {258 0 0-1377 {}} {259 0 0-1383 {}}} SUCCS {{259 0 0-1385 {}}} CYCLES {}}
set a(0-1385) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(16,0,8,0,16) AREA_SCORE 16.00 QUANTITY 1 NAME passe_y#1:acc#13 TYPE ACCU DELAY {1.79 ns} LIBRARY_DELAY {1.79 ns} PAR 0-1245 XREFS 3474 LOC {1 0.13949998855799997 1 0.9462999877852 1 0.9462999877852 1 0.9999999579999999 8 0.8214688292858753} PREDS {{258 0 0-1376 {}} {259 0 0-1384 {}}} SUCCS {{259 0 0-1386 {}}} CYCLES {}}
set a(0-1386) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:write_mem(Src:rsc.d)#3 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-1245 XREFS 3475 LOC {5 1.0 8 1.0 8 1.0 9 0.0029999700119998805 9 0.0029999700119998805} PREDS {{128 0 0-1247 {}} {774 0 0-1386 {}} {258 0 0-1314 {}} {258 0 0-1337 {}} {258 0 0-1363 {}} {258 0 0-1373 {}} {259 0 0-1385 {}}} SUCCS {{774 0 0-1314 {}} {774 0 0-1337 {}} {774 0 0-1363 {}} {774 0 0-1386 {}}} CYCLES {}}
set a(0-1387) {NAME passe_y#1:asn#13 TYPE ASSIGN PAR 0-1245 XREFS 3476 LOC {0 0.999999988 1 0.9069999876279999 1 0.9069999876279999 9 0.9069999876279999} PREDS {{774 0 0-1389 {}}} SUCCS {{259 0 0-1388 {}} {256 0 0-1389 {}}} CYCLES {}}
set a(0-1388) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,2,1,7) AREA_SCORE 7.00 QUANTITY 1 NAME passe_y#1:acc#38 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-1245 XREFS 3477 LOC {1 0.0 1 0.9069999876279999 1 0.9069999876279999 1 0.9525999578103999 9 0.9525999578103999} PREDS {{259 0 0-1387 {}}} SUCCS {{259 0 0-1389 {}} {258 0 0-1390 {}}} CYCLES {}}
set a(0-1389) {NAME passe_y#1:asn(trans_ond.Trans_Ond#1:x#1.sva) TYPE ASSIGN PAR 0-1245 XREFS 3478 LOC {1 0.045600000182400006 1 0.9525999878104 1 0.9525999878104 9 0.999999988} PREDS {{128 0 0-1247 {}} {772 0 0-1389 {}} {256 0 0-1251 {}} {256 0 0-1258 {}} {256 0 0-1280 {}} {256 0 0-1289 {}} {256 0 0-1293 {}} {256 0 0-1299 {}} {256 0 0-1303 {}} {256 0 0-1311 {}} {256 0 0-1325 {}} {256 0 0-1360 {}} {256 0 0-1374 {}} {256 0 0-1387 {}} {259 0 0-1388 {}}} SUCCS {{774 0 0-1251 {}} {774 0 0-1258 {}} {774 0 0-1280 {}} {774 0 0-1289 {}} {774 0 0-1293 {}} {774 0 0-1299 {}} {774 0 0-1303 {}} {774 0 0-1311 {}} {774 0 0-1325 {}} {774 0 0-1360 {}} {774 0 0-1374 {}} {774 0 0-1387 {}} {772 0 0-1389 {}}} CYCLES {}}
set a(0-1390) {NAME passe_y#1:conc TYPE CONCATENATE PAR 0-1245 XREFS 3479 LOC {1 0.045600000182400006 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {{258 0 0-1388 {}}} SUCCS {{258 0 0-1406 {}}} CYCLES {}}
set a(0-1391) {NAME trans_ond.Mn_Trans_Ond:wi:asn#117 TYPE ASSIGN PAR 0-1245 XREFS 3480 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {} SUCCS {{259 0 0-1392 {}}} CYCLES {}}
set a(0-1392) {NAME trans_ond.Mn_Trans_Ond:wi:not#4 TYPE NOT PAR 0-1245 XREFS 3481 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {{259 0 0-1391 {}}} SUCCS {{258 0 0-1405 {}}} CYCLES {}}
set a(0-1393) {NAME trans_ond.Mn_Trans_Ond:wi:asn#118 TYPE ASSIGN PAR 0-1245 XREFS 3482 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {} SUCCS {{259 0 0-1394 {}}} CYCLES {}}
set a(0-1394) {NAME trans_ond.Mn_Trans_Ond:wi:not#12 TYPE NOT PAR 0-1245 XREFS 3483 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {{259 0 0-1393 {}}} SUCCS {{258 0 0-1405 {}}} CYCLES {}}
set a(0-1395) {NAME trans_ond.Mn_Trans_Ond:wi:asn#119 TYPE ASSIGN PAR 0-1245 XREFS 3484 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {} SUCCS {{259 0 0-1396 {}}} CYCLES {}}
set a(0-1396) {NAME trans_ond.Mn_Trans_Ond:wi:not#13 TYPE NOT PAR 0-1245 XREFS 3485 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {{259 0 0-1395 {}}} SUCCS {{258 0 0-1405 {}}} CYCLES {}}
set a(0-1397) {NAME trans_ond.Mn_Trans_Ond:wi:asn#120 TYPE ASSIGN PAR 0-1245 XREFS 3486 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {} SUCCS {{259 0 0-1398 {}}} CYCLES {}}
set a(0-1398) {NAME trans_ond.Mn_Trans_Ond:wi:not#14 TYPE NOT PAR 0-1245 XREFS 3487 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {{259 0 0-1397 {}}} SUCCS {{258 0 0-1405 {}}} CYCLES {}}
set a(0-1399) {NAME trans_ond.Mn_Trans_Ond:wi:asn#121 TYPE ASSIGN PAR 0-1245 XREFS 3488 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {} SUCCS {{259 0 0-1400 {}}} CYCLES {}}
set a(0-1400) {NAME trans_ond.Mn_Trans_Ond:wi:not#15 TYPE NOT PAR 0-1245 XREFS 3489 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {{259 0 0-1399 {}}} SUCCS {{258 0 0-1405 {}}} CYCLES {}}
set a(0-1401) {NAME trans_ond.Mn_Trans_Ond:wi:asn#122 TYPE ASSIGN PAR 0-1245 XREFS 3490 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {} SUCCS {{259 0 0-1402 {}}} CYCLES {}}
set a(0-1402) {NAME trans_ond.Mn_Trans_Ond:wi:not#16 TYPE NOT PAR 0-1245 XREFS 3491 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {{259 0 0-1401 {}}} SUCCS {{258 0 0-1405 {}}} CYCLES {}}
set a(0-1403) {NAME trans_ond.Mn_Trans_Ond:wi:asn#123 TYPE ASSIGN PAR 0-1245 XREFS 3492 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {} SUCCS {{259 0 0-1404 {}}} CYCLES {}}
set a(0-1404) {NAME trans_ond.Mn_Trans_Ond:wi:not#17 TYPE NOT PAR 0-1245 XREFS 3493 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {{259 0 0-1403 {}}} SUCCS {{259 0 0-1405 {}}} CYCLES {}}
set a(0-1405) {NAME passe_y#1:conc#48 TYPE CONCATENATE PAR 0-1245 XREFS 3494 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {{258 0 0-1402 {}} {258 0 0-1400 {}} {258 0 0-1398 {}} {258 0 0-1396 {}} {258 0 0-1394 {}} {258 0 0-1392 {}} {259 0 0-1404 {}}} SUCCS {{259 0 0-1406 {}}} CYCLES {}}
set a(0-1406) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,8,0,10) AREA_SCORE 9.00 QUANTITY 4 NAME passe_y#1:acc#47 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-1245 XREFS 3495 LOC {1 0.045600000182400006 1 0.9525999878104 1 0.9525999878104 1 0.9999999579999999 9 0.9999999579999999} PREDS {{258 0 0-1390 {}} {259 0 0-1405 {}}} SUCCS {{259 0 0-1407 {}}} CYCLES {}}
set a(0-1407) {NAME passe_y#1:slc#23 TYPE READSLICE PAR 0-1245 XREFS 3496 LOC {1 0.093000000372 1 0.999999988 1 0.999999988 9 0.999999988} PREDS {{259 0 0-1406 {}}} SUCCS {{259 0 0-1408 {}}} CYCLES {}}
set a(0-1408) {NAME passe_y#1:slc TYPE READSLICE PAR 0-1245 XREFS 3497 LOC {1 0.093000000372 1 0.999999988 1 0.999999988 9 0.999999988} PREDS {{259 0 0-1407 {}}} SUCCS {{259 0 0-1409 {}}} CYCLES {}}
set a(0-1409) {NAME passe_y#1:not TYPE NOT PAR 0-1245 XREFS 3498 LOC {1 0.093000000372 1 0.999999988 1 0.999999988 9 0.999999988} PREDS {{259 0 0-1408 {}}} SUCCS {{259 0 0-1410 {}}} CYCLES {}}
set a(0-1410) {NAME passe_y#1:asn#14 TYPE ASSIGN PAR 0-1245 XREFS 3499 LOC {1 0.093000000372 1 0.999999988 1 0.999999988 9 0.999999988} PREDS {{128 0 0-1247 {}} {772 0 0-1410 {}} {256 0 0-1246 {}} {259 0 0-1409 {}}} SUCCS {{774 0 0-1246 {}} {772 0 0-1410 {}}} CYCLES {}}
set a(0-1245) {CHI {0-1246 0-1247 0-1248 0-1249 0-1250 0-1251 0-1252 0-1253 0-1254 0-1255 0-1256 0-1257 0-1258 0-1259 0-1260 0-1261 0-1262 0-1263 0-1264 0-1265 0-1266 0-1267 0-1268 0-1269 0-1270 0-1271 0-1272 0-1273 0-1274 0-1275 0-1276 0-1277 0-1278 0-1279 0-1280 0-1281 0-1282 0-1283 0-1284 0-1285 0-1286 0-1287 0-1288 0-1289 0-1290 0-1291 0-1292 0-1293 0-1294 0-1295 0-1296 0-1297 0-1298 0-1299 0-1300 0-1301 0-1302 0-1303 0-1304 0-1305 0-1306 0-1307 0-1308 0-1309 0-1310 0-1311 0-1312 0-1313 0-1314 0-1315 0-1316 0-1317 0-1318 0-1319 0-1320 0-1321 0-1322 0-1323 0-1324 0-1325 0-1326 0-1327 0-1328 0-1329 0-1330 0-1331 0-1332 0-1333 0-1334 0-1335 0-1336 0-1337 0-1338 0-1339 0-1340 0-1341 0-1342 0-1343 0-1344 0-1345 0-1346 0-1347 0-1348 0-1349 0-1350 0-1351 0-1352 0-1353 0-1354 0-1355 0-1356 0-1357 0-1358 0-1359 0-1360 0-1361 0-1362 0-1363 0-1364 0-1365 0-1366 0-1367 0-1368 0-1369 0-1370 0-1371 0-1372 0-1373 0-1374 0-1375 0-1376 0-1377 0-1378 0-1379 0-1380 0-1381 0-1382 0-1383 0-1384 0-1385 0-1386 0-1387 0-1388 0-1389 0-1390 0-1391 0-1392 0-1393 0-1394 0-1395 0-1396 0-1397 0-1398 0-1399 0-1400 0-1401 0-1402 0-1403 0-1404 0-1405 0-1406 0-1407 0-1408 0-1409 0-1410} ITERATIONS 128 RESET_LATENCY 0 CSTEPS 9 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 368640 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 1152 TOTAL_CYCLES_IN 368640 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 368640 NAME passe_y#1 TYPE LOOP DELAY {15360041.67 ns} PAR 0-1222 XREFS 3500 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0-1226 {}} {130 0 0-1227 {}} {130 0 0-1228 {}} {130 0 0-1229 {}} {130 0 0-1230 {}} {130 0 0-1231 {}} {130 0 0-1232 {}} {130 0 0-1233 {}} {130 0 0-1234 {}} {130 0 0-1235 {}} {130 0 0-1236 {}} {130 0 0-1237 {}} {130 0 0-1238 {}} {130 0 0-1239 {}} {130 0 0-1240 {}} {130 0 0-1241 {}} {130 0 0-1242 {}} {130 0 0-1243 {}} {258 0 0-1225 {}} {774 0 0-1413 {}} {64 0 0-1224 {}} {259 0 0-1244 {}}} SUCCS {{772 0 0-1225 {}} {772 0 0-1244 {}} {131 0 0-1411 {}} {130 0 0-1412 {}} {130 0 0-1413 {}} {130 0 0-1414 {}} {130 0 0-1415 {}} {130 0 0-1416 {}} {130 0 0-1417 {}} {130 0 0-1418 {}} {130 0 0-1419 {}} {130 0 0-1420 {}} {130 0 0-1421 {}} {130 0 0-1422 {}} {130 0 0-1423 {}} {130 0 0-1424 {}} {130 0 0-1425 {}} {130 0 0-1426 {}} {130 0 0-1427 {}} {130 0 0-1428 {}} {130 0 0-1429 {}} {130 0 0-1430 {}} {130 0 0-1431 {}} {130 0 0-1432 {}}} CYCLES {}}
set a(0-1411) {NAME passe_x#1:asn#2 TYPE ASSIGN PAR 0-1222 XREFS 3501 LOC {1 0.999999988 2 0.9087999996352 2 0.9087999996352 2 0.9087999996352} PREDS {{774 0 0-1413 {}} {131 0 0-1245 {}}} SUCCS {{259 0 0-1412 {}} {256 0 0-1413 {}}} CYCLES {}}
set a(0-1412) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(6,0,2,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME passe_x#1:acc#1 TYPE ACCU DELAY {1.49 ns} LIBRARY_DELAY {1.49 ns} PAR 0-1222 XREFS 3502 LOC {2 0.0 2 0.9087999996352 2 0.9087999996352 2 0.9534999698139999 2 0.9534999698139999} PREDS {{130 0 0-1245 {}} {259 0 0-1411 {}}} SUCCS {{259 0 0-1413 {}} {258 0 0-1414 {}}} CYCLES {}}
set a(0-1413) {NAME passe_x#1:asn(trans_ond.Trans_Ond#1:y#1.sva) TYPE ASSIGN PAR 0-1222 XREFS 3503 LOC {2 0.0447000001788 2 0.953499999814 2 0.953499999814 2 0.999999988} PREDS {{772 0 0-1413 {}} {130 0 0-1245 {}} {256 0 0-1411 {}} {259 0 0-1412 {}}} SUCCS {{774 0 0-1245 {}} {774 0 0-1411 {}} {772 0 0-1413 {}}} CYCLES {}}
set a(0-1414) {NAME passe_x#1:conc TYPE CONCATENATE PAR 0-1222 XREFS 3504 LOC {2 0.0447000001788 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{130 0 0-1245 {}} {258 0 0-1412 {}}} SUCCS {{258 0 0-1428 {}}} CYCLES {}}
set a(0-1415) {NAME trans_ond.Mn_Trans_Ond:hi:asn#97 TYPE ASSIGN PAR 0-1222 XREFS 3505 LOC {1 0.999999988 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{130 0 0-1245 {}}} SUCCS {{259 0 0-1416 {}}} CYCLES {}}
set a(0-1416) {NAME trans_ond.Mn_Trans_Ond:hi:not#4 TYPE NOT PAR 0-1222 XREFS 3506 LOC {1 0.999999988 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{130 0 0-1245 {}} {259 0 0-1415 {}}} SUCCS {{258 0 0-1427 {}}} CYCLES {}}
set a(0-1417) {NAME trans_ond.Mn_Trans_Ond:hi:asn#98 TYPE ASSIGN PAR 0-1222 XREFS 3507 LOC {1 0.999999988 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{130 0 0-1245 {}}} SUCCS {{259 0 0-1418 {}}} CYCLES {}}
set a(0-1418) {NAME trans_ond.Mn_Trans_Ond:hi:not#11 TYPE NOT PAR 0-1222 XREFS 3508 LOC {1 0.999999988 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{130 0 0-1245 {}} {259 0 0-1417 {}}} SUCCS {{258 0 0-1427 {}}} CYCLES {}}
set a(0-1419) {NAME trans_ond.Mn_Trans_Ond:hi:asn#99 TYPE ASSIGN PAR 0-1222 XREFS 3509 LOC {1 0.999999988 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{130 0 0-1245 {}}} SUCCS {{259 0 0-1420 {}}} CYCLES {}}
set a(0-1420) {NAME trans_ond.Mn_Trans_Ond:hi:not#12 TYPE NOT PAR 0-1222 XREFS 3510 LOC {1 0.999999988 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{130 0 0-1245 {}} {259 0 0-1419 {}}} SUCCS {{258 0 0-1427 {}}} CYCLES {}}
set a(0-1421) {NAME trans_ond.Mn_Trans_Ond:hi:asn#100 TYPE ASSIGN PAR 0-1222 XREFS 3511 LOC {1 0.999999988 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{130 0 0-1245 {}}} SUCCS {{259 0 0-1422 {}}} CYCLES {}}
set a(0-1422) {NAME trans_ond.Mn_Trans_Ond:hi:not#13 TYPE NOT PAR 0-1222 XREFS 3512 LOC {1 0.999999988 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{130 0 0-1245 {}} {259 0 0-1421 {}}} SUCCS {{258 0 0-1427 {}}} CYCLES {}}
set a(0-1423) {NAME trans_ond.Mn_Trans_Ond:hi:asn#101 TYPE ASSIGN PAR 0-1222 XREFS 3513 LOC {1 0.999999988 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{130 0 0-1245 {}}} SUCCS {{259 0 0-1424 {}}} CYCLES {}}
set a(0-1424) {NAME trans_ond.Mn_Trans_Ond:hi:not#14 TYPE NOT PAR 0-1222 XREFS 3514 LOC {1 0.999999988 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{130 0 0-1245 {}} {259 0 0-1423 {}}} SUCCS {{258 0 0-1427 {}}} CYCLES {}}
set a(0-1425) {NAME trans_ond.Mn_Trans_Ond:hi:asn#102 TYPE ASSIGN PAR 0-1222 XREFS 3515 LOC {1 0.999999988 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{130 0 0-1245 {}}} SUCCS {{259 0 0-1426 {}}} CYCLES {}}
set a(0-1426) {NAME trans_ond.Mn_Trans_Ond:hi:not#15 TYPE NOT PAR 0-1222 XREFS 3516 LOC {1 0.999999988 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{130 0 0-1245 {}} {259 0 0-1425 {}}} SUCCS {{259 0 0-1427 {}}} CYCLES {}}
set a(0-1427) {NAME passe_x#1:conc#2 TYPE CONCATENATE PAR 0-1222 XREFS 3517 LOC {1 0.999999988 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{130 0 0-1245 {}} {258 0 0-1424 {}} {258 0 0-1422 {}} {258 0 0-1420 {}} {258 0 0-1418 {}} {258 0 0-1416 {}} {259 0 0-1426 {}}} SUCCS {{259 0 0-1428 {}}} CYCLES {}}
set a(0-1428) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,7,0,9) AREA_SCORE 8.00 QUANTITY 1 NAME passe_x#1:acc#4 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1222 XREFS 3518 LOC {2 0.0447000001788 2 0.953499999814 2 0.953499999814 2 0.9999999699999998 2 0.9999999699999998} PREDS {{130 0 0-1245 {}} {258 0 0-1414 {}} {259 0 0-1427 {}}} SUCCS {{259 0 0-1429 {}}} CYCLES {}}
set a(0-1429) {NAME passe_x#1:slc#2 TYPE READSLICE PAR 0-1222 XREFS 3519 LOC {2 0.09119998836479995 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-1245 {}} {259 0 0-1428 {}}} SUCCS {{259 0 0-1430 {}}} CYCLES {}}
set a(0-1430) {NAME passe_x#1:slc TYPE READSLICE PAR 0-1222 XREFS 3520 LOC {2 0.09119998836479995 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-1245 {}} {259 0 0-1429 {}}} SUCCS {{259 0 0-1431 {}}} CYCLES {}}
set a(0-1431) {NAME passe_x#1:not TYPE NOT PAR 0-1222 XREFS 3521 LOC {2 0.09119998836479995 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-1245 {}} {259 0 0-1430 {}}} SUCCS {{259 0 0-1432 {}}} CYCLES {}}
set a(0-1432) {NAME passe_x#1:asn#3 TYPE ASSIGN PAR 0-1222 XREFS 3522 LOC {2 0.09119998836479995 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-1245 {}} {772 0 0-1432 {}} {256 0 0-1223 {}} {259 0 0-1431 {}}} SUCCS {{774 0 0-1223 {}} {772 0 0-1432 {}}} CYCLES {}}
set a(0-1222) {CHI {0-1223 0-1224 0-1225 0-1226 0-1227 0-1228 0-1229 0-1230 0-1231 0-1232 0-1233 0-1234 0-1235 0-1236 0-1237 0-1238 0-1239 0-1240 0-1241 0-1242 0-1243 0-1244 0-1245 0-1411 0-1412 0-1413 0-1414 0-1415 0-1416 0-1417 0-1418 0-1419 0-1420 0-1421 0-1422 0-1423 0-1424 0-1425 0-1426 0-1427 0-1428 0-1429 0-1430 0-1431 0-1432} ITERATIONS 64 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 369280 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 128 TOTAL_CYCLES_IN 640 TOTAL_CYCLES_UNDER 368640 TOTAL_CYCLES 369280 NAME passe_x#1 TYPE LOOP DELAY {15386708.33 ns} PAR 0-956 XREFS 3523 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0-1203 {}} {130 0 0-1197 {}} {130 0 0-1198 {}} {130 0 0-1199 {}} {130 0 0-1200 {}} {130 0 0-1201 {}} {130 0 0-1202 {}} {130 0 0-1205 {}} {130 0 0-1206 {}} {130 0 0-1207 {}} {130 0 0-1208 {}} {130 0 0-1209 {}} {130 0 0-1210 {}} {130 0 0-1211 {}} {130 0 0-1212 {}} {130 0 0-1213 {}} {130 0 0-1214 {}} {130 0 0-1215 {}} {130 0 0-1216 {}} {130 0 0-1217 {}} {130 0 0-1218 {}} {130 0 0-1219 {}} {130 0 0-1220 {}} {774 0 0-1596 {}} {774 0 0-1595 {}} {774 0 0-1594 {}} {774 0 0-1593 {}} {774 0 0-1592 {}} {774 0 0-1591 {}} {258 0 0-1204 {}} {774 0 0-1604 {}} {774 0 0-1603 {}} {774 0 0-1602 {}} {774 0 0-1601 {}} {774 0 0-1600 {}} {774 0 0-1599 {}} {774 0 0-1598 {}} {130 0 0-979 {}} {259 0 0-1221 {}}} SUCCS {{772 0 0-1204 {}} {772 0 0-1221 {}} {131 0 0-1433 {}} {130 0 0-1434 {}} {130 0 0-1435 {}} {130 0 0-1436 {}} {130 0 0-1437 {}} {130 0 0-1438 {}} {130 0 0-1439 {}} {130 0 0-1440 {}} {130 0 0-1441 {}} {130 0 0-1442 {}} {130 0 0-1443 {}} {130 0 0-1444 {}} {130 0 0-1445 {}} {130 0 0-1446 {}} {130 0 0-1447 {}} {130 0 0-1448 {}} {130 0 0-1449 {}} {130 0 0-1450 {}} {130 0 0-1451 {}} {130 0 0-1452 {}} {130 0 0-1453 {}} {256 0 0-1591 {}} {256 0 0-1592 {}} {256 0 0-1593 {}} {256 0 0-1594 {}} {256 0 0-1595 {}} {256 0 0-1596 {}} {256 0 0-1598 {}} {256 0 0-1599 {}} {256 0 0-1600 {}} {256 0 0-1601 {}} {256 0 0-1602 {}} {256 0 0-1603 {}} {256 0 0-1604 {}}} CYCLES {}}
set a(0-1433) {NAME copy_x#1:asn(trans_ond.image_copy#1:y) TYPE ASSIGN PAR 0-956 XREFS 3524 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-1203 {}} {772 0 0-1453 {}} {131 0 0-1222 {}}} SUCCS {{258 0 0-1453 {}}} CYCLES {}}
set a(0-1434) {NAME trans_ond.Mn_Trans_Ond:hi:asn#103 TYPE ASSIGN PAR 0-956 XREFS 3525 LOC {2 0.999999988 3 0.953499999814 3 0.953499999814 3 0.953499999814} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {774 0 0-1591 {}}} SUCCS {{259 0 0-1435 {}} {130 0 0-1453 {}} {256 0 0-1591 {}}} CYCLES {}}
set a(0-1435) {NAME trans_ond.Mn_Trans_Ond:hi:not#35 TYPE NOT PAR 0-956 XREFS 3526 LOC {2 0.999999988 3 0.953499999814 3 0.953499999814 3 0.953499999814} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {259 0 0-1434 {}}} SUCCS {{258 0 0-1448 {}} {130 0 0-1453 {}}} CYCLES {}}
set a(0-1436) {NAME trans_ond.Mn_Trans_Ond:hi:asn#104 TYPE ASSIGN PAR 0-956 XREFS 3527 LOC {2 0.999999988 3 0.953499999814 3 0.953499999814 3 0.953499999814} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {774 0 0-1592 {}}} SUCCS {{259 0 0-1437 {}} {130 0 0-1453 {}} {256 0 0-1592 {}}} CYCLES {}}
set a(0-1437) {NAME trans_ond.Mn_Trans_Ond:hi:not#36 TYPE NOT PAR 0-956 XREFS 3528 LOC {2 0.999999988 3 0.953499999814 3 0.953499999814 3 0.953499999814} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {259 0 0-1436 {}}} SUCCS {{258 0 0-1448 {}} {130 0 0-1453 {}}} CYCLES {}}
set a(0-1438) {NAME trans_ond.Mn_Trans_Ond:hi:asn#105 TYPE ASSIGN PAR 0-956 XREFS 3529 LOC {2 0.999999988 3 0.953499999814 3 0.953499999814 3 0.953499999814} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {774 0 0-1593 {}}} SUCCS {{259 0 0-1439 {}} {130 0 0-1453 {}} {256 0 0-1593 {}}} CYCLES {}}
set a(0-1439) {NAME trans_ond.Mn_Trans_Ond:hi:not#37 TYPE NOT PAR 0-956 XREFS 3530 LOC {2 0.999999988 3 0.953499999814 3 0.953499999814 3 0.953499999814} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {259 0 0-1438 {}}} SUCCS {{258 0 0-1448 {}} {130 0 0-1453 {}}} CYCLES {}}
set a(0-1440) {NAME trans_ond.Mn_Trans_Ond:hi:asn#106 TYPE ASSIGN PAR 0-956 XREFS 3531 LOC {2 0.999999988 3 0.953499999814 3 0.953499999814 3 0.953499999814} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {774 0 0-1594 {}}} SUCCS {{259 0 0-1441 {}} {130 0 0-1453 {}} {256 0 0-1594 {}}} CYCLES {}}
set a(0-1441) {NAME trans_ond.Mn_Trans_Ond:hi:not#38 TYPE NOT PAR 0-956 XREFS 3532 LOC {2 0.999999988 3 0.953499999814 3 0.953499999814 3 0.953499999814} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {259 0 0-1440 {}}} SUCCS {{258 0 0-1448 {}} {130 0 0-1453 {}}} CYCLES {}}
set a(0-1442) {NAME trans_ond.Mn_Trans_Ond:hi:asn#107 TYPE ASSIGN PAR 0-956 XREFS 3533 LOC {2 0.999999988 3 0.953499999814 3 0.953499999814 3 0.953499999814} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {774 0 0-1595 {}}} SUCCS {{259 0 0-1443 {}} {130 0 0-1453 {}} {256 0 0-1595 {}}} CYCLES {}}
set a(0-1443) {NAME trans_ond.Mn_Trans_Ond:hi:not#39 TYPE NOT PAR 0-956 XREFS 3534 LOC {2 0.999999988 3 0.953499999814 3 0.953499999814 3 0.953499999814} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {259 0 0-1442 {}}} SUCCS {{258 0 0-1448 {}} {130 0 0-1453 {}}} CYCLES {}}
set a(0-1444) {NAME trans_ond.Mn_Trans_Ond:hi:asn#108 TYPE ASSIGN PAR 0-956 XREFS 3535 LOC {2 0.999999988 3 0.953499999814 3 0.953499999814 3 0.953499999814} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {774 0 0-1596 {}}} SUCCS {{259 0 0-1445 {}} {130 0 0-1453 {}} {256 0 0-1596 {}}} CYCLES {}}
set a(0-1445) {NAME trans_ond.Mn_Trans_Ond:hi:not#40 TYPE NOT PAR 0-956 XREFS 3536 LOC {2 0.999999988 3 0.953499999814 3 0.953499999814 3 0.953499999814} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {259 0 0-1444 {}}} SUCCS {{258 0 0-1448 {}} {130 0 0-1453 {}}} CYCLES {}}
set a(0-1446) {NAME trans_ond.Mn_Trans_Ond:hi:asn#109 TYPE ASSIGN PAR 0-956 XREFS 3537 LOC {2 0.999999988 3 0.953499999814 3 0.953499999814 3 0.953499999814} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {774 0 0-1597 {}}} SUCCS {{259 0 0-1447 {}} {130 0 0-1453 {}} {256 0 0-1597 {}}} CYCLES {}}
set a(0-1447) {NAME trans_ond.Mn_Trans_Ond:hi:not#41 TYPE NOT PAR 0-956 XREFS 3538 LOC {2 0.999999988 3 0.953499999814 3 0.953499999814 3 0.953499999814} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {259 0 0-1446 {}}} SUCCS {{259 0 0-1448 {}} {130 0 0-1453 {}}} CYCLES {}}
set a(0-1448) {NAME copy_x#1:conc#2 TYPE CONCATENATE PAR 0-956 XREFS 3539 LOC {2 0.999999988 3 0.953499999814 3 0.953499999814 3 0.953499999814} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {258 0 0-1445 {}} {258 0 0-1443 {}} {258 0 0-1441 {}} {258 0 0-1439 {}} {258 0 0-1437 {}} {258 0 0-1435 {}} {259 0 0-1447 {}}} SUCCS {{259 0 0-1449 {}} {130 0 0-1453 {}}} CYCLES {}}
set a(0-1449) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME copy_x#1:acc#2 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-956 XREFS 3540 LOC {3 0.0 3 0.953499999814 3 0.953499999814 3 0.9999999699999998 3 0.9999999699999998} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {259 0 0-1448 {}}} SUCCS {{259 0 0-1450 {}} {130 0 0-1453 {}}} CYCLES {}}
set a(0-1450) {NAME copy_x#1:slc#1 TYPE READSLICE PAR 0-956 XREFS 3541 LOC {3 0.04649998818599996 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {259 0 0-1449 {}}} SUCCS {{259 0 0-1451 {}} {130 0 0-1453 {}}} CYCLES {}}
set a(0-1451) {NAME copy_x#1:not#2 TYPE NOT PAR 0-956 XREFS 3542 LOC {3 0.04649998818599996 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{146 0 0-1203 {}} {130 0 0-1222 {}} {259 0 0-1450 {}}} SUCCS {{259 0 0-1452 {}} {130 0 0-1453 {}}} CYCLES {}}
set a(0-1452) {NAME copy_x#1:asn TYPE ASSIGN PAR 0-956 XREFS 3543 LOC {3 0.04649998818599996 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-1203 {}} {130 0 0-1222 {}} {772 0 0-1453 {}} {259 0 0-1451 {}}} SUCCS {{259 0 0-1453 {}}} CYCLES {}}
set a(0-1454) {NAME copy_x#1:asn#2 TYPE ASSIGN PAR 0-1453 XREFS 3544 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-1547 {}}} SUCCS {{259 0 0-1455 {}} {256 0 0-1547 {}}} CYCLES {}}
set a(0-1455) {NAME break(copy_x#1) TYPE TERMINATE PAR 0-1453 XREFS 3545 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{259 0 0-1454 {}}} SUCCS {{129 0 0-1456 {}} {128 0 0-1477 {}} {64 0 0-1478 {}}} CYCLES {}}
set a(0-1456) {NAME copy_y#1:asn(trans_ond.image_copy#1:x) TYPE ASSIGN PAR 0-1453 XREFS 3546 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{772 0 0-1478 {}} {129 0 0-1455 {}}} SUCCS {{258 0 0-1478 {}}} CYCLES {}}
set a(0-1457) {NAME trans_ond.Mn_Trans_Ond:wi:asn#124 TYPE ASSIGN PAR 0-1453 XREFS 3547 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-1458 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1458) {NAME trans_ond.Mn_Trans_Ond:wi:not#40 TYPE NOT PAR 0-1453 XREFS 3548 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-1457 {}}} SUCCS {{258 0 0-1473 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1459) {NAME trans_ond.Mn_Trans_Ond:wi:asn#125 TYPE ASSIGN PAR 0-1453 XREFS 3549 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-1460 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1460) {NAME trans_ond.Mn_Trans_Ond:wi:not#41 TYPE NOT PAR 0-1453 XREFS 3550 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-1459 {}}} SUCCS {{258 0 0-1473 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1461) {NAME trans_ond.Mn_Trans_Ond:wi:asn#126 TYPE ASSIGN PAR 0-1453 XREFS 3551 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-1462 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1462) {NAME trans_ond.Mn_Trans_Ond:wi:not#42 TYPE NOT PAR 0-1453 XREFS 3552 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-1461 {}}} SUCCS {{258 0 0-1473 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1463) {NAME trans_ond.Mn_Trans_Ond:wi:asn#127 TYPE ASSIGN PAR 0-1453 XREFS 3553 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-1464 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1464) {NAME trans_ond.Mn_Trans_Ond:wi:not#43 TYPE NOT PAR 0-1453 XREFS 3554 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-1463 {}}} SUCCS {{258 0 0-1473 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1465) {NAME trans_ond.Mn_Trans_Ond:wi:asn#128 TYPE ASSIGN PAR 0-1453 XREFS 3555 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-1466 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1466) {NAME trans_ond.Mn_Trans_Ond:wi:not#44 TYPE NOT PAR 0-1453 XREFS 3556 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-1465 {}}} SUCCS {{258 0 0-1473 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1467) {NAME trans_ond.Mn_Trans_Ond:wi:asn#129 TYPE ASSIGN PAR 0-1453 XREFS 3557 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-1468 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1468) {NAME trans_ond.Mn_Trans_Ond:wi:not#45 TYPE NOT PAR 0-1453 XREFS 3558 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-1467 {}}} SUCCS {{258 0 0-1473 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1469) {NAME trans_ond.Mn_Trans_Ond:wi:asn#130 TYPE ASSIGN PAR 0-1453 XREFS 3559 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-1470 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1470) {NAME trans_ond.Mn_Trans_Ond:wi:not#46 TYPE NOT PAR 0-1453 XREFS 3560 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-1469 {}}} SUCCS {{258 0 0-1473 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1471) {NAME trans_ond.Mn_Trans_Ond:wi:asn#131 TYPE ASSIGN PAR 0-1453 XREFS 3561 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {} SUCCS {{259 0 0-1472 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1472) {NAME trans_ond.Mn_Trans_Ond:wi:not#47 TYPE NOT PAR 0-1453 XREFS 3562 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{259 0 0-1471 {}}} SUCCS {{259 0 0-1473 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1473) {NAME copy_y#1:conc#5 TYPE CONCATENATE PAR 0-1453 XREFS 3563 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9525999878104} PREDS {{258 0 0-1470 {}} {258 0 0-1468 {}} {258 0 0-1466 {}} {258 0 0-1464 {}} {258 0 0-1462 {}} {258 0 0-1460 {}} {258 0 0-1458 {}} {259 0 0-1472 {}}} SUCCS {{259 0 0-1474 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1474) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 2 NAME copy_y#1:acc#7 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-1453 XREFS 3564 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9999999579999999 1 0.9999999579999999} PREDS {{259 0 0-1473 {}}} SUCCS {{259 0 0-1475 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1475) {NAME copy_y#1:slc#1 TYPE READSLICE PAR 0-1453 XREFS 3565 LOC {1 0.0474000001896 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-1474 {}}} SUCCS {{259 0 0-1476 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1476) {NAME copy_y#1:not#2 TYPE NOT PAR 0-1453 XREFS 3566 LOC {1 0.0474000001896 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-1475 {}}} SUCCS {{259 0 0-1477 {}} {130 0 0-1478 {}}} CYCLES {}}
set a(0-1477) {NAME copy_y#1:asn TYPE ASSIGN PAR 0-1453 XREFS 3567 LOC {1 0.0474000001896 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-1455 {}} {772 0 0-1478 {}} {259 0 0-1476 {}}} SUCCS {{259 0 0-1478 {}}} CYCLES {}}
set a(0-1479) {NAME copy_y#1:asn#3 TYPE ASSIGN PAR 0-1478 XREFS 3568 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-1522 {}}} SUCCS {{259 0 0-1480 {}} {256 0 0-1522 {}}} CYCLES {}}
set a(0-1480) {NAME break(copy_y#1) TYPE TERMINATE PAR 0-1478 XREFS 3569 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{259 0 0-1479 {}}} SUCCS {{128 0 0-1495 {}} {128 0 0-1499 {}} {128 0 0-1522 {}}} CYCLES {}}
set a(0-1481) {NAME copy_y#1:asn#1 TYPE ASSIGN PAR 0-1478 XREFS 3570 LOC {0 0.999999988 1 0.765393747061575 1 0.765393747061575 1 0.765393747061575} PREDS {} SUCCS {{258 0 0-1484 {}}} CYCLES {}}
set a(0-1482) {NAME trans_ond.image_copy#1:x:asn TYPE ASSIGN PAR 0-1478 XREFS 3571 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.765393747061575} PREDS {{774 0 0-1499 {}}} SUCCS {{259 0 0-1483 {}} {256 0 0-1499 {}}} CYCLES {}}
set a(0-1483) {NAME trans_ond.image_copy#1:x:slc(trans_ond.image_copy#1:x)#3 TYPE READSLICE PAR 0-1478 XREFS 3572 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.765393747061575} PREDS {{259 0 0-1482 {}}} SUCCS {{259 0 0-1484 {}}} CYCLES {}}
set a(0-1484) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME copy_y#1:acc#8 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1478 XREFS 3573 LOC {1 0.0 1 0.765393747061575 1 0.765393747061575 1 0.8118937172475749 1 0.8118937172475749} PREDS {{258 0 0-1481 {}} {259 0 0-1483 {}}} SUCCS {{258 0 0-1487 {}}} CYCLES {}}
set a(0-1485) {NAME copy_y#1:asn#4 TYPE ASSIGN PAR 0-1478 XREFS 3574 LOC {0 0.999999988 1 0.8118937352475749 1 0.8118937352475749 1 0.8118937352475749} PREDS {} SUCCS {{259 0 0-1486 {}}} CYCLES {}}
set a(0-1486) {NAME copy_y#1:conc#2 TYPE CONCATENATE PAR 0-1478 XREFS 3575 LOC {0 0.999999988 1 0.8118937352475749 1 0.8118937352475749 1 0.8118937352475749} PREDS {{259 0 0-1485 {}}} SUCCS {{259 0 0-1487 {}}} CYCLES {}}
set a(0-1487) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME copy_y#1:acc#6 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-1478 XREFS 3576 LOC {1 0.04649998818599996 1 0.8118937352475749 1 0.8118937352475749 1 0.8601937054407748 1 0.8601937054407748} PREDS {{258 0 0-1484 {}} {259 0 0-1486 {}}} SUCCS {{258 0 0-1490 {}} {258 0 0-1494 {}}} CYCLES {}}
set a(0-1488) {NAME trans_ond.image_copy#1:x:asn#1 TYPE ASSIGN PAR 0-1478 XREFS 3577 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8601937234407748} PREDS {{774 0 0-1499 {}}} SUCCS {{259 0 0-1489 {}} {256 0 0-1499 {}}} CYCLES {}}
set a(0-1489) {NAME trans_ond.image_copy#1:x:slc(trans_ond.image_copy#1:x)#2 TYPE READSLICE PAR 0-1478 XREFS 3578 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8601937234407748} PREDS {{259 0 0-1488 {}}} SUCCS {{259 0 0-1490 {}}} CYCLES {}}
set a(0-1490) {NAME copy_y#1:conc#1 TYPE CONCATENATE PAR 0-1478 XREFS 3579 LOC {1 0.0947999763791999 1 0.8601937234407748 1 0.8601937234407748 1 0.8601937234407748} PREDS {{258 0 0-1487 {}} {259 0 0-1489 {}}} SUCCS {{259 0 0-1491 {}}} CYCLES {}}
set a(0-1491) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y#1:read_mem(Src:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-1478 XREFS 3580 LOC {1 1.0 1 1.0 1 1.0 2 0.07379997029519988 2 0.07379997029519988} PREDS {{259 0 0-1490 {}}} SUCCS {{258 0 0-1495 {}}} CYCLES {}}
set a(0-1492) {NAME trans_ond.image_copy#1:x:asn#2 TYPE ASSIGN PAR 0-1478 XREFS 3581 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.8214688592858754} PREDS {{774 0 0-1499 {}}} SUCCS {{259 0 0-1493 {}} {256 0 0-1499 {}}} CYCLES {}}
set a(0-1493) {NAME trans_ond.image_copy#1:x:slc(trans_ond.image_copy#1:x)#1 TYPE READSLICE PAR 0-1478 XREFS 3582 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.8214688592858754} PREDS {{259 0 0-1492 {}}} SUCCS {{259 0 0-1494 {}}} CYCLES {}}
set a(0-1494) {NAME copy_y#1:conc TYPE CONCATENATE PAR 0-1478 XREFS 3583 LOC {1 0.0947999763791999 2 0.8214688592858754 2 0.8214688592858754 2 0.8214688592858754} PREDS {{258 0 0-1487 {}} {259 0 0-1493 {}}} SUCCS {{259 0 0-1495 {}}} CYCLES {}}
set a(0-1495) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y#1:write_mem(Comp:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-1478 XREFS 3584 LOC {2 1.0 2 1.0 2 1.0 3 0.0029999700119998805 3 0.0029999700119998805} PREDS {{128 0 0-1480 {}} {774 0 0-1495 {}} {258 0 0-1491 {}} {259 0 0-1494 {}}} SUCCS {{774 0 0-1495 {}}} CYCLES {}}
set a(0-1496) {NAME trans_ond.image_copy#1:x:asn#3 TYPE ASSIGN PAR 0-1478 XREFS 3585 LOC {0 0.999999988 0 0.999999988 0 0.999999988 3 0.9052000116208001} PREDS {{774 0 0-1499 {}}} SUCCS {{259 0 0-1497 {}} {256 0 0-1499 {}}} CYCLES {}}
set a(0-1497) {NAME trans_ond.image_copy#1:x:slc(trans_ond.image_copy#1:x) TYPE READSLICE PAR 0-1478 XREFS 3586 LOC {0 0.999999988 0 0.999999988 0 0.999999988 3 0.9052000116208001} PREDS {{259 0 0-1496 {}}} SUCCS {{259 0 0-1498 {}}} CYCLES {}}
set a(0-1498) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,9) AREA_SCORE 8.00 QUANTITY 1 NAME copy_y#1:acc#5 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1478 XREFS 3587 LOC {1 0.0 1 0.9052000116208001 1 0.9052000116208001 1 0.9516999818067999 3 0.9516999818067999} PREDS {{259 0 0-1497 {}}} SUCCS {{259 0 0-1499 {}} {258 0 0-1500 {}}} CYCLES {}}
set a(0-1499) {NAME copy_y#1:asn(trans_ond.image_copy#1:x#1.sva) TYPE ASSIGN PAR 0-1478 XREFS 3588 LOC {1 0.04649998818599996 1 0.9516999998068 1 0.9516999998068 3 0.999999988} PREDS {{128 0 0-1480 {}} {772 0 0-1499 {}} {256 0 0-1482 {}} {256 0 0-1488 {}} {256 0 0-1492 {}} {256 0 0-1496 {}} {259 0 0-1498 {}}} SUCCS {{774 0 0-1482 {}} {774 0 0-1488 {}} {774 0 0-1492 {}} {774 0 0-1496 {}} {772 0 0-1499 {}}} CYCLES {}}
set a(0-1500) {NAME copy_y#1:conc#6 TYPE CONCATENATE PAR 0-1478 XREFS 3589 LOC {1 0.04649998818599996 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {{258 0 0-1498 {}}} SUCCS {{258 0 0-1518 {}}} CYCLES {}}
set a(0-1501) {NAME trans_ond.Mn_Trans_Ond:wi:asn#132 TYPE ASSIGN PAR 0-1478 XREFS 3590 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {} SUCCS {{259 0 0-1502 {}}} CYCLES {}}
set a(0-1502) {NAME trans_ond.Mn_Trans_Ond:wi:not TYPE NOT PAR 0-1478 XREFS 3591 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {{259 0 0-1501 {}}} SUCCS {{258 0 0-1517 {}}} CYCLES {}}
set a(0-1503) {NAME trans_ond.Mn_Trans_Ond:wi:asn#133 TYPE ASSIGN PAR 0-1478 XREFS 3592 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {} SUCCS {{259 0 0-1504 {}}} CYCLES {}}
set a(0-1504) {NAME trans_ond.Mn_Trans_Ond:wi:not#18 TYPE NOT PAR 0-1478 XREFS 3593 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {{259 0 0-1503 {}}} SUCCS {{258 0 0-1517 {}}} CYCLES {}}
set a(0-1505) {NAME trans_ond.Mn_Trans_Ond:wi:asn#134 TYPE ASSIGN PAR 0-1478 XREFS 3594 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {} SUCCS {{259 0 0-1506 {}}} CYCLES {}}
set a(0-1506) {NAME trans_ond.Mn_Trans_Ond:wi:not#19 TYPE NOT PAR 0-1478 XREFS 3595 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {{259 0 0-1505 {}}} SUCCS {{258 0 0-1517 {}}} CYCLES {}}
set a(0-1507) {NAME trans_ond.Mn_Trans_Ond:wi:asn#135 TYPE ASSIGN PAR 0-1478 XREFS 3596 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {} SUCCS {{259 0 0-1508 {}}} CYCLES {}}
set a(0-1508) {NAME trans_ond.Mn_Trans_Ond:wi:not#20 TYPE NOT PAR 0-1478 XREFS 3597 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {{259 0 0-1507 {}}} SUCCS {{258 0 0-1517 {}}} CYCLES {}}
set a(0-1509) {NAME trans_ond.Mn_Trans_Ond:wi:asn#136 TYPE ASSIGN PAR 0-1478 XREFS 3598 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {} SUCCS {{259 0 0-1510 {}}} CYCLES {}}
set a(0-1510) {NAME trans_ond.Mn_Trans_Ond:wi:not#21 TYPE NOT PAR 0-1478 XREFS 3599 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {{259 0 0-1509 {}}} SUCCS {{258 0 0-1517 {}}} CYCLES {}}
set a(0-1511) {NAME trans_ond.Mn_Trans_Ond:wi:asn#137 TYPE ASSIGN PAR 0-1478 XREFS 3600 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {} SUCCS {{259 0 0-1512 {}}} CYCLES {}}
set a(0-1512) {NAME trans_ond.Mn_Trans_Ond:wi:not#22 TYPE NOT PAR 0-1478 XREFS 3601 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {{259 0 0-1511 {}}} SUCCS {{258 0 0-1517 {}}} CYCLES {}}
set a(0-1513) {NAME trans_ond.Mn_Trans_Ond:wi:asn#138 TYPE ASSIGN PAR 0-1478 XREFS 3602 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {} SUCCS {{259 0 0-1514 {}}} CYCLES {}}
set a(0-1514) {NAME trans_ond.Mn_Trans_Ond:wi:not#23 TYPE NOT PAR 0-1478 XREFS 3603 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {{259 0 0-1513 {}}} SUCCS {{258 0 0-1517 {}}} CYCLES {}}
set a(0-1515) {NAME trans_ond.Mn_Trans_Ond:wi:asn#139 TYPE ASSIGN PAR 0-1478 XREFS 3604 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {} SUCCS {{259 0 0-1516 {}}} CYCLES {}}
set a(0-1516) {NAME trans_ond.Mn_Trans_Ond:wi:not#24 TYPE NOT PAR 0-1478 XREFS 3605 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {{259 0 0-1515 {}}} SUCCS {{259 0 0-1517 {}}} CYCLES {}}
set a(0-1517) {NAME copy_y#1:conc#7 TYPE CONCATENATE PAR 0-1478 XREFS 3606 LOC {1 0.0 1 0.9516999998068 1 0.9516999998068 3 0.9516999998068} PREDS {{258 0 0-1514 {}} {258 0 0-1512 {}} {258 0 0-1510 {}} {258 0 0-1508 {}} {258 0 0-1506 {}} {258 0 0-1504 {}} {258 0 0-1502 {}} {259 0 0-1516 {}}} SUCCS {{259 0 0-1518 {}}} CYCLES {}}
set a(0-1518) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,10,1,11) AREA_SCORE 10.00 QUANTITY 1 NAME copy_y#1:acc#9 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-1478 XREFS 3607 LOC {1 0.04649998818599996 1 0.9516999998068 1 0.9516999998068 1 0.9999999699999998 3 0.9999999699999998} PREDS {{258 0 0-1500 {}} {259 0 0-1517 {}}} SUCCS {{259 0 0-1519 {}}} CYCLES {}}
set a(0-1519) {NAME copy_y#1:slc#2 TYPE READSLICE PAR 0-1478 XREFS 3608 LOC {1 0.0947999763791999 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{259 0 0-1518 {}}} SUCCS {{259 0 0-1520 {}}} CYCLES {}}
set a(0-1520) {NAME copy_y#1:slc TYPE READSLICE PAR 0-1478 XREFS 3609 LOC {1 0.0947999763791999 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{259 0 0-1519 {}}} SUCCS {{259 0 0-1521 {}}} CYCLES {}}
set a(0-1521) {NAME copy_y#1:not TYPE NOT PAR 0-1478 XREFS 3610 LOC {1 0.0947999763791999 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{259 0 0-1520 {}}} SUCCS {{259 0 0-1522 {}}} CYCLES {}}
set a(0-1522) {NAME copy_y#1:asn#5 TYPE ASSIGN PAR 0-1478 XREFS 3611 LOC {1 0.0947999763791999 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{128 0 0-1480 {}} {772 0 0-1522 {}} {256 0 0-1479 {}} {259 0 0-1521 {}}} SUCCS {{774 0 0-1479 {}} {772 0 0-1522 {}}} CYCLES {}}
set a(0-1478) {CHI {0-1479 0-1480 0-1481 0-1482 0-1483 0-1484 0-1485 0-1486 0-1487 0-1488 0-1489 0-1490 0-1491 0-1492 0-1493 0-1494 0-1495 0-1496 0-1497 0-1498 0-1499 0-1500 0-1501 0-1502 0-1503 0-1504 0-1505 0-1506 0-1507 0-1508 0-1509 0-1510 0-1511 0-1512 0-1513 0-1514 0-1515 0-1516 0-1517 0-1518 0-1519 0-1520 0-1521 0-1522} ITERATIONS 257 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 497295 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 771 TOTAL_CYCLES_IN 497295 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 497295 NAME copy_y#1 TYPE LOOP DELAY {20720666.67 ns} PAR 0-1453 XREFS 3612 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0-1457 {}} {130 0 0-1458 {}} {130 0 0-1459 {}} {130 0 0-1460 {}} {130 0 0-1461 {}} {130 0 0-1462 {}} {130 0 0-1463 {}} {130 0 0-1464 {}} {130 0 0-1465 {}} {130 0 0-1466 {}} {130 0 0-1467 {}} {130 0 0-1468 {}} {130 0 0-1469 {}} {130 0 0-1470 {}} {130 0 0-1471 {}} {130 0 0-1472 {}} {130 0 0-1473 {}} {130 0 0-1474 {}} {130 0 0-1475 {}} {130 0 0-1476 {}} {258 0 0-1456 {}} {774 0 0-1526 {}} {64 0 0-1455 {}} {259 0 0-1477 {}}} SUCCS {{772 0 0-1456 {}} {772 0 0-1477 {}} {131 0 0-1523 {}} {130 0 0-1524 {}} {130 0 0-1525 {}} {130 0 0-1526 {}} {130 0 0-1527 {}} {130 0 0-1528 {}} {130 0 0-1529 {}} {130 0 0-1530 {}} {130 0 0-1531 {}} {130 0 0-1532 {}} {130 0 0-1533 {}} {130 0 0-1534 {}} {130 0 0-1535 {}} {130 0 0-1536 {}} {130 0 0-1537 {}} {130 0 0-1538 {}} {130 0 0-1539 {}} {130 0 0-1540 {}} {130 0 0-1541 {}} {130 0 0-1542 {}} {130 0 0-1543 {}} {130 0 0-1544 {}} {130 0 0-1545 {}} {130 0 0-1546 {}} {130 0 0-1547 {}}} CYCLES {}}
set a(0-1523) {NAME trans_ond.image_copy#1:y:asn TYPE ASSIGN PAR 0-1453 XREFS 3613 LOC {1 0.999999988 1 0.999999988 1 0.999999988 2 0.9069999876279999} PREDS {{774 0 0-1526 {}} {131 0 0-1478 {}}} SUCCS {{259 0 0-1524 {}} {256 0 0-1526 {}}} CYCLES {}}
set a(0-1524) {NAME trans_ond.image_copy#1:y:slc(trans_ond.image_copy#1:y) TYPE READSLICE PAR 0-1453 XREFS 3614 LOC {1 0.999999988 1 0.999999988 1 0.999999988 2 0.9069999876279999} PREDS {{130 0 0-1478 {}} {259 0 0-1523 {}}} SUCCS {{259 0 0-1525 {}}} CYCLES {}}
set a(0-1525) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,2,1,8) AREA_SCORE 7.00 QUANTITY 1 NAME copy_x#1:acc#1 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-1453 XREFS 3615 LOC {2 0.0 2 0.9069999876279999 2 0.9069999876279999 2 0.9525999578103999 2 0.9525999578103999} PREDS {{130 0 0-1478 {}} {259 0 0-1524 {}}} SUCCS {{259 0 0-1526 {}} {258 0 0-1527 {}}} CYCLES {}}
set a(0-1526) {NAME copy_x#1:asn(trans_ond.image_copy#1:y#1.sva) TYPE ASSIGN PAR 0-1453 XREFS 3616 LOC {2 0.045600000182400006 2 0.9525999878104 2 0.9525999878104 2 0.999999988} PREDS {{772 0 0-1526 {}} {130 0 0-1478 {}} {256 0 0-1523 {}} {259 0 0-1525 {}}} SUCCS {{774 0 0-1478 {}} {774 0 0-1523 {}} {772 0 0-1526 {}}} CYCLES {}}
set a(0-1527) {NAME copy_x#1:conc TYPE CONCATENATE PAR 0-1453 XREFS 3617 LOC {2 0.045600000182400006 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}} {258 0 0-1525 {}}} SUCCS {{258 0 0-1543 {}}} CYCLES {}}
set a(0-1528) {NAME trans_ond.Mn_Trans_Ond:hi:asn#110 TYPE ASSIGN PAR 0-1453 XREFS 3618 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}}} SUCCS {{259 0 0-1529 {}}} CYCLES {}}
set a(0-1529) {NAME trans_ond.Mn_Trans_Ond:hi:not TYPE NOT PAR 0-1453 XREFS 3619 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}} {259 0 0-1528 {}}} SUCCS {{258 0 0-1542 {}}} CYCLES {}}
set a(0-1530) {NAME trans_ond.Mn_Trans_Ond:hi:asn#111 TYPE ASSIGN PAR 0-1453 XREFS 3620 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}}} SUCCS {{259 0 0-1531 {}}} CYCLES {}}
set a(0-1531) {NAME trans_ond.Mn_Trans_Ond:hi:not#16 TYPE NOT PAR 0-1453 XREFS 3621 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}} {259 0 0-1530 {}}} SUCCS {{258 0 0-1542 {}}} CYCLES {}}
set a(0-1532) {NAME trans_ond.Mn_Trans_Ond:hi:asn#112 TYPE ASSIGN PAR 0-1453 XREFS 3622 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}}} SUCCS {{259 0 0-1533 {}}} CYCLES {}}
set a(0-1533) {NAME trans_ond.Mn_Trans_Ond:hi:not#17 TYPE NOT PAR 0-1453 XREFS 3623 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}} {259 0 0-1532 {}}} SUCCS {{258 0 0-1542 {}}} CYCLES {}}
set a(0-1534) {NAME trans_ond.Mn_Trans_Ond:hi:asn#113 TYPE ASSIGN PAR 0-1453 XREFS 3624 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}}} SUCCS {{259 0 0-1535 {}}} CYCLES {}}
set a(0-1535) {NAME trans_ond.Mn_Trans_Ond:hi:not#18 TYPE NOT PAR 0-1453 XREFS 3625 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}} {259 0 0-1534 {}}} SUCCS {{258 0 0-1542 {}}} CYCLES {}}
set a(0-1536) {NAME trans_ond.Mn_Trans_Ond:hi:asn#114 TYPE ASSIGN PAR 0-1453 XREFS 3626 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}}} SUCCS {{259 0 0-1537 {}}} CYCLES {}}
set a(0-1537) {NAME trans_ond.Mn_Trans_Ond:hi:not#19 TYPE NOT PAR 0-1453 XREFS 3627 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}} {259 0 0-1536 {}}} SUCCS {{258 0 0-1542 {}}} CYCLES {}}
set a(0-1538) {NAME trans_ond.Mn_Trans_Ond:hi:asn#115 TYPE ASSIGN PAR 0-1453 XREFS 3628 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}}} SUCCS {{259 0 0-1539 {}}} CYCLES {}}
set a(0-1539) {NAME trans_ond.Mn_Trans_Ond:hi:not#20 TYPE NOT PAR 0-1453 XREFS 3629 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}} {259 0 0-1538 {}}} SUCCS {{258 0 0-1542 {}}} CYCLES {}}
set a(0-1540) {NAME trans_ond.Mn_Trans_Ond:hi:asn#116 TYPE ASSIGN PAR 0-1453 XREFS 3630 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}}} SUCCS {{259 0 0-1541 {}}} CYCLES {}}
set a(0-1541) {NAME trans_ond.Mn_Trans_Ond:hi:not#21 TYPE NOT PAR 0-1453 XREFS 3631 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}} {259 0 0-1540 {}}} SUCCS {{259 0 0-1542 {}}} CYCLES {}}
set a(0-1542) {NAME copy_x#1:conc#3 TYPE CONCATENATE PAR 0-1453 XREFS 3632 LOC {1 0.999999988 2 0.9525999878104 2 0.9525999878104 2 0.9525999878104} PREDS {{130 0 0-1478 {}} {258 0 0-1539 {}} {258 0 0-1537 {}} {258 0 0-1535 {}} {258 0 0-1533 {}} {258 0 0-1531 {}} {258 0 0-1529 {}} {259 0 0-1541 {}}} SUCCS {{259 0 0-1543 {}}} CYCLES {}}
set a(0-1543) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,1,10) AREA_SCORE 9.00 QUANTITY 1 NAME copy_x#1:acc#3 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-1453 XREFS 3633 LOC {2 0.045600000182400006 2 0.9525999878104 2 0.9525999878104 2 0.9999999579999999 2 0.9999999579999999} PREDS {{130 0 0-1478 {}} {258 0 0-1527 {}} {259 0 0-1542 {}}} SUCCS {{259 0 0-1544 {}}} CYCLES {}}
set a(0-1544) {NAME copy_x#1:slc#2 TYPE READSLICE PAR 0-1453 XREFS 3634 LOC {2 0.093000000372 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-1478 {}} {259 0 0-1543 {}}} SUCCS {{259 0 0-1545 {}}} CYCLES {}}
set a(0-1545) {NAME copy_x#1:slc TYPE READSLICE PAR 0-1453 XREFS 3635 LOC {2 0.093000000372 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-1478 {}} {259 0 0-1544 {}}} SUCCS {{259 0 0-1546 {}}} CYCLES {}}
set a(0-1546) {NAME copy_x#1:not TYPE NOT PAR 0-1453 XREFS 3636 LOC {2 0.093000000372 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-1478 {}} {259 0 0-1545 {}}} SUCCS {{259 0 0-1547 {}}} CYCLES {}}
set a(0-1547) {NAME copy_x#1:asn#3 TYPE ASSIGN PAR 0-1453 XREFS 3637 LOC {2 0.093000000372 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-1478 {}} {772 0 0-1547 {}} {256 0 0-1454 {}} {259 0 0-1546 {}}} SUCCS {{774 0 0-1454 {}} {772 0 0-1547 {}}} CYCLES {}}
set a(0-1453) {CHI {0-1454 0-1455 0-1456 0-1457 0-1458 0-1459 0-1460 0-1461 0-1462 0-1463 0-1464 0-1465 0-1466 0-1467 0-1468 0-1469 0-1470 0-1471 0-1472 0-1473 0-1474 0-1475 0-1476 0-1477 0-1478 0-1523 0-1524 0-1525 0-1526 0-1527 0-1528 0-1529 0-1530 0-1531 0-1532 0-1533 0-1534 0-1535 0-1536 0-1537 0-1538 0-1539 0-1540 0-1541 0-1542 0-1543 0-1544 0-1545 0-1546 0-1547} ITERATIONS 129 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 498585 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 258 TOTAL_CYCLES_IN 1290 TOTAL_CYCLES_UNDER 497295 TOTAL_CYCLES 498585 NAME copy_x#1 TYPE LOOP DELAY {20774416.67 ns} PAR 0-956 XREFS 3638 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{130 0 0-1203 {}} {130 0 0-1434 {}} {130 0 0-1435 {}} {130 0 0-1436 {}} {130 0 0-1437 {}} {130 0 0-1438 {}} {130 0 0-1439 {}} {130 0 0-1440 {}} {130 0 0-1441 {}} {130 0 0-1442 {}} {130 0 0-1443 {}} {130 0 0-1444 {}} {130 0 0-1445 {}} {130 0 0-1446 {}} {130 0 0-1447 {}} {130 0 0-1448 {}} {130 0 0-1449 {}} {130 0 0-1450 {}} {130 0 0-1451 {}} {774 0 0-1597 {}} {774 0 0-1596 {}} {774 0 0-1595 {}} {774 0 0-1594 {}} {774 0 0-1593 {}} {774 0 0-1592 {}} {774 0 0-1591 {}} {258 0 0-1433 {}} {774 0 0-1605 {}} {774 0 0-1604 {}} {774 0 0-1603 {}} {774 0 0-1602 {}} {774 0 0-1601 {}} {774 0 0-1600 {}} {774 0 0-1599 {}} {774 0 0-1598 {}} {130 0 0-1222 {}} {259 0 0-1452 {}}} SUCCS {{772 0 0-1433 {}} {772 0 0-1452 {}} {131 0 0-1548 {}} {130 0 0-1549 {}} {130 0 0-1550 {}} {130 0 0-1551 {}} {130 0 0-1552 {}} {130 0 0-1553 {}} {130 0 0-1554 {}} {130 0 0-1555 {}} {130 0 0-1556 {}} {130 0 0-1557 {}} {130 0 0-1558 {}} {130 0 0-1559 {}} {130 0 0-1560 {}} {130 0 0-1561 {}} {130 0 0-1562 {}} {130 0 0-1563 {}} {130 0 0-1564 {}} {130 0 0-1565 {}} {130 0 0-1566 {}} {130 0 0-1567 {}} {130 0 0-1568 {}} {130 0 0-1569 {}} {130 0 0-1570 {}} {130 0 0-1571 {}} {130 0 0-1572 {}} {130 0 0-1573 {}} {130 0 0-1574 {}} {130 0 0-1575 {}} {130 0 0-1576 {}} {130 0 0-1577 {}} {130 0 0-1578 {}} {130 0 0-1579 {}} {130 0 0-1580 {}} {130 0 0-1581 {}} {130 0 0-1582 {}} {130 0 0-1583 {}} {130 0 0-1584 {}} {130 0 0-1585 {}} {130 0 0-1586 {}} {130 0 0-1587 {}} {130 0 0-1588 {}} {130 0 0-1589 {}} {130 0 0-1590 {}} {130 0 0-1591 {}} {130 0 0-1592 {}} {130 0 0-1593 {}} {130 0 0-1594 {}} {130 0 0-1595 {}} {130 0 0-1596 {}} {130 0 0-1597 {}} {130 0 0-1598 {}} {130 0 0-1599 {}} {130 0 0-1600 {}} {130 0 0-1601 {}} {130 0 0-1602 {}} {130 0 0-1603 {}} {130 0 0-1604 {}} {130 0 0-1605 {}} {130 0 0-1606 {}} {130 0 0-1607 {}} {130 0 0-1608 {}} {130 0 0-1609 {}} {130 0 0-1610 {}} {130 0 0-1611 {}} {130 0 0-1612 {}} {130 0 0-1613 {}} {130 0 0-1614 {}}} CYCLES {}}
set a(0-1548) {NAME levels:asn#2 TYPE ASSIGN PAR 0-956 XREFS 3639 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.999999988} PREDS {{130 0 0-979 {}} {774 0 0-1591 {}} {131 0 0-1453 {}}} SUCCS {{258 0 0-1550 {}} {256 0 0-1591 {}}} CYCLES {}}
set a(0-1549) {NAME levels:if:not TYPE NOT PAR 0-956 XREFS 3640 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.999999988} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1202 {}}} SUCCS {{259 0 0-1550 {}}} CYCLES {}}
set a(0-1550) {NAME levels:and TYPE AND PAR 0-956 XREFS 3641 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.999999988} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1548 {}} {259 0 0-1549 {}}} SUCCS {{258 0 0-1592 {}}} CYCLES {}}
set a(0-1551) {NAME levels:asn#3 TYPE ASSIGN PAR 0-956 XREFS 3642 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1591 {}}} SUCCS {{258 0 0-1553 {}} {256 0 0-1591 {}}} CYCLES {}}
set a(0-1552) {NAME levels:asn#4 TYPE ASSIGN PAR 0-956 XREFS 3643 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1592 {}}} SUCCS {{259 0 0-1553 {}} {256 0 0-1592 {}}} CYCLES {}}
set a(0-1553) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME levels:mux#20 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-956 XREFS 3644 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1202 {}} {258 0 0-1551 {}} {259 0 0-1552 {}}} SUCCS {{258 0 0-1593 {}}} CYCLES {}}
set a(0-1554) {NAME levels:asn#5 TYPE ASSIGN PAR 0-956 XREFS 3645 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1592 {}}} SUCCS {{258 0 0-1556 {}} {256 0 0-1592 {}}} CYCLES {}}
set a(0-1555) {NAME levels:asn#6 TYPE ASSIGN PAR 0-956 XREFS 3646 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1593 {}}} SUCCS {{259 0 0-1556 {}} {256 0 0-1593 {}}} CYCLES {}}
set a(0-1556) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME levels:mux#21 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-956 XREFS 3647 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1202 {}} {258 0 0-1554 {}} {259 0 0-1555 {}}} SUCCS {{258 0 0-1594 {}}} CYCLES {}}
set a(0-1557) {NAME levels:asn#7 TYPE ASSIGN PAR 0-956 XREFS 3648 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1593 {}}} SUCCS {{258 0 0-1559 {}} {256 0 0-1593 {}}} CYCLES {}}
set a(0-1558) {NAME levels:asn#8 TYPE ASSIGN PAR 0-956 XREFS 3649 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1594 {}}} SUCCS {{259 0 0-1559 {}} {256 0 0-1594 {}}} CYCLES {}}
set a(0-1559) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME levels:mux#22 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-956 XREFS 3650 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1202 {}} {258 0 0-1557 {}} {259 0 0-1558 {}}} SUCCS {{258 0 0-1595 {}}} CYCLES {}}
set a(0-1560) {NAME levels:asn#9 TYPE ASSIGN PAR 0-956 XREFS 3651 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1594 {}}} SUCCS {{258 0 0-1562 {}} {256 0 0-1594 {}}} CYCLES {}}
set a(0-1561) {NAME levels:asn#10 TYPE ASSIGN PAR 0-956 XREFS 3652 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1595 {}}} SUCCS {{259 0 0-1562 {}} {256 0 0-1595 {}}} CYCLES {}}
set a(0-1562) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME levels:mux#23 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-956 XREFS 3653 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1202 {}} {258 0 0-1560 {}} {259 0 0-1561 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1563) {NAME levels:asn#11 TYPE ASSIGN PAR 0-956 XREFS 3654 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1595 {}}} SUCCS {{258 0 0-1565 {}} {256 0 0-1595 {}}} CYCLES {}}
set a(0-1564) {NAME levels:asn#12 TYPE ASSIGN PAR 0-956 XREFS 3655 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1596 {}}} SUCCS {{259 0 0-1565 {}} {256 0 0-1596 {}}} CYCLES {}}
set a(0-1565) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME levels:mux#24 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-956 XREFS 3656 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1202 {}} {258 0 0-1563 {}} {259 0 0-1564 {}}} SUCCS {{258 0 0-1597 {}}} CYCLES {}}
set a(0-1566) {NAME levels:asn#13 TYPE ASSIGN PAR 0-956 XREFS 3657 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.999999988} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1598 {}}} SUCCS {{258 0 0-1568 {}} {256 0 0-1598 {}}} CYCLES {}}
set a(0-1567) {NAME levels:if:not#1 TYPE NOT PAR 0-956 XREFS 3658 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.999999988} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1202 {}}} SUCCS {{259 0 0-1568 {}}} CYCLES {}}
set a(0-1568) {NAME levels:and#2 TYPE AND PAR 0-956 XREFS 3659 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.999999988} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1566 {}} {259 0 0-1567 {}}} SUCCS {{258 0 0-1599 {}}} CYCLES {}}
set a(0-1569) {NAME levels:asn#14 TYPE ASSIGN PAR 0-956 XREFS 3660 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1598 {}}} SUCCS {{258 0 0-1571 {}} {256 0 0-1598 {}}} CYCLES {}}
set a(0-1570) {NAME levels:asn#15 TYPE ASSIGN PAR 0-956 XREFS 3661 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1599 {}}} SUCCS {{259 0 0-1571 {}} {256 0 0-1599 {}}} CYCLES {}}
set a(0-1571) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME levels:mux#27 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-956 XREFS 3662 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1202 {}} {258 0 0-1569 {}} {259 0 0-1570 {}}} SUCCS {{258 0 0-1600 {}}} CYCLES {}}
set a(0-1572) {NAME levels:asn#16 TYPE ASSIGN PAR 0-956 XREFS 3663 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1599 {}}} SUCCS {{258 0 0-1574 {}} {256 0 0-1599 {}}} CYCLES {}}
set a(0-1573) {NAME levels:asn#17 TYPE ASSIGN PAR 0-956 XREFS 3664 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1600 {}}} SUCCS {{259 0 0-1574 {}} {256 0 0-1600 {}}} CYCLES {}}
set a(0-1574) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME levels:mux#28 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-956 XREFS 3665 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1202 {}} {258 0 0-1572 {}} {259 0 0-1573 {}}} SUCCS {{258 0 0-1601 {}}} CYCLES {}}
set a(0-1575) {NAME levels:asn#18 TYPE ASSIGN PAR 0-956 XREFS 3666 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1600 {}}} SUCCS {{258 0 0-1577 {}} {256 0 0-1600 {}}} CYCLES {}}
set a(0-1576) {NAME levels:asn#19 TYPE ASSIGN PAR 0-956 XREFS 3667 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1601 {}}} SUCCS {{259 0 0-1577 {}} {256 0 0-1601 {}}} CYCLES {}}
set a(0-1577) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME levels:mux#29 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-956 XREFS 3668 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1202 {}} {258 0 0-1575 {}} {259 0 0-1576 {}}} SUCCS {{258 0 0-1602 {}}} CYCLES {}}
set a(0-1578) {NAME levels:asn#20 TYPE ASSIGN PAR 0-956 XREFS 3669 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1601 {}}} SUCCS {{258 0 0-1580 {}} {256 0 0-1601 {}}} CYCLES {}}
set a(0-1579) {NAME levels:asn#21 TYPE ASSIGN PAR 0-956 XREFS 3670 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1602 {}}} SUCCS {{259 0 0-1580 {}} {256 0 0-1602 {}}} CYCLES {}}
set a(0-1580) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME levels:mux#30 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-956 XREFS 3671 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1202 {}} {258 0 0-1578 {}} {259 0 0-1579 {}}} SUCCS {{258 0 0-1603 {}}} CYCLES {}}
set a(0-1581) {NAME levels:asn#22 TYPE ASSIGN PAR 0-956 XREFS 3672 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1602 {}}} SUCCS {{258 0 0-1583 {}} {256 0 0-1602 {}}} CYCLES {}}
set a(0-1582) {NAME levels:asn#23 TYPE ASSIGN PAR 0-956 XREFS 3673 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1603 {}}} SUCCS {{259 0 0-1583 {}} {256 0 0-1603 {}}} CYCLES {}}
set a(0-1583) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME levels:mux#31 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-956 XREFS 3674 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1202 {}} {258 0 0-1581 {}} {259 0 0-1582 {}}} SUCCS {{258 0 0-1604 {}}} CYCLES {}}
set a(0-1584) {NAME levels:asn#24 TYPE ASSIGN PAR 0-956 XREFS 3675 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1603 {}}} SUCCS {{258 0 0-1586 {}} {256 0 0-1603 {}}} CYCLES {}}
set a(0-1585) {NAME levels:asn#25 TYPE ASSIGN PAR 0-956 XREFS 3676 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1604 {}}} SUCCS {{259 0 0-1586 {}} {256 0 0-1604 {}}} CYCLES {}}
set a(0-1586) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME levels:mux#32 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-956 XREFS 3677 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1202 {}} {258 0 0-1584 {}} {259 0 0-1585 {}}} SUCCS {{258 0 0-1605 {}}} CYCLES {}}
set a(0-1587) {NAME trans_ond.Mn_Trans_Ond:i:asn#1 TYPE ASSIGN PAR 0-956 XREFS 3678 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.9150999996604} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {774 0 0-1590 {}}} SUCCS {{259 0 0-1588 {}} {256 0 0-1590 {}}} CYCLES {}}
set a(0-1588) {NAME trans_ond.Mn_Trans_Ond:i:slc(trans_ond.Mn_Trans_Ond:i#1.sg1) TYPE READSLICE PAR 0-956 XREFS 3679 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.9150999996604} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {259 0 0-1587 {}}} SUCCS {{259 0 0-1589 {}}} CYCLES {}}
set a(0-1589) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(2,0,2,1,3) AREA_SCORE 2.00 QUANTITY 1 NAME levels:acc#5 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-956 XREFS 3680 LOC {4 0.0 4 0.9150999996604 4 0.9150999996604 4 0.9561999698247999 4 0.9561999698247999} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {259 0 0-1588 {}}} SUCCS {{259 0 0-1590 {}} {258 0 0-1606 {}}} CYCLES {}}
set a(0-1590) {NAME levels:asn(trans_ond.Mn_Trans_Ond:i#1.sg1.sva) TYPE ASSIGN PAR 0-956 XREFS 3681 LOC {4 0.0411000001644 4 0.9561999998248 4 0.9561999998248 4 0.999999988} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {772 0 0-1590 {}} {256 0 0-1198 {}} {256 0 0-1587 {}} {259 0 0-1589 {}}} SUCCS {{774 0 0-1198 {}} {774 0 0-1587 {}} {772 0 0-1590 {}}} CYCLES {}}
set a(0-1591) {NAME levels:asn(trans_ond.Mn_Trans_Ond:hi#7.sg7.sva) TYPE ASSIGN PAR 0-956 XREFS 3682 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.999999988} PREDS {{772 0 0-1591 {}} {256 0 0-1205 {}} {256 0 0-1222 {}} {256 0 0-1434 {}} {130 0 0-1453 {}} {256 0 0-960 {}} {130 0 0-979 {}} {256 0 0-1548 {}} {256 0 0-1551 {}}} SUCCS {{774 0 0-960 {}} {774 0 0-979 {}} {774 0 0-1205 {}} {774 0 0-1222 {}} {774 0 0-1434 {}} {774 0 0-1453 {}} {774 0 0-1548 {}} {774 0 0-1551 {}} {772 0 0-1591 {}}} CYCLES {}}
set a(0-1592) {NAME levels:asn(trans_ond.Mn_Trans_Ond:hi#7.sg6.sva) TYPE ASSIGN PAR 0-956 XREFS 3683 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.999999988} PREDS {{772 0 0-1592 {}} {256 0 0-1207 {}} {256 0 0-1222 {}} {256 0 0-1436 {}} {130 0 0-1453 {}} {256 0 0-962 {}} {130 0 0-979 {}} {256 0 0-1552 {}} {256 0 0-1554 {}} {258 0 0-1550 {}}} SUCCS {{774 0 0-962 {}} {774 0 0-979 {}} {774 0 0-1207 {}} {774 0 0-1222 {}} {774 0 0-1436 {}} {774 0 0-1453 {}} {774 0 0-1552 {}} {774 0 0-1554 {}} {772 0 0-1592 {}}} CYCLES {}}
set a(0-1593) {NAME levels:asn(trans_ond.Mn_Trans_Ond:hi#7.sg5.sva) TYPE ASSIGN PAR 0-956 XREFS 3684 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-1593 {}} {256 0 0-1209 {}} {256 0 0-1222 {}} {256 0 0-1438 {}} {130 0 0-1453 {}} {256 0 0-964 {}} {130 0 0-979 {}} {256 0 0-1555 {}} {256 0 0-1557 {}} {258 0 0-1553 {}}} SUCCS {{774 0 0-964 {}} {774 0 0-979 {}} {774 0 0-1209 {}} {774 0 0-1222 {}} {774 0 0-1438 {}} {774 0 0-1453 {}} {774 0 0-1555 {}} {774 0 0-1557 {}} {772 0 0-1593 {}}} CYCLES {}}
set a(0-1594) {NAME levels:asn(trans_ond.Mn_Trans_Ond:hi#7.sg4.sva) TYPE ASSIGN PAR 0-956 XREFS 3685 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-1594 {}} {256 0 0-1211 {}} {256 0 0-1222 {}} {256 0 0-1440 {}} {130 0 0-1453 {}} {256 0 0-966 {}} {130 0 0-979 {}} {256 0 0-1558 {}} {256 0 0-1560 {}} {258 0 0-1556 {}}} SUCCS {{774 0 0-966 {}} {774 0 0-979 {}} {774 0 0-1211 {}} {774 0 0-1222 {}} {774 0 0-1440 {}} {774 0 0-1453 {}} {774 0 0-1558 {}} {774 0 0-1560 {}} {772 0 0-1594 {}}} CYCLES {}}
set a(0-1595) {NAME levels:asn(trans_ond.Mn_Trans_Ond:hi#7.sg3.sva) TYPE ASSIGN PAR 0-956 XREFS 3686 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-1595 {}} {256 0 0-1213 {}} {256 0 0-1222 {}} {256 0 0-1442 {}} {130 0 0-1453 {}} {256 0 0-968 {}} {130 0 0-979 {}} {256 0 0-1561 {}} {256 0 0-1563 {}} {258 0 0-1559 {}}} SUCCS {{774 0 0-968 {}} {774 0 0-979 {}} {774 0 0-1213 {}} {774 0 0-1222 {}} {774 0 0-1442 {}} {774 0 0-1453 {}} {774 0 0-1561 {}} {774 0 0-1563 {}} {772 0 0-1595 {}}} CYCLES {}}
set a(0-1596) {NAME levels:asn(trans_ond.Mn_Trans_Ond:hi#7.sg2.sva) TYPE ASSIGN PAR 0-956 XREFS 3687 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-1596 {}} {256 0 0-1215 {}} {256 0 0-1222 {}} {256 0 0-1444 {}} {130 0 0-1453 {}} {256 0 0-970 {}} {130 0 0-979 {}} {256 0 0-1564 {}} {258 0 0-1562 {}}} SUCCS {{774 0 0-970 {}} {774 0 0-979 {}} {774 0 0-1215 {}} {774 0 0-1222 {}} {774 0 0-1444 {}} {774 0 0-1453 {}} {774 0 0-1564 {}} {772 0 0-1596 {}}} CYCLES {}}
set a(0-1597) {NAME levels:asn(trans_ond.Mn_Trans_Ond:hi#7.sg1.sva) TYPE ASSIGN PAR 0-956 XREFS 3688 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-1597 {}} {256 0 0-1446 {}} {130 0 0-1453 {}} {256 0 0-972 {}} {130 0 0-979 {}} {258 0 0-1565 {}}} SUCCS {{774 0 0-972 {}} {774 0 0-979 {}} {774 0 0-1446 {}} {774 0 0-1453 {}} {772 0 0-1597 {}}} CYCLES {}}
set a(0-1598) {NAME levels:asn(trans_ond.Mn_Trans_Ond:wi#7.sg8.sva) TYPE ASSIGN PAR 0-956 XREFS 3689 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.999999988} PREDS {{772 0 0-1598 {}} {256 0 0-1222 {}} {130 0 0-1453 {}} {130 0 0-979 {}} {256 0 0-1566 {}} {256 0 0-1569 {}}} SUCCS {{774 0 0-979 {}} {774 0 0-1222 {}} {774 0 0-1453 {}} {774 0 0-1566 {}} {774 0 0-1569 {}} {772 0 0-1598 {}}} CYCLES {}}
set a(0-1599) {NAME levels:asn(trans_ond.Mn_Trans_Ond:wi#7.sg7.sva) TYPE ASSIGN PAR 0-956 XREFS 3690 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.999999988} PREDS {{772 0 0-1599 {}} {256 0 0-1222 {}} {130 0 0-1453 {}} {130 0 0-979 {}} {256 0 0-1570 {}} {256 0 0-1572 {}} {258 0 0-1568 {}}} SUCCS {{774 0 0-979 {}} {774 0 0-1222 {}} {774 0 0-1453 {}} {774 0 0-1570 {}} {774 0 0-1572 {}} {772 0 0-1599 {}}} CYCLES {}}
set a(0-1600) {NAME levels:asn(trans_ond.Mn_Trans_Ond:wi#7.sg6.sva) TYPE ASSIGN PAR 0-956 XREFS 3691 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-1600 {}} {256 0 0-1222 {}} {130 0 0-1453 {}} {130 0 0-979 {}} {256 0 0-1573 {}} {256 0 0-1575 {}} {258 0 0-1571 {}}} SUCCS {{774 0 0-979 {}} {774 0 0-1222 {}} {774 0 0-1453 {}} {774 0 0-1573 {}} {774 0 0-1575 {}} {772 0 0-1600 {}}} CYCLES {}}
set a(0-1601) {NAME levels:asn(trans_ond.Mn_Trans_Ond:wi#7.sg5.sva) TYPE ASSIGN PAR 0-956 XREFS 3692 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-1601 {}} {256 0 0-1222 {}} {130 0 0-1453 {}} {130 0 0-979 {}} {256 0 0-1576 {}} {256 0 0-1578 {}} {258 0 0-1574 {}}} SUCCS {{774 0 0-979 {}} {774 0 0-1222 {}} {774 0 0-1453 {}} {774 0 0-1576 {}} {774 0 0-1578 {}} {772 0 0-1601 {}}} CYCLES {}}
set a(0-1602) {NAME levels:asn(trans_ond.Mn_Trans_Ond:wi#7.sg4.sva) TYPE ASSIGN PAR 0-956 XREFS 3693 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-1602 {}} {256 0 0-1222 {}} {130 0 0-1453 {}} {130 0 0-979 {}} {256 0 0-1579 {}} {256 0 0-1581 {}} {258 0 0-1577 {}}} SUCCS {{774 0 0-979 {}} {774 0 0-1222 {}} {774 0 0-1453 {}} {774 0 0-1579 {}} {774 0 0-1581 {}} {772 0 0-1602 {}}} CYCLES {}}
set a(0-1603) {NAME levels:asn(trans_ond.Mn_Trans_Ond:wi#7.sg3.sva) TYPE ASSIGN PAR 0-956 XREFS 3694 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-1603 {}} {256 0 0-1222 {}} {130 0 0-1453 {}} {130 0 0-979 {}} {256 0 0-1582 {}} {256 0 0-1584 {}} {258 0 0-1580 {}}} SUCCS {{774 0 0-979 {}} {774 0 0-1222 {}} {774 0 0-1453 {}} {774 0 0-1582 {}} {774 0 0-1584 {}} {772 0 0-1603 {}}} CYCLES {}}
set a(0-1604) {NAME levels:asn(trans_ond.Mn_Trans_Ond:wi#7.sg2.sva) TYPE ASSIGN PAR 0-956 XREFS 3695 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-1604 {}} {256 0 0-1222 {}} {130 0 0-1453 {}} {130 0 0-979 {}} {256 0 0-1585 {}} {258 0 0-1583 {}}} SUCCS {{774 0 0-979 {}} {774 0 0-1222 {}} {774 0 0-1453 {}} {774 0 0-1585 {}} {772 0 0-1604 {}}} CYCLES {}}
set a(0-1605) {NAME levels:asn(trans_ond.Mn_Trans_Ond:wi#7.sg1.sva) TYPE ASSIGN PAR 0-956 XREFS 3696 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-1605 {}} {130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1586 {}}} SUCCS {{774 0 0-979 {}} {774 0 0-1453 {}} {772 0 0-1605 {}}} CYCLES {}}
set a(0-1606) {NAME levels:conc TYPE CONCATENATE PAR 0-956 XREFS 3697 LOC {4 0.0411000001644 4 0.9561999998248 4 0.9561999998248 4 0.9561999998248} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1589 {}}} SUCCS {{258 0 0-1610 {}}} CYCLES {}}
set a(0-1607) {NAME slc(nblevels#1)#1 TYPE READSLICE PAR 0-956 XREFS 3698 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.9561999998248} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}}} SUCCS {{259 0 0-1608 {}}} CYCLES {}}
set a(0-1608) {NAME levels:not#1 TYPE NOT PAR 0-956 XREFS 3699 LOC {3 0.999999988 4 0.9561999998248 4 0.9561999998248 4 0.9561999998248} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {259 0 0-1607 {}}} SUCCS {{259 0 0-1609 {}}} CYCLES {}}
set a(0-1609) {NAME levels:conc#13 TYPE CONCATENATE PAR 0-956 XREFS 3700 LOC {3 0.999999988 4 0.9561999998248 4 0.9561999998248 4 0.9561999998248} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {259 0 0-1608 {}}} SUCCS {{259 0 0-1610 {}}} CYCLES {}}
set a(0-1610) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 5.00 QUANTITY 1 NAME levels:acc#7 TYPE ACCU DELAY {1.46 ns} LIBRARY_DELAY {1.46 ns} PAR 0-956 XREFS 3701 LOC {4 0.0411000001644 4 0.9561999998248 4 0.9561999998248 4 0.9999999699999998 4 0.9999999699999998} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {258 0 0-1606 {}} {259 0 0-1609 {}}} SUCCS {{259 0 0-1611 {}}} CYCLES {}}
set a(0-1611) {NAME levels:slc#4 TYPE READSLICE PAR 0-956 XREFS 3702 LOC {4 0.08489998833959995 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {259 0 0-1610 {}}} SUCCS {{259 0 0-1612 {}}} CYCLES {}}
set a(0-1612) {NAME levels:slc TYPE READSLICE PAR 0-956 XREFS 3703 LOC {4 0.08489998833959995 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {259 0 0-1611 {}}} SUCCS {{259 0 0-1613 {}}} CYCLES {}}
set a(0-1613) {NAME levels:not TYPE NOT PAR 0-956 XREFS 3704 LOC {4 0.08489998833959995 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {259 0 0-1612 {}}} SUCCS {{259 0 0-1614 {}}} CYCLES {}}
set a(0-1614) {NAME levels:asn#26 TYPE ASSIGN PAR 0-956 XREFS 3705 LOC {4 0.08489998833959995 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{130 0 0-1453 {}} {130 0 0-979 {}} {772 0 0-1614 {}} {256 0 0-957 {}} {259 0 0-1613 {}}} SUCCS {{774 0 0-957 {}} {772 0 0-1614 {}}} CYCLES {}}
set a(0-956) {CHI {0-957 0-958 0-959 0-960 0-961 0-962 0-963 0-964 0-965 0-966 0-967 0-968 0-969 0-970 0-971 0-972 0-973 0-974 0-975 0-976 0-977 0-978 0-979 0-1197 0-1198 0-1199 0-1200 0-1201 0-1202 0-1203 0-1204 0-1205 0-1206 0-1207 0-1208 0-1209 0-1210 0-1211 0-1212 0-1213 0-1214 0-1215 0-1216 0-1217 0-1218 0-1219 0-1220 0-1221 0-1222 0-1433 0-1434 0-1435 0-1436 0-1437 0-1438 0-1439 0-1440 0-1441 0-1442 0-1443 0-1444 0-1445 0-1446 0-1447 0-1448 0-1449 0-1450 0-1451 0-1452 0-1453 0-1548 0-1549 0-1550 0-1551 0-1552 0-1553 0-1554 0-1555 0-1556 0-1557 0-1558 0-1559 0-1560 0-1561 0-1562 0-1563 0-1564 0-1565 0-1566 0-1567 0-1568 0-1569 0-1570 0-1571 0-1572 0-1573 0-1574 0-1575 0-1576 0-1577 0-1578 0-1579 0-1580 0-1581 0-1582 0-1583 0-1584 0-1585 0-1586 0-1587 0-1588 0-1589 0-1590 0-1591 0-1592 0-1593 0-1594 0-1595 0-1596 0-1597 0-1598 0-1599 0-1600 0-1601 0-1602 0-1603 0-1604 0-1605 0-1606 0-1607 0-1608 0-1609 0-1610 0-1611 0-1612 0-1613 0-1614} ITERATIONS 5 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 2343725 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 2343705 TOTAL_CYCLES 2343725 NAME levels TYPE LOOP DELAY {97655250.00 ns} PAR 0-801 XREFS 3706 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{130 0 0-949 {}} {130 0 0-950 {}} {130 0 0-951 {}} {130 0 0-952 {}} {130 0 0-953 {}} {130 0 0-954 {}} {258 0 0-948 {}} {258 0 0-810 {}} {258 0 0-825 {}} {258 0 0-823 {}} {258 0 0-821 {}} {258 0 0-820 {}} {258 0 0-822 {}} {258 0 0-824 {}} {258 0 0-826 {}} {258 0 0-827 {}} {258 0 0-817 {}} {258 0 0-815 {}} {258 0 0-813 {}} {258 0 0-814 {}} {258 0 0-816 {}} {258 0 0-818 {}} {258 0 0-819 {}} {130 0 0-830 {}} {259 0 0-955 {}}} SUCCS {{772 0 0-813 {}} {772 0 0-814 {}} {772 0 0-815 {}} {772 0 0-816 {}} {772 0 0-817 {}} {772 0 0-818 {}} {772 0 0-819 {}} {772 0 0-820 {}} {772 0 0-821 {}} {772 0 0-822 {}} {772 0 0-823 {}} {772 0 0-824 {}} {772 0 0-825 {}} {772 0 0-826 {}} {772 0 0-827 {}} {772 0 0-948 {}} {772 0 0-955 {}} {131 0 0-1615 {}} {130 0 0-1616 {}} {130 0 0-1617 {}} {130 0 0-1618 {}} {130 0 0-1619 {}} {130 0 0-1620 {}} {130 0 0-1621 {}} {130 0 0-1622 {}} {256 0 0-2119 {}} {256 0 0-2235 {}} {256 0 0-4376 {}} {256 0 0-4377 {}}} CYCLES {}}
set a(0-1615) {NAME comp.m_output.Output:asn(comp.m_output.m_NextByte) TYPE ASSIGN PAR 0-801 XREFS 3707 LOC {3 0.999999988 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{772 0 0-1622 {}} {131 0 0-956 {}}} SUCCS {{258 0 0-1622 {}}} CYCLES {}}
set a(0-1616) {NAME comp.m_output.Output:asn(comp.m_output.m_Mask) TYPE ASSIGN PAR 0-801 XREFS 3708 LOC {3 0.999999988 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-956 {}} {772 0 0-1622 {}}} SUCCS {{258 0 0-1622 {}}} CYCLES {}}
set a(0-1617) {NAME comp.m_output.Output:asn(comp.m_output.index_range) TYPE ASSIGN PAR 0-801 XREFS 3709 LOC {3 0.999999988 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-956 {}} {772 0 0-1622 {}}} SUCCS {{258 0 0-1622 {}}} CYCLES {}}
set a(0-1618) {NAME comp.Compressor:asn(comp.byte_to_encode) TYPE ASSIGN PAR 0-801 XREFS 3710 LOC {3 0.999999988 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-956 {}} {772 0 0-1622 {}}} SUCCS {{258 0 0-1622 {}}} CYCLES {}}
set a(0-1619) {NAME comp.compress:pending_bits:asn(comp.compress:pending_bits) TYPE ASSIGN PAR 0-801 XREFS 3711 LOC {3 0.999999988 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-956 {}} {772 0 0-1622 {}}} SUCCS {{258 0 0-1622 {}}} CYCLES {}}
set a(0-1620) {NAME comp.compress:low:asn(comp.compress:low) TYPE ASSIGN PAR 0-801 XREFS 3712 LOC {3 0.999999988 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-956 {}} {772 0 0-1622 {}}} SUCCS {{258 0 0-1622 {}}} CYCLES {}}
set a(0-1621) {NAME comp.compress:high:asn(comp.compress:high) TYPE ASSIGN PAR 0-801 XREFS 3713 LOC {3 0.999999988 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-956 {}} {772 0 0-1622 {}}} SUCCS {{259 0 0-1622 {}}} CYCLES {}}
set a(0-1623) {NAME comp.compress:pending_bits:asn(comp.compress:pending_bits#1.lpi#2) TYPE ASSIGN PAR 0-1622 XREFS 3714 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.999999988} PREDS {{774 0 0-2080 {}}} SUCCS {{259 0 0-1624 {}} {130 0 0-1678 {}} {130 0 0-1720 {}} {256 0 0-2080 {}}} CYCLES {}}
set a(0-1624) {NAME comp.compress:pending_bits:asn TYPE ASSIGN PAR 0-1622 XREFS 3715 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.999999988} PREDS {{772 0 0-1720 {}} {772 0 0-2079 {}} {259 0 0-1623 {}}} SUCCS {{130 0 0-1678 {}} {258 0 0-1720 {}}} CYCLES {}}
set a(0-1625) {NAME comp.m_output.m_NextByte:asn(comp.m_output.m_NextByte#1.lpi#2) TYPE ASSIGN PAR 0-1622 XREFS 3716 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.999999988} PREDS {{774 0 0-2076 {}}} SUCCS {{259 0 0-1626 {}} {130 0 0-1678 {}} {130 0 0-1720 {}} {256 0 0-2076 {}}} CYCLES {}}
set a(0-1626) {NAME comp.m_output.m_NextByte:asn TYPE ASSIGN PAR 0-1622 XREFS 3717 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.999999988} PREDS {{772 0 0-1720 {}} {772 0 0-2075 {}} {259 0 0-1625 {}}} SUCCS {{130 0 0-1678 {}} {258 0 0-1720 {}}} CYCLES {}}
set a(0-1627) {NAME comp.m_output.index_range:asn(comp.m_output.index_range.lpi#2) TYPE ASSIGN PAR 0-1622 XREFS 3718 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.999999988} PREDS {{774 0 0-2070 {}}} SUCCS {{259 0 0-1628 {}} {130 0 0-1678 {}} {130 0 0-1720 {}} {256 0 0-2070 {}}} CYCLES {}}
set a(0-1628) {NAME comp.m_output.index_range:asn TYPE ASSIGN PAR 0-1622 XREFS 3719 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.999999988} PREDS {{772 0 0-1720 {}} {772 0 0-2069 {}} {259 0 0-1627 {}}} SUCCS {{130 0 0-1678 {}} {258 0 0-1720 {}}} CYCLES {}}
set a(0-1629) {NAME comp.m_output.m_Mask:asn(comp.m_output.m_Mask#1.lpi#2) TYPE ASSIGN PAR 0-1622 XREFS 3720 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.999999988} PREDS {{774 0 0-2078 {}}} SUCCS {{259 0 0-1630 {}} {130 0 0-1678 {}} {130 0 0-1720 {}} {256 0 0-2078 {}}} CYCLES {}}
set a(0-1630) {NAME comp.m_output.m_Mask:asn TYPE ASSIGN PAR 0-1622 XREFS 3721 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.999999988} PREDS {{772 0 0-1720 {}} {772 0 0-2077 {}} {259 0 0-1629 {}}} SUCCS {{130 0 0-1678 {}} {258 0 0-1720 {}}} CYCLES {}}
set a(0-1631) {NAME cmodel.m_frozen:asn(cmodel.m_frozen#1.sva#1) TYPE ASSIGN PAR 0-1622 XREFS 3722 LOC {0 0.999999988 6 0.9951999879807999 6 0.9951999879807999 11 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2073 {}}} CYCLES {}}
set a(0-1632) {NAME comp.getByte:asn(comp.getByte:Compressor::getByte:return#1.sva#1) TYPE ASSIGN PAR 0-1622 XREFS 3723 LOC {0 0.999999988 2 0.07379998829519994 2 0.07379998829519994 3 0.7425202949700812} PREDS {} SUCCS {{258 0 0-1645 {}}} CYCLES {}}
set a(0-1633) {NAME comp.byte_to_encode:asn(comp.byte_to_encode#1.sva#1) TYPE ASSIGN PAR 0-1622 XREFS 3724 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 11 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2086 {}}} CYCLES {}}
set a(0-1634) {NAME comp.byte_to_encode:asn TYPE ASSIGN PAR 0-1622 XREFS 3725 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.7749688710998754} PREDS {{774 0 0-2087 {}}} SUCCS {{259 0 0-1635 {}} {130 0 0-1678 {}} {130 0 0-1720 {}} {256 0 0-2087 {}}} CYCLES {}}
set a(0-1635) {NAME comp.byte_to_encode:slc(comp.byte_to_encode)#1 TYPE READSLICE PAR 0-1622 XREFS 3726 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.7749688710998754} PREDS {{259 0 0-1634 {}}} SUCCS {{259 0 0-1636 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1636) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,7,0,9) AREA_SCORE 8.00 QUANTITY 1 NAME comp.getByte:if:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-1622 XREFS 3727 LOC {1 0.0 1 0.7749688710998754 1 0.7749688710998754 1 0.8214688412858753 2 0.8214688412858753} PREDS {{259 0 0-1635 {}}} SUCCS {{259 0 0-1637 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1637) {NAME comp.getByte:slc TYPE READSLICE PAR 0-1622 XREFS 3728 LOC {1 0.04649998818599996 1 0.8214688592858754 1 0.8214688592858754 2 0.8214688592858754} PREDS {{259 0 0-1636 {}}} SUCCS {{259 0 0-1638 {}} {258 0 0-1643 {}} {258 0 0-1646 {}} {258 0 0-1659 {}} {130 0 0-1678 {}} {130 0 0-1720 {}} {258 0 0-2086 {}}} CYCLES {}}
set a(0-1638) {NAME comp.getByte:sel TYPE SELECT PAR 0-1622 XREFS 3729 LOC {1 0.04649998818599996 1 0.8214688592858754 1 0.8214688592858754 2 0.8214688592858754} PREDS {{259 0 0-1637 {}}} SUCCS {{146 0 0-1639 {}} {146 0 0-1640 {}} {146 0 0-1641 {}} {146 0 0-1642 {}}} CYCLES {}}
set a(0-1639) {NAME comp.getByte:asn TYPE ASSIGN PAR 0-1622 XREFS 3730 LOC {1 0.04649998818599996 1 0.9405999997623999 1 0.9405999997623999 4 0.9453999997815999} PREDS {{146 0 0-1638 {}} {774 0 0-2087 {}}} SUCCS {{259 0 0-1640 {}} {130 0 0-1678 {}} {130 0 0-1720 {}} {256 0 0-2087 {}}} CYCLES {}}
set a(0-1640) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,2,1,17) AREA_SCORE 17.00 QUANTITY 4 NAME comp.getByte:acc#1 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-1622 XREFS 3731 LOC {1 0.04649998818599996 1 0.9405999997623999 1 0.9405999997623999 1 0.9951999699807998 4 0.9999999699999998} PREDS {{146 0 0-1638 {}} {259 0 0-1639 {}}} SUCCS {{130 0 0-1678 {}} {130 0 0-1720 {}} {258 0 0-2086 {}}} CYCLES {}}
set a(0-1641) {NAME comp.getByte:asn(acc.tdx#44) TYPE ASSIGN PAR 0-1622 XREFS 3732 LOC {1 0.04649998818599996 1 0.8214688592858754 1 0.8214688592858754 2 0.8214688592858754} PREDS {{146 0 0-1638 {}} {774 0 0-2087 {}}} SUCCS {{259 0 0-1642 {}} {130 0 0-1678 {}} {130 0 0-1720 {}} {256 0 0-2087 {}}} CYCLES {}}
set a(0-1642) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME comp.getByte:read_mem(Comp:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-1622 XREFS 3733 LOC {1 1.0 1 1.0 1 1.0 2 0.07379997029519988 3 0.07379997029519988} PREDS {{146 0 0-1638 {}} {259 0 0-1641 {}}} SUCCS {{258 0 0-1645 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1643) {NAME comp.getByte:not#3 TYPE NOT PAR 0-1622 XREFS 3734 LOC {1 0.04649998818599996 2 0.7425202949700812 2 0.7425202949700812 3 0.7425202949700812} PREDS {{258 0 0-1637 {}}} SUCCS {{259 0 0-1644 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1644) {NAME comp.getByte:exs TYPE SIGNEXTEND PAR 0-1622 XREFS 3735 LOC {1 0.04649998818599996 2 0.7425202949700812 2 0.7425202949700812 3 0.7425202949700812} PREDS {{259 0 0-1643 {}}} SUCCS {{259 0 0-1645 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1645) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_or(8,2) AREA_SCORE 8.00 QUANTITY 1 NAME comp.getByte:or TYPE OR DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-1622 XREFS 3736 LOC {2 0.07379998829519994 2 0.7425202949700812 2 0.7425202949700812 2 0.761420265045681 3 0.761420265045681} PREDS {{258 0 0-1632 {}} {258 0 0-1642 {}} {259 0 0-1644 {}}} SUCCS {{258 0 0-1647 {}} {258 0 0-1648 {}} {258 0 0-1649 {}} {258 0 0-1650 {}} {258 0 0-1651 {}} {258 0 0-1652 {}} {258 0 0-1653 {}} {258 0 0-1654 {}} {258 0 0-1658 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1646) {NAME comp.getByte:not TYPE NOT PAR 0-1622 XREFS 3737 LOC {1 0.04649998818599996 2 0.7614202950456812 2 0.7614202950456812 3 0.7614202950456812} PREDS {{258 0 0-1637 {}}} SUCCS {{258 0 0-1655 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1647) {NAME comp.compress:for:if:slc(comp.getByte:Compressor::getByte:return#1) TYPE READSLICE PAR 0-1622 XREFS 3738 LOC {2 0.09269998837079996 2 0.7614202950456812 2 0.7614202950456812 3 0.7614202950456812} PREDS {{258 0 0-1645 {}}} SUCCS {{258 0 0-1655 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1648) {NAME comp.compress:for:if:slc(comp.getByte:Compressor::getByte:return#1)#1 TYPE READSLICE PAR 0-1622 XREFS 3739 LOC {2 0.09269998837079996 2 0.7614202950456812 2 0.7614202950456812 3 0.7614202950456812} PREDS {{258 0 0-1645 {}}} SUCCS {{258 0 0-1655 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1649) {NAME comp.compress:for:if:slc(comp.getByte:Compressor::getByte:return#1)#2 TYPE READSLICE PAR 0-1622 XREFS 3740 LOC {2 0.09269998837079996 2 0.7614202950456812 2 0.7614202950456812 3 0.7614202950456812} PREDS {{258 0 0-1645 {}}} SUCCS {{258 0 0-1655 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1650) {NAME comp.compress:for:if:slc(comp.getByte:Compressor::getByte:return#1)#3 TYPE READSLICE PAR 0-1622 XREFS 3741 LOC {2 0.09269998837079996 2 0.7614202950456812 2 0.7614202950456812 3 0.7614202950456812} PREDS {{258 0 0-1645 {}}} SUCCS {{258 0 0-1655 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1651) {NAME comp.compress:for:if:slc(comp.getByte:Compressor::getByte:return#1)#4 TYPE READSLICE PAR 0-1622 XREFS 3742 LOC {2 0.09269998837079996 2 0.7614202950456812 2 0.7614202950456812 3 0.7614202950456812} PREDS {{258 0 0-1645 {}}} SUCCS {{258 0 0-1655 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1652) {NAME comp.compress:for:if:slc(comp.getByte:Compressor::getByte:return#1)#5 TYPE READSLICE PAR 0-1622 XREFS 3743 LOC {2 0.09269998837079996 2 0.7614202950456812 2 0.7614202950456812 3 0.7614202950456812} PREDS {{258 0 0-1645 {}}} SUCCS {{258 0 0-1655 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1653) {NAME comp.compress:for:if:slc(comp.getByte:Compressor::getByte:return#1)#6 TYPE READSLICE PAR 0-1622 XREFS 3744 LOC {2 0.09269998837079996 2 0.7614202950456812 2 0.7614202950456812 3 0.7614202950456812} PREDS {{258 0 0-1645 {}}} SUCCS {{258 0 0-1655 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1654) {NAME comp.compress:for:if:slc(comp.getByte:Compressor::getByte:return#1)#7 TYPE READSLICE PAR 0-1622 XREFS 3745 LOC {2 0.09269998837079996 2 0.7614202950456812 2 0.7614202950456812 3 0.7614202950456812} PREDS {{258 0 0-1645 {}}} SUCCS {{259 0 0-1655 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1655) {NAME comp.compress:for:and TYPE AND PAR 0-1622 XREFS 3746 LOC {2 0.09269998837079996 2 0.7614202950456812 2 0.7614202950456812 3 0.7614202950456812} PREDS {{258 0 0-1653 {}} {258 0 0-1652 {}} {258 0 0-1651 {}} {258 0 0-1650 {}} {258 0 0-1649 {}} {258 0 0-1648 {}} {258 0 0-1647 {}} {258 0 0-1646 {}} {259 0 0-1654 {}}} SUCCS {{259 0 0-1656 {}} {258 0 0-1660 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1656) {NAME comp.compress:for:if:not TYPE NOT PAR 0-1622 XREFS 3747 LOC {2 0.09269998837079996 2 0.7614202950456812 2 0.7614202950456812 3 0.7614202950456812} PREDS {{259 0 0-1655 {}}} SUCCS {{259 0 0-1657 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1657) {NAME comp.compress:for:exs TYPE SIGNEXTEND PAR 0-1622 XREFS 3748 LOC {2 0.09269998837079996 2 0.7614202950456812 2 0.7614202950456812 3 0.7614202950456812} PREDS {{259 0 0-1656 {}}} SUCCS {{259 0 0-1658 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1658) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_and(8,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.compress:for:and#2 TYPE AND DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-1622 XREFS 3749 LOC {2 0.09269998837079996 2 0.7614202950456812 2 0.7614202950456812 2 0.780320265121281 3 0.780320265121281} PREDS {{258 0 0-1645 {}} {259 0 0-1657 {}}} SUCCS {{258 0 0-1661 {}} {258 0 0-1663 {}} {258 0 0-1669 {}} {130 0 0-1678 {}} {130 0 0-1720 {}} {258 0 0-2058 {}} {258 0 0-2059 {}} {258 0 0-2060 {}} {258 0 0-2061 {}} {258 0 0-2062 {}} {258 0 0-2063 {}} {258 0 0-2064 {}} {258 0 0-2065 {}}} CYCLES {}}
set a(0-1659) {NAME comp.getByte:not#2 TYPE NOT PAR 0-1622 XREFS 3750 LOC {1 0.04649998818599996 2 0.7614202950456812 2 0.7614202950456812 3 0.7803202951212811} PREDS {{258 0 0-1637 {}}} SUCCS {{259 0 0-1660 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1660) {NAME comp.compress:for:or TYPE OR PAR 0-1622 XREFS 3751 LOC {2 0.09269998837079996 2 0.7614202950456812 2 0.7614202950456812 3 0.7803202951212811} PREDS {{258 0 0-1655 {}} {259 0 0-1659 {}}} SUCCS {{259 0 0-1661 {}} {258 0 0-1663 {}} {258 0 0-1669 {}} {130 0 0-1678 {}} {130 0 0-1720 {}} {258 0 0-2067 {}}} CYCLES {}}
set a(0-1661) {NAME comp.compress:for:c:conc#3 TYPE CONCATENATE PAR 0-1622 XREFS 3752 LOC {2 0.11159998844639996 3 0.8277202953108812 3 0.8277202953108812 3 0.8277202953108812} PREDS {{258 0 0-1658 {}} {259 0 0-1660 {}}} SUCCS {{259 0 0-1662 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1662) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) AREA_SCORE 0.00 QUANTITY 1 NAME ModelA::getProbability:read_mem(cmodel.cumulative_frequency:rsc.d)#1 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-1622 XREFS 3753 LOC {2 1.0 3 1.0 3 1.0 4 0.07379997029519988 4 0.07379997029519988} PREDS {{774 0 0-1678 {}} {259 0 0-1661 {}}} SUCCS {{130 0 0-1678 {}} {258 0 0-1716 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1663) {NAME comp.compress:for:c:conc#4 TYPE CONCATENATE PAR 0-1622 XREFS 3754 LOC {2 0.11159998844639996 2 0.7803202951212811 2 0.7803202951212811 3 0.7803202951212811} PREDS {{258 0 0-1658 {}} {258 0 0-1660 {}}} SUCCS {{259 0 0-1664 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1664) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 2 NAME ModelA::getProbability:p:acc TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-1622 XREFS 3755 LOC {2 0.11159998844639996 2 0.7803202951212811 2 0.7803202951212811 2 0.8277202653108809 3 0.8277202653108809} PREDS {{259 0 0-1663 {}}} SUCCS {{259 0 0-1665 {}} {130 0 0-1678 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1665) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) AREA_SCORE 0.00 QUANTITY 1 NAME ModelA::getProbability:read_mem(cmodel.cumulative_frequency:rsc.d)#2 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-1622 XREFS 3756 LOC {2 1.0 2 1.0 2 1.0 3 0.07379997029519988 4 0.07379997029519988} PREDS {{774 0 0-1678 {}} {259 0 0-1664 {}}} SUCCS {{130 0 0-1678 {}} {258 0 0-1710 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1666) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) AREA_SCORE 0.00 QUANTITY 1 NAME ModelA::getProbability:read_mem(cmodel.cumulative_frequency:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-1622 XREFS 3757 LOC {0 1.0 0 1.0 0 1.0 1 0.07379997029519988 4 0.07379997029519988} PREDS {{774 0 0-1678 {}}} SUCCS {{130 0 0-1678 {}} {258 0 0-1711 {}} {258 0 0-1717 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1667) {NAME ModelA::getProbability:asn TYPE ASSIGN PAR 0-1622 XREFS 3758 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.9051999876207999} PREDS {{774 0 0-2074 {}}} SUCCS {{259 0 0-1668 {}} {130 0 0-1678 {}} {130 0 0-1720 {}} {256 0 0-2074 {}}} CYCLES {}}
set a(0-1668) {NAME ModelA::getProbability:sel TYPE SELECT PAR 0-1622 XREFS 3759 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.9051999876207999} PREDS {{259 0 0-1667 {}}} SUCCS {{146 0 0-1669 {}} {146 0 0-1670 {}} {146 0 0-1671 {}} {130 0 0-1672 {}} {146 0 0-1673 {}} {146 0 0-1674 {}} {146 0 0-1675 {}} {146 0 0-1676 {}} {130 0 0-1677 {}} {130 0 0-1678 {}} {146 0 0-1696 {}} {146 0 0-1697 {}} {146 0 0-1698 {}} {146 0 0-1699 {}}} CYCLES {}}
set a(0-1669) {NAME comp.compress:for:c:conc#6 TYPE CONCATENATE PAR 0-1622 XREFS 3760 LOC {2 0.11159998844639996 2 0.9051999876207999 2 0.9051999876207999 4 0.9051999876207999} PREDS {{146 0 0-1668 {}} {258 0 0-1658 {}} {258 0 0-1660 {}}} SUCCS {{259 0 0-1670 {}} {130 0 0-1678 {}}} CYCLES {}}
set a(0-1670) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 2 NAME ModelA::update:for:i:acc TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-1622 XREFS 3761 LOC {2 0.11159998844639996 2 0.9051999876207999 2 0.9051999876207999 2 0.9525999578103997 4 0.9525999578103997} PREDS {{146 0 0-1668 {}} {259 0 0-1669 {}}} SUCCS {{259 0 0-1671 {}} {258 0 0-1673 {}} {130 0 0-1678 {}}} CYCLES {}}
set a(0-1671) {NAME ModelA::update:for:i:conc TYPE CONCATENATE PAR 0-1622 XREFS 3762 LOC {2 0.15899998863599996 2 0.9525999878104 2 0.9525999878104 4 0.999999988} PREDS {{146 0 0-1668 {}} {259 0 0-1670 {}}} SUCCS {{259 0 0-1672 {}} {130 0 0-1678 {}}} CYCLES {}}
set a(0-1672) {NAME ModelA::update:for:i:asn TYPE ASSIGN PAR 0-1622 XREFS 3763 LOC {2 0.15899998863599996 2 0.9525999878104 2 0.9525999878104 4 0.999999988} PREDS {{130 0 0-1668 {}} {772 0 0-1678 {}} {259 0 0-1671 {}}} SUCCS {{258 0 0-1678 {}}} CYCLES {}}
set a(0-1673) {NAME ModelA::update:for:slc(ModelA::update:for:i)#3 TYPE READSLICE PAR 0-1622 XREFS 3764 LOC {2 0.15899998863599996 2 0.9525999878104 2 0.9525999878104 4 0.9525999878104} PREDS {{146 0 0-1668 {}} {258 0 0-1670 {}}} SUCCS {{259 0 0-1674 {}} {130 0 0-1678 {}}} CYCLES {}}
set a(0-1674) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,8,0,10) AREA_SCORE 9.00 QUANTITY 4 NAME ModelA::update:for:acc#4 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-1622 XREFS 3765 LOC {2 0.15899998863599996 2 0.9525999878104 2 0.9525999878104 2 0.9999999579999999 4 0.9999999579999999} PREDS {{146 0 0-1668 {}} {259 0 0-1673 {}}} SUCCS {{259 0 0-1675 {}} {130 0 0-1678 {}}} CYCLES {}}
set a(0-1675) {NAME ModelA::update:for:slc#3 TYPE READSLICE PAR 0-1622 XREFS 3766 LOC {2 0.20639998882559996 2 0.999999988 2 0.999999988 4 0.999999988} PREDS {{146 0 0-1668 {}} {259 0 0-1674 {}}} SUCCS {{259 0 0-1676 {}} {130 0 0-1678 {}}} CYCLES {}}
set a(0-1676) {NAME ModelA::update:for:not#1 TYPE NOT PAR 0-1622 XREFS 3767 LOC {2 0.20639998882559996 2 0.999999988 2 0.999999988 4 0.999999988} PREDS {{146 0 0-1668 {}} {259 0 0-1675 {}}} SUCCS {{259 0 0-1677 {}} {130 0 0-1678 {}}} CYCLES {}}
set a(0-1677) {NAME ModelA::update:for:asn TYPE ASSIGN PAR 0-1622 XREFS 3768 LOC {2 0.20639998882559996 2 0.999999988 2 0.999999988 4 0.999999988} PREDS {{130 0 0-1668 {}} {772 0 0-1678 {}} {259 0 0-1676 {}}} SUCCS {{259 0 0-1678 {}}} CYCLES {}}
set a(0-1679) {NAME ModelA::update:for:asn#1 TYPE ASSIGN PAR 0-1678 XREFS 3769 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-1695 {}}} SUCCS {{259 0 0-1680 {}} {256 0 0-1695 {}}} CYCLES {}}
set a(0-1680) {NAME break(ModelA::update:for) TYPE TERMINATE PAR 0-1678 XREFS 3770 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{259 0 0-1679 {}}} SUCCS {{128 0 0-1687 {}} {128 0 0-1690 {}} {128 0 0-1695 {}}} CYCLES {}}
set a(0-1681) {NAME ModelA::update:for:asn#2 TYPE ASSIGN PAR 0-1678 XREFS 3771 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8277202953108812} PREDS {{774 0 0-1690 {}}} SUCCS {{259 0 0-1682 {}} {256 0 0-1690 {}}} CYCLES {}}
set a(0-1682) {NAME ModelA::update:for:slc(ModelA::update:for:i)#1 TYPE READSLICE PAR 0-1678 XREFS 3772 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8277202953108812} PREDS {{259 0 0-1681 {}}} SUCCS {{259 0 0-1683 {}}} CYCLES {}}
set a(0-1683) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) AREA_SCORE 0.00 QUANTITY 1 NAME ModelA::update:for:read_mem(cmodel.cumulative_frequency:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-1678 XREFS 3773 LOC {1 1.0 1 1.0 1 1.0 2 0.07379997029519988 2 0.07379997029519988} PREDS {{774 0 0-1687 {}} {259 0 0-1682 {}}} SUCCS {{259 0 0-1684 {}} {258 0 0-1687 {}}} CYCLES {}}
set a(0-1684) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME ModelA::update:for:acc#1 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-1678 XREFS 3774 LOC {2 0.07379998829519994 2 0.8322999873292 2 0.8322999873292 2 0.9003999576015999 2 0.9003999576015999} PREDS {{259 0 0-1683 {}}} SUCCS {{258 0 0-1687 {}}} CYCLES {}}
set a(0-1685) {NAME ModelA::update:for:asn#3 TYPE ASSIGN PAR 0-1678 XREFS 3775 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9003999876015999} PREDS {{774 0 0-1690 {}}} SUCCS {{259 0 0-1686 {}} {256 0 0-1690 {}}} CYCLES {}}
set a(0-1686) {NAME slc(ModelA::update:for:i) TYPE READSLICE PAR 0-1678 XREFS 3776 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9003999876015999} PREDS {{259 0 0-1685 {}}} SUCCS {{259 0 0-1687 {}}} CYCLES {}}
set a(0-1687) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) AREA_SCORE 0.00 QUANTITY 1 NAME ModelA::update:for:write_mem(cmodel.cumulative_frequency:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-1678 XREFS 3777 LOC {2 1.0 2 1.0 2 1.0 3 0.0029999700119998805 3 0.0029999700119998805} PREDS {{128 0 0-1680 {}} {774 0 0-1687 {}} {258 0 0-1683 {}} {258 0 0-1684 {}} {259 0 0-1686 {}}} SUCCS {{774 0 0-1683 {}} {774 0 0-1687 {}}} CYCLES {}}
set a(0-1688) {NAME ModelA::update:for:asn#4 TYPE ASSIGN PAR 0-1678 XREFS 3778 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 3 0.8646999994588} PREDS {{774 0 0-1690 {}}} SUCCS {{259 0 0-1689 {}} {256 0 0-1690 {}}} CYCLES {}}
set a(0-1689) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME ModelA::update:for:acc#2 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-1678 XREFS 3779 LOC {1 0.0 1 0.8646999994588 1 0.8646999994588 1 0.9327999697311999 3 0.9327999697311999} PREDS {{259 0 0-1688 {}}} SUCCS {{259 0 0-1690 {}} {258 0 0-1691 {}}} CYCLES {}}
set a(0-1690) {NAME ModelA::update:for:asn(ModelA::update:for:i.sva) TYPE ASSIGN PAR 0-1678 XREFS 3780 LOC {1 0.0681000002724 1 0.9327999997312001 1 0.9327999997312001 3 0.999999988} PREDS {{128 0 0-1680 {}} {772 0 0-1690 {}} {256 0 0-1681 {}} {256 0 0-1685 {}} {256 0 0-1688 {}} {259 0 0-1689 {}}} SUCCS {{774 0 0-1681 {}} {774 0 0-1685 {}} {774 0 0-1688 {}} {772 0 0-1690 {}}} CYCLES {}}
set a(0-1691) {NAME ModelA::update:for:slc(ModelA::update:for:i) TYPE READSLICE PAR 0-1678 XREFS 3781 LOC {1 0.0681000002724 1 0.9327999997312001 1 0.9327999997312001 3 0.9327999997312001} PREDS {{258 0 0-1689 {}}} SUCCS {{259 0 0-1692 {}}} CYCLES {}}
set a(0-1692) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(31,0,9,1,31) AREA_SCORE 31.00 QUANTITY 1 NAME ModelA::update:for:acc TYPE ACCU DELAY {2.24 ns} LIBRARY_DELAY {2.24 ns} PAR 0-1678 XREFS 3782 LOC {1 0.0681000002724 1 0.9327999997312001 1 0.9327999997312001 1 0.99999997 3 0.99999997} PREDS {{259 0 0-1691 {}}} SUCCS {{259 0 0-1693 {}}} CYCLES {}}
set a(0-1693) {NAME ModelA::update:for:slc TYPE READSLICE PAR 0-1678 XREFS 3783 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{259 0 0-1692 {}}} SUCCS {{259 0 0-1694 {}}} CYCLES {}}
set a(0-1694) {NAME ModelA::update:for:not TYPE NOT PAR 0-1678 XREFS 3784 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{259 0 0-1693 {}}} SUCCS {{259 0 0-1695 {}}} CYCLES {}}
set a(0-1695) {NAME ModelA::update:for:asn#5 TYPE ASSIGN PAR 0-1678 XREFS 3785 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{128 0 0-1680 {}} {772 0 0-1695 {}} {256 0 0-1679 {}} {259 0 0-1694 {}}} SUCCS {{774 0 0-1679 {}} {772 0 0-1695 {}}} CYCLES {}}
set a(0-1678) {CHI {0-1679 0-1680 0-1681 0-1682 0-1683 0-1684 0-1685 0-1686 0-1687 0-1688 0-1689 0-1690 0-1691 0-1692 0-1693 0-1694 0-1695} ITERATIONS ? RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 230403 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 230403 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 230403 NAME ModelA::update:for TYPE LOOP DELAY {9600166.67 ns} PAR 0-1622 XREFS 3786 LOC {3 1.0 4 1.0 4 1.0 4 1.0} PREDS {{130 0 0-1668 {}} {130 0 0-1623 {}} {130 0 0-1624 {}} {130 0 0-1625 {}} {130 0 0-1626 {}} {130 0 0-1627 {}} {130 0 0-1628 {}} {130 0 0-1629 {}} {130 0 0-1630 {}} {130 0 0-1634 {}} {130 0 0-1635 {}} {130 0 0-1636 {}} {130 0 0-1637 {}} {130 0 0-1639 {}} {130 0 0-1640 {}} {130 0 0-1641 {}} {130 0 0-1642 {}} {130 0 0-1643 {}} {130 0 0-1644 {}} {130 0 0-1645 {}} {130 0 0-1646 {}} {130 0 0-1647 {}} {130 0 0-1648 {}} {130 0 0-1649 {}} {130 0 0-1650 {}} {130 0 0-1651 {}} {130 0 0-1652 {}} {130 0 0-1653 {}} {130 0 0-1654 {}} {130 0 0-1655 {}} {130 0 0-1656 {}} {130 0 0-1657 {}} {130 0 0-1658 {}} {130 0 0-1659 {}} {130 0 0-1660 {}} {130 0 0-1661 {}} {130 0 0-1662 {}} {130 0 0-1663 {}} {130 0 0-1664 {}} {130 0 0-1665 {}} {130 0 0-1666 {}} {130 0 0-1667 {}} {130 0 0-1669 {}} {130 0 0-1670 {}} {130 0 0-1671 {}} {130 0 0-1673 {}} {130 0 0-1674 {}} {130 0 0-1675 {}} {130 0 0-1676 {}} {258 0 0-1672 {}} {774 0 0-1678 {}} {259 0 0-1677 {}}} SUCCS {{774 0 0-1662 {}} {774 0 0-1665 {}} {774 0 0-1666 {}} {772 0 0-1672 {}} {772 0 0-1677 {}} {774 0 0-1678 {}} {259 0 0-1696 {}} {130 0 0-1697 {}} {130 0 0-1698 {}} {130 0 0-1699 {}} {130 0 0-1700 {}} {130 0 0-1701 {}} {130 0 0-1702 {}} {130 0 0-1703 {}} {130 0 0-1704 {}} {130 0 0-1705 {}} {130 0 0-1706 {}} {130 0 0-1707 {}} {130 0 0-1708 {}} {130 0 0-1709 {}} {130 0 0-1710 {}} {130 0 0-1711 {}} {130 0 0-1712 {}} {130 0 0-1713 {}} {130 0 0-1714 {}} {130 0 0-1715 {}} {130 0 0-1716 {}} {130 0 0-1717 {}} {130 0 0-1718 {}} {130 0 0-1719 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1696) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) AREA_SCORE 0.00 QUANTITY 1 NAME ModelA::update:if:read_mem(cmodel.cumulative_frequency:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-1622 XREFS 3787 LOC {4 1.0 5 1.0 5 1.0 6 0.07379997029519988 11 0.07379997029519988} PREDS {{146 0 0-1668 {}} {259 0 0-1678 {}}} SUCCS {{259 0 0-1697 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1697) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,15,1,33) AREA_SCORE 32.00 QUANTITY 2 NAME ModelA::update:acc TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-1622 XREFS 3788 LOC {5 0.07379998829519994 6 0.9270999877084 6 0.9270999877084 6 0.9951999579807999 11 0.9951999579807999} PREDS {{146 0 0-1668 {}} {130 0 0-1678 {}} {259 0 0-1696 {}}} SUCCS {{259 0 0-1698 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1698) {NAME ModelA::update:slc TYPE READSLICE PAR 0-1622 XREFS 3789 LOC {5 0.14189998856759997 6 0.9951999879807999 6 0.9951999879807999 11 0.9951999879807999} PREDS {{146 0 0-1668 {}} {130 0 0-1678 {}} {259 0 0-1697 {}}} SUCCS {{259 0 0-1699 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1699) {NAME ModelA::update:not TYPE NOT PAR 0-1622 XREFS 3790 LOC {5 0.14189998856759997 6 0.9951999879807999 6 0.9951999879807999 11 0.9951999879807999} PREDS {{146 0 0-1668 {}} {130 0 0-1678 {}} {259 0 0-1698 {}}} SUCCS {{130 0 0-1720 {}} {258 0 0-2073 {}}} CYCLES {}}
set a(0-1700) {NAME comp.compress:low:asn TYPE ASSIGN PAR 0-1622 XREFS 3791 LOC {3 0.999999988 4 0.999999988 4 0.999999988 5 0.6076522824306091} PREDS {{130 0 0-1678 {}} {774 0 0-2082 {}}} SUCCS {{259 0 0-1701 {}} {130 0 0-1720 {}} {256 0 0-2082 {}}} CYCLES {}}
set a(0-1701) {NAME comp.compress:low:slc(comp.compress:low#1) TYPE READSLICE PAR 0-1622 XREFS 3792 LOC {3 0.999999988 4 0.999999988 4 0.999999988 5 0.6076522824306091} PREDS {{130 0 0-1678 {}} {259 0 0-1700 {}}} SUCCS {{259 0 0-1702 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1702) {NAME comp.compress:low:not TYPE NOT PAR 0-1622 XREFS 3793 LOC {3 0.999999988 5 0.6076522824306091 5 0.6076522824306091 5 0.6076522824306091} PREDS {{130 0 0-1678 {}} {259 0 0-1701 {}}} SUCCS {{259 0 0-1703 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1703) {NAME comp.compress:for:range:conc TYPE CONCATENATE PAR 0-1622 XREFS 3794 LOC {3 0.999999988 5 0.6076522824306091 5 0.6076522824306091 5 0.6076522824306091} PREDS {{130 0 0-1678 {}} {259 0 0-1702 {}}} SUCCS {{259 0 0-1704 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1704) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,15,1,33) AREA_SCORE 32.00 QUANTITY 2 NAME comp.compress:for:range:acc#2 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-1622 XREFS 3795 LOC {4 0.0 5 0.6076522824306091 5 0.6076522824306091 5 0.675752252703009 5 0.675752252703009} PREDS {{130 0 0-1678 {}} {259 0 0-1703 {}}} SUCCS {{258 0 0-1706 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1705) {NAME comp.compress:for:range:asn TYPE ASSIGN PAR 0-1622 XREFS 3796 LOC {3 0.999999988 5 0.6757522827030091 5 0.6757522827030091 5 0.6757522827030091} PREDS {{130 0 0-1678 {}} {774 0 0-2084 {}}} SUCCS {{259 0 0-1706 {}} {130 0 0-1720 {}} {256 0 0-2084 {}}} CYCLES {}}
set a(0-1706) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,32,0,32) AREA_SCORE 32.00 QUANTITY 2 NAME comp.compress:for:range:acc TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-1622 XREFS 3797 LOC {4 0.0681000002724 5 0.6757522827030091 5 0.6757522827030091 5 0.743852252975409 5 0.743852252975409} PREDS {{130 0 0-1678 {}} {258 0 0-1704 {}} {259 0 0-1705 {}}} SUCCS {{258 0 0-1710 {}} {258 0 0-1716 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1707) {NAME comp.compress:for:asn#1 TYPE ASSIGN PAR 0-1622 XREFS 3798 LOC {3 0.999999988 4 0.999999988 4 0.999999988 11 0.8790999875164} PREDS {{130 0 0-1678 {}} {774 0 0-2082 {}}} SUCCS {{259 0 0-1708 {}} {130 0 0-1720 {}} {256 0 0-2082 {}}} CYCLES {}}
set a(0-1708) {NAME comp.compress:for:slc(comp.compress:low#1) TYPE READSLICE PAR 0-1622 XREFS 3799 LOC {3 0.999999988 4 0.999999988 4 0.999999988 11 0.8790999875164} PREDS {{130 0 0-1678 {}} {259 0 0-1707 {}}} SUCCS {{259 0 0-1709 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1709) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(15,0,1,1,16) AREA_SCORE 15.00 QUANTITY 1 NAME comp.compress:for:acc#3 TYPE ACCU DELAY {1.76 ns} LIBRARY_DELAY {1.76 ns} PAR 0-1622 XREFS 3800 LOC {4 0.0 5 0.9471999877888 5 0.9471999877888 5 0.9999999579999999 11 0.9318999577275998} PREDS {{130 0 0-1678 {}} {259 0 0-1708 {}}} SUCCS {{258 0 0-1712 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1710) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mul(32,0,32,0,64) AREA_SCORE 2768.00 QUANTITY 1 NAME comp.compress:for:mul TYPE MUL DELAY {8.37 ns} LIBRARY_DELAY {8.37 ns} PAR 0-1622 XREFS 3801 LOC {4 0.1362000005448 5 0.7489999349959997 5 0.7489999349959997 5 0.9999999675884952 6 0.9999999675884952} PREDS {{130 0 0-1678 {}} {258 0 0-1665 {}} {258 0 0-1706 {}}} SUCCS {{259 0 0-1711 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1711) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_div(64,32,0) AREA_SCORE 2532.24 QUANTITY 1 MULTICYCLE mgc_div(64,32,0) NAME comp.compress:for:div TYPE DIV DELAY {4cy+25.19 ns} LIBRARY_DELAY {191.85 ns} PAR 0-1622 XREFS 3802 LOC {4 1.0 5 1.0 5 1.0 10 0.7555689610182758 11 0.7555689610182758} PREDS {{130 0 0-1678 {}} {258 0 0-1666 {}} {259 0 0-1710 {}}} SUCCS {{259 0 0-1712 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1712) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,16,1,32) AREA_SCORE 32.00 QUANTITY 1 NAME comp.compress:for:acc TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-1622 XREFS 3803 LOC {9 0.7555690230222761 10 0.9318999877276 10 0.9318999877276 10 0.9999999579999999 11 0.9999999579999999} PREDS {{130 0 0-1678 {}} {258 0 0-1709 {}} {259 0 0-1711 {}}} SUCCS {{259 0 0-1713 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1713) {NAME comp.compress:for:asn TYPE ASSIGN PAR 0-1622 XREFS 3804 LOC {9 0.8236690232946762 10 0.999999988 10 0.999999988 11 0.999999988} PREDS {{130 0 0-1678 {}} {772 0 0-1720 {}} {772 0 0-2083 {}} {259 0 0-1712 {}}} SUCCS {{258 0 0-1720 {}}} CYCLES {}}
set a(0-1714) {NAME comp.compress:for:asn#2 TYPE ASSIGN PAR 0-1622 XREFS 3805 LOC {3 0.999999988 4 0.999999988 4 0.999999988 11 0.9318999877276} PREDS {{130 0 0-1678 {}} {774 0 0-2082 {}}} SUCCS {{259 0 0-1715 {}} {130 0 0-1720 {}} {256 0 0-2082 {}}} CYCLES {}}
set a(0-1715) {NAME comp.compress:for:slc(comp.compress:low#1)#1 TYPE READSLICE PAR 0-1622 XREFS 3806 LOC {3 0.999999988 4 0.999999988 4 0.999999988 11 0.9318999877276} PREDS {{130 0 0-1678 {}} {259 0 0-1714 {}}} SUCCS {{258 0 0-1718 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1716) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mul(32,0,34,1,66) AREA_SCORE 2768.00 QUANTITY 1 NAME comp.compress:for:mul#1 TYPE MUL DELAY {8.54 ns} LIBRARY_DELAY {8.54 ns} PAR 0-1622 XREFS 3807 LOC {4 0.1362000005448 5 0.7438522829754091 5 0.7438522829754091 5 0.9999999632479023 5 0.9999999632479023} PREDS {{130 0 0-1678 {}} {258 0 0-1662 {}} {258 0 0-1706 {}}} SUCCS {{259 0 0-1717 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1717) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_div(67,33,1) AREA_SCORE 2925.70 QUANTITY 1 MULTICYCLE mgc_div(67,33,1) NAME comp.compress:for:div#1 TYPE DIV DELAY {5cy+14.39 ns} LIBRARY_DELAY {222.72 ns} PAR 0-1622 XREFS 3808 LOC {4 1.0 5 1.0 5 1.0 11 0.43170434772181654 11 0.43170434772181654} PREDS {{130 0 0-1678 {}} {258 0 0-1666 {}} {259 0 0-1716 {}}} SUCCS {{259 0 0-1718 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1718) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,32,0,32) AREA_SCORE 32.00 QUANTITY 2 NAME comp.compress:for:acc#2 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-1622 XREFS 3809 LOC {10 0.4317044057268176 11 0.9318999877276 11 0.9318999877276 11 0.9999999579999999 11 0.9999999579999999} PREDS {{130 0 0-1678 {}} {258 0 0-1715 {}} {259 0 0-1717 {}}} SUCCS {{259 0 0-1719 {}} {130 0 0-1720 {}}} CYCLES {}}
set a(0-1719) {NAME comp.compress:for:asn#3 TYPE ASSIGN PAR 0-1622 XREFS 3810 LOC {10 0.49980440599921766 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{130 0 0-1678 {}} {772 0 0-1720 {}} {772 0 0-2081 {}} {259 0 0-1718 {}}} SUCCS {{259 0 0-1720 {}}} CYCLES {}}
set a(0-1721) {NAME comp.compress:for:for:else:if:asn(comp.compress:for:for:else:slc.svs) TYPE ASSIGN PAR 0-1720 XREFS 3811 LOC {0 0.999999988 1 0.7623688590494755 1 0.7623688590494755 3 0.9810999879243999} PREDS {} SUCCS {{258 0 0-2021 {}} {258 0 0-2023 {}} {258 0 0-2027 {}} {258 0 0-2029 {}} {258 0 0-2033 {}} {258 0 0-2035 {}} {258 0 0-2046 {}} {258 0 0-2054 {}}} CYCLES {}}
set a(0-1722) {NAME comp.m_output.putByte#2:if:asn(comp.m_output.putByte#2:slc.svs) TYPE ASSIGN PAR 0-1720 XREFS 3812 LOC {0 0.999999988 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-1892 {}}} CYCLES {}}
set a(0-1723) {NAME comp.m_output.putByte:if:asn(comp.m_output.putByte:slc.svs) TYPE ASSIGN PAR 0-1720 XREFS 3813 LOC {0 0.999999988 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-1767 {}}} CYCLES {}}
set a(0-1724) {NAME comp.compress:for:for:else:asn(comp.compress:pending_bits#1.lpi#2.dfm#1) TYPE ASSIGN PAR 0-1720 XREFS 3814 LOC {0 0.999999988 3 0.9810999879243999 3 0.9810999879243999 3 0.9810999879243999} PREDS {} SUCCS {{258 0 0-2040 {}}} CYCLES {}}
set a(0-1725) {NAME comp.compress:for:for:else:else:asn(comp.compress:high#1.sva#1.dfm) TYPE ASSIGN PAR 0-1720 XREFS 3815 LOC {0 0.999999988 2 0.999999988 2 0.999999988 3 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2050 {}}} CYCLES {}}
set a(0-1726) {NAME comp.compress:for:for:else:else:asn(comp.compress:low#1.sva#1.dfm) TYPE ASSIGN PAR 0-1720 XREFS 3816 LOC {0 0.999999988 2 0.999999988 2 0.999999988 3 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2042 {}}} CYCLES {}}
set a(0-1727) {NAME comp.compress:for:for:else:else:asn(comp.compress:pending_bits#1.lpi#2.dfm) TYPE ASSIGN PAR 0-1720 XREFS 3817 LOC {0 0.999999988 1 0.999999988 1 0.999999988 3 0.9621999878487999} PREDS {} SUCCS {{258 0 0-2019 {}}} CYCLES {}}
set a(0-1728) {NAME comp.compress:for:for:else:else:aif:aif:asn(comp.compress:for:for:else:else:land.sva#1) TYPE ASSIGN PAR 0-1720 XREFS 3818 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 3 0.9573999878296} PREDS {} SUCCS {{258 0 0-1986 {}}} CYCLES {}}
set a(0-1729) {NAME comp.m_output.index_range:asn(comp.m_output.index_range.sva#3) TYPE ASSIGN PAR 0-1720 XREFS 3819 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-1893 {}}} CYCLES {}}
set a(0-1730) {NAME comp.m_output.index_range:asn(comp.m_output.index_range.sva#1) TYPE ASSIGN PAR 0-1720 XREFS 3820 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-1768 {}}} CYCLES {}}
set a(0-1731) {NAME comp.compress:for:for:if:asn TYPE ASSIGN PAR 0-1720 XREFS 3821 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.6531688826126756} PREDS {{774 0 0-2057 {}}} SUCCS {{259 0 0-1732 {}} {130 0 0-1786 {}} {130 0 0-1910 {}} {130 0 0-1988 {}} {256 0 0-2057 {}}} CYCLES {}}
set a(0-1732) {NAME comp.compress:for:for:if:slc(comp.compress:high) TYPE READSLICE PAR 0-1720 XREFS 3822 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.6531688826126756} PREDS {{259 0 0-1731 {}}} SUCCS {{259 0 0-1733 {}} {130 0 0-1786 {}} {130 0 0-1910 {}} {130 0 0-1988 {}}} CYCLES {}}
set a(0-1733) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,1,1,18) AREA_SCORE 17.00 QUANTITY 2 NAME comp.compress:for:for:if:acc TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-1720 XREFS 3823 LOC {1 0.0 1 0.6531688826126756 1 0.6531688826126756 1 0.7077688528310755 1 0.7077688528310755} PREDS {{259 0 0-1732 {}}} SUCCS {{259 0 0-1734 {}} {130 0 0-1786 {}} {130 0 0-1910 {}} {130 0 0-1988 {}}} CYCLES {}}
set a(0-1734) {NAME comp.compress:for:for:slc TYPE READSLICE PAR 0-1720 XREFS 3824 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 1 0.7077688708310755} PREDS {{259 0 0-1733 {}}} SUCCS {{259 0 0-1735 {}} {130 0 0-1786 {}} {130 0 0-1910 {}} {130 0 0-1988 {}} {258 0 0-2021 {}} {258 0 0-2022 {}} {258 0 0-2024 {}} {258 0 0-2027 {}} {258 0 0-2028 {}} {258 0 0-2030 {}} {258 0 0-2033 {}} {258 0 0-2034 {}} {258 0 0-2036 {}} {258 0 0-2038 {}} {258 0 0-2045 {}} {258 0 0-2053 {}}} CYCLES {}}
set a(0-1735) {NAME comp.compress:for:for:sel TYPE SELECT PAR 0-1720 XREFS 3825 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 1 0.7077688708310755} PREDS {{259 0 0-1734 {}}} SUCCS {{146 0 0-1736 {}} {146 0 0-1737 {}} {146 0 0-1738 {}} {146 0 0-1739 {}} {146 0 0-1740 {}} {146 0 0-1741 {}} {146 0 0-1742 {}} {146 0 0-1743 {}} {146 0 0-1744 {}} {146 0 0-1745 {}} {146 0 0-1746 {}} {146 0 0-1747 {}} {146 0 0-1748 {}} {146 0 0-1749 {}} {146 0 0-1750 {}} {146 0 0-1751 {}} {146 0 0-1752 {}} {130 0 0-1753 {}} {146 0 0-1765 {}} {146 0 0-1766 {}} {146 0 0-1767 {}} {146 0 0-1768 {}} {130 0 0-1769 {}} {146 0 0-1770 {}} {146 0 0-1771 {}} {146 0 0-1772 {}} {130 0 0-1773 {}} {146 0 0-1774 {}} {146 0 0-1775 {}} {146 0 0-1776 {}} {146 0 0-1777 {}} {130 0 0-1778 {}} {130 0 0-1779 {}} {146 0 0-1780 {}} {146 0 0-1781 {}} {146 0 0-1782 {}} {146 0 0-1783 {}} {146 0 0-1784 {}} {130 0 0-1785 {}} {130 0 0-1786 {}} {146 0 0-1854 {}} {146 0 0-1855 {}} {146 0 0-1856 {}} {146 0 0-1857 {}} {130 0 0-1858 {}} {146 0 0-2018 {}} {146 0 0-2019 {}}} CYCLES {}}
set a(0-1736) {NAME comp.m_output.put_bit:asn TYPE ASSIGN PAR 0-1720 XREFS 3826 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1737 {}} {130 0 0-1786 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1737) {NAME comp.m_output.put_bit:slc(comp.m_output.m_Mask)#1 TYPE READSLICE PAR 0-1720 XREFS 3827 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {259 0 0-1736 {}}} SUCCS {{258 0 0-1750 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1738) {NAME comp.m_output.put_bit:asn#1 TYPE ASSIGN PAR 0-1720 XREFS 3828 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1739 {}} {130 0 0-1786 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1739) {NAME comp.m_output.put_bit:slc(comp.m_output.m_Mask)#2 TYPE READSLICE PAR 0-1720 XREFS 3829 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {259 0 0-1738 {}}} SUCCS {{258 0 0-1750 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1740) {NAME comp.m_output.put_bit:asn#2 TYPE ASSIGN PAR 0-1720 XREFS 3830 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1741 {}} {130 0 0-1786 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1741) {NAME comp.m_output.put_bit:slc(comp.m_output.m_Mask)#3 TYPE READSLICE PAR 0-1720 XREFS 3831 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {259 0 0-1740 {}}} SUCCS {{258 0 0-1750 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1742) {NAME comp.m_output.put_bit:asn#3 TYPE ASSIGN PAR 0-1720 XREFS 3832 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1743 {}} {130 0 0-1786 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1743) {NAME comp.m_output.put_bit:slc(comp.m_output.m_Mask)#4 TYPE READSLICE PAR 0-1720 XREFS 3833 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {259 0 0-1742 {}}} SUCCS {{258 0 0-1750 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1744) {NAME comp.m_output.put_bit:asn#4 TYPE ASSIGN PAR 0-1720 XREFS 3834 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1745 {}} {130 0 0-1786 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1745) {NAME comp.m_output.put_bit:slc(comp.m_output.m_Mask)#5 TYPE READSLICE PAR 0-1720 XREFS 3835 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {259 0 0-1744 {}}} SUCCS {{258 0 0-1750 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1746) {NAME comp.m_output.put_bit:asn#5 TYPE ASSIGN PAR 0-1720 XREFS 3836 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1747 {}} {130 0 0-1786 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1747) {NAME comp.m_output.put_bit:slc(comp.m_output.m_Mask)#6 TYPE READSLICE PAR 0-1720 XREFS 3837 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {259 0 0-1746 {}}} SUCCS {{258 0 0-1750 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1748) {NAME comp.m_output.put_bit:asn#6 TYPE ASSIGN PAR 0-1720 XREFS 3838 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1749 {}} {130 0 0-1786 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1749) {NAME comp.m_output.put_bit:slc(comp.m_output.m_Mask)#7 TYPE READSLICE PAR 0-1720 XREFS 3839 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {259 0 0-1748 {}}} SUCCS {{259 0 0-1750 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1750) {NAME comp.m_output.put_bit:or TYPE OR PAR 0-1720 XREFS 3840 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {258 0 0-1747 {}} {258 0 0-1745 {}} {258 0 0-1743 {}} {258 0 0-1741 {}} {258 0 0-1739 {}} {258 0 0-1737 {}} {259 0 0-1749 {}}} SUCCS {{258 0 0-1766 {}} {258 0 0-1771 {}} {258 0 0-1777 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1751) {NAME comp.m_output.put_bit:asn#7 TYPE ASSIGN PAR 0-1720 XREFS 3841 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 1 0.7623688590494755} PREDS {{146 0 0-1735 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1752 {}} {130 0 0-1786 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1752) {NAME comp.m_output.put_bit:slc(comp.m_output.m_Mask)#8 TYPE READSLICE PAR 0-1720 XREFS 3842 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 1 0.7623688590494755} PREDS {{146 0 0-1735 {}} {259 0 0-1751 {}}} SUCCS {{259 0 0-1753 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1753) {NAME comp.m_output.put_bit:sel#1 TYPE SELECT PAR 0-1720 XREFS 3843 LOC {1 0.05459998821839995 1 0.7623688590494755 1 0.7623688590494755 1 0.7623688590494755} PREDS {{130 0 0-1735 {}} {259 0 0-1752 {}}} SUCCS {{146 0 0-1754 {}} {146 0 0-1755 {}} {146 0 0-1756 {}} {146 0 0-1757 {}} {130 0 0-1758 {}}} CYCLES {}}
set a(0-1754) {NAME comp.m_output.putByte:if:asn TYPE ASSIGN PAR 0-1720 XREFS 3844 LOC {1 0.05459998821839995 1 0.7623688590494755 1 0.7623688590494755 1 0.7623688590494755} PREDS {{146 0 0-1753 {}} {774 0 0-2025 {}}} SUCCS {{259 0 0-1755 {}} {130 0 0-1786 {}} {256 0 0-2025 {}}} CYCLES {}}
set a(0-1755) {NAME comp.m_output.putByte:if:slc(comp.m_output.index_range)#1 TYPE READSLICE PAR 0-1720 XREFS 3845 LOC {1 0.05459998821839995 1 0.7623688590494755 1 0.7623688590494755 1 0.7623688590494755} PREDS {{146 0 0-1753 {}} {259 0 0-1754 {}}} SUCCS {{259 0 0-1756 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1756) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(22,0,8,1,23) AREA_SCORE 22.00 QUANTITY 2 NAME comp.m_output.putByte:if:acc TYPE ACCU DELAY {1.97 ns} LIBRARY_DELAY {1.97 ns} PAR 0-1720 XREFS 3846 LOC {1 0.05459998821839995 1 0.7623688590494755 1 0.7623688590494755 1 0.8214688292858754 1 0.8214688292858754} PREDS {{146 0 0-1753 {}} {259 0 0-1755 {}}} SUCCS {{259 0 0-1757 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1757) {NAME comp.m_output.putByte:slc TYPE READSLICE PAR 0-1720 XREFS 3847 LOC {1 0.11369998845479995 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-1753 {}} {259 0 0-1756 {}}} SUCCS {{259 0 0-1758 {}} {258 0 0-1767 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1758) {NAME comp.m_output.putByte:sel TYPE SELECT PAR 0-1720 XREFS 3848 LOC {1 0.11369998845479995 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{130 0 0-1753 {}} {259 0 0-1757 {}}} SUCCS {{146 0 0-1759 {}} {146 0 0-1760 {}} {146 0 0-1761 {}} {130 0 0-1762 {}} {146 0 0-1763 {}} {146 0 0-1764 {}}} CYCLES {}}
set a(0-1759) {NAME comp.m_output.putByte:if:asn#2 TYPE ASSIGN PAR 0-1720 XREFS 3849 LOC {1 0.11369998845479995 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-1758 {}} {774 0 0-2031 {}}} SUCCS {{258 0 0-1762 {}} {130 0 0-1786 {}} {256 0 0-2031 {}}} CYCLES {}}
set a(0-1760) {NAME comp.m_output.putByte:if:asn#3 TYPE ASSIGN PAR 0-1720 XREFS 3850 LOC {1 0.11369998845479995 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-1758 {}} {774 0 0-2025 {}}} SUCCS {{259 0 0-1761 {}} {130 0 0-1786 {}} {256 0 0-2025 {}}} CYCLES {}}
set a(0-1761) {NAME comp.m_output.putByte:if:slc(comp.m_output.index_range) TYPE READSLICE PAR 0-1720 XREFS 3851 LOC {1 0.11369998845479995 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-1758 {}} {259 0 0-1760 {}}} SUCCS {{259 0 0-1762 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1762) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME comp.m_output.putByte:if:write_mem(Src:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-1720 XREFS 3852 LOC {1 1.0 1 1.0 1 1.0 2 0.0029999700119998805 2 0.0029999700119998805} PREDS {{130 0 0-1758 {}} {774 0 0-1762 {}} {772 0 0-1786 {}} {774 0 0-1887 {}} {772 0 0-1910 {}} {258 0 0-1759 {}} {259 0 0-1761 {}}} SUCCS {{774 0 0-1762 {}} {130 0 0-1786 {}} {774 0 0-1887 {}}} CYCLES {}}
set a(0-1763) {NAME comp.m_output.putByte:if:asn#4 TYPE ASSIGN PAR 0-1720 XREFS 3853 LOC {1 0.11369998845479995 1 0.9270999877084 1 0.9270999877084 2 0.9270999877084} PREDS {{146 0 0-1758 {}} {774 0 0-2025 {}}} SUCCS {{259 0 0-1764 {}} {130 0 0-1786 {}} {256 0 0-2025 {}}} CYCLES {}}
set a(0-1764) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME comp.m_output.putByte:if:acc#1 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-1720 XREFS 3854 LOC {1 0.11369998845479995 1 0.9270999877084 1 0.9270999877084 1 0.9951999579807999 2 0.9951999579807999} PREDS {{146 0 0-1758 {}} {259 0 0-1763 {}}} SUCCS {{258 0 0-1768 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1765) {NAME comp.m_output.put_bit:asn#8 TYPE ASSIGN PAR 0-1720 XREFS 3855 LOC {1 0.05459998821839995 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{146 0 0-1735 {}} {774 0 0-2025 {}}} SUCCS {{258 0 0-1768 {}} {130 0 0-1786 {}} {256 0 0-2025 {}}} CYCLES {}}
set a(0-1766) {NAME not#267 TYPE NOT PAR 0-1720 XREFS 3856 LOC {1 0.05459998821839995 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {{146 0 0-1735 {}} {258 0 0-1750 {}}} SUCCS {{259 0 0-1767 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1767) {NAME comp.m_output.put_bit:and#1 TYPE AND PAR 0-1720 XREFS 3857 LOC {1 0.11369998845479995 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {{146 0 0-1735 {}} {258 0 0-1757 {}} {258 0 0-1723 {}} {259 0 0-1766 {}}} SUCCS {{259 0 0-1768 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1768) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME comp.m_output.put_bit:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1720 XREFS 3858 LOC {1 0.18179998872719993 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{146 0 0-1735 {}} {258 0 0-1765 {}} {258 0 0-1764 {}} {258 0 0-1730 {}} {259 0 0-1767 {}}} SUCCS {{259 0 0-1769 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1769) {NAME comp.m_output.put_bit:asn#9 TYPE ASSIGN PAR 0-1720 XREFS 3859 LOC {1 0.18659998874639994 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{130 0 0-1735 {}} {772 0 0-1786 {}} {259 0 0-1768 {}}} SUCCS {{258 0 0-1786 {}}} CYCLES {}}
set a(0-1770) {NAME comp.m_output.put_bit:asn#10 TYPE ASSIGN PAR 0-1720 XREFS 3860 LOC {1 0.05459998821839995 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {774 0 0-2031 {}}} SUCCS {{258 0 0-1772 {}} {130 0 0-1786 {}} {256 0 0-2031 {}}} CYCLES {}}
set a(0-1771) {NAME comp.m_output.put_bit:exs TYPE SIGNEXTEND PAR 0-1720 XREFS 3861 LOC {1 0.05459998821839995 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{146 0 0-1735 {}} {258 0 0-1750 {}}} SUCCS {{259 0 0-1772 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1772) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_and(8,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit:and TYPE AND DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-1720 XREFS 3862 LOC {1 0.05459998821839995 1 0.9810999879243999 1 0.9810999879243999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{146 0 0-1735 {}} {258 0 0-1770 {}} {259 0 0-1771 {}}} SUCCS {{259 0 0-1773 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1773) {NAME comp.m_output.put_bit:asn#11 TYPE ASSIGN PAR 0-1720 XREFS 3863 LOC {1 0.07349998829399995 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{130 0 0-1735 {}} {772 0 0-1786 {}} {259 0 0-1772 {}}} SUCCS {{258 0 0-1786 {}}} CYCLES {}}
set a(0-1774) {NAME comp.m_output.put_bit:asn#12 TYPE ASSIGN PAR 0-1720 XREFS 3864 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9951999879807999} PREDS {{146 0 0-1735 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1775 {}} {130 0 0-1786 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1775) {NAME comp.m_output.put_bit:slc(comp.m_output.m_Mask) TYPE READSLICE PAR 0-1720 XREFS 3865 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.9951999879807999} PREDS {{146 0 0-1735 {}} {259 0 0-1774 {}}} SUCCS {{259 0 0-1776 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1776) {NAME comp.m_output.put_bit:exu#1 TYPE PADZEROES PAR 0-1720 XREFS 3866 LOC {1 0.05459998821839995 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{146 0 0-1735 {}} {259 0 0-1775 {}}} SUCCS {{259 0 0-1777 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1777) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1720 XREFS 3867 LOC {1 0.05459998821839995 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{146 0 0-1735 {}} {258 0 0-1750 {}} {259 0 0-1776 {}}} SUCCS {{259 0 0-1778 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1778) {NAME comp.m_output.put_bit:asn#13 TYPE ASSIGN PAR 0-1720 XREFS 3868 LOC {1 0.059399988237599954 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{130 0 0-1735 {}} {772 0 0-1786 {}} {259 0 0-1777 {}}} SUCCS {{258 0 0-1786 {}}} CYCLES {}}
set a(0-1779) {NAME comp.put_bit_plus_pending:for:i:asn(comp.put_bit_plus_pending:for:i) TYPE ASSIGN PAR 0-1720 XREFS 3869 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 2 0.999999988} PREDS {{130 0 0-1735 {}} {772 0 0-1786 {}}} SUCCS {{258 0 0-1786 {}}} CYCLES {}}
set a(0-1780) {NAME comp.compress:pending_bits:asn#1 TYPE ASSIGN PAR 0-1720 XREFS 3870 LOC {1 0.05459998821839995 1 0.9318999877276 1 0.9318999877276 2 0.9318999877276} PREDS {{146 0 0-1735 {}} {774 0 0-2041 {}}} SUCCS {{259 0 0-1781 {}} {130 0 0-1786 {}} {256 0 0-2041 {}}} CYCLES {}}
set a(0-1781) {NAME comp.put_bit_plus_pending:for:not#3 TYPE NOT PAR 0-1720 XREFS 3871 LOC {1 0.05459998821839995 1 0.9318999877276 1 0.9318999877276 2 0.9318999877276} PREDS {{146 0 0-1735 {}} {259 0 0-1780 {}}} SUCCS {{259 0 0-1782 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1782) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,1,2,1,33) AREA_SCORE 32.00 QUANTITY 5 NAME comp.put_bit_plus_pending:for:acc#2 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-1720 XREFS 3872 LOC {1 0.05459998821839995 1 0.9318999877276 1 0.9318999877276 1 0.9999999579999999 2 0.9999999579999999} PREDS {{146 0 0-1735 {}} {259 0 0-1781 {}}} SUCCS {{259 0 0-1783 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1783) {NAME comp.put_bit_plus_pending:for:slc#1 TYPE READSLICE PAR 0-1720 XREFS 3873 LOC {1 0.12269998849079995 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{146 0 0-1735 {}} {259 0 0-1782 {}}} SUCCS {{259 0 0-1784 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1784) {NAME comp.put_bit_plus_pending:for:not#2 TYPE NOT PAR 0-1720 XREFS 3874 LOC {1 0.12269998849079995 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{146 0 0-1735 {}} {259 0 0-1783 {}}} SUCCS {{259 0 0-1785 {}} {130 0 0-1786 {}}} CYCLES {}}
set a(0-1785) {NAME comp.put_bit_plus_pending:for:asn TYPE ASSIGN PAR 0-1720 XREFS 3875 LOC {1 0.12269998849079995 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{130 0 0-1735 {}} {772 0 0-1786 {}} {259 0 0-1784 {}}} SUCCS {{259 0 0-1786 {}}} CYCLES {}}
set a(0-1787) {NAME comp.m_output.putByte#1:if:asn(comp.m_output.putByte#1:slc.svs) TYPE ASSIGN PAR 0-1786 XREFS 3876 LOC {0 0.999999988 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-1833 {}}} CYCLES {}}
set a(0-1788) {NAME comp.m_output.index_range:asn(comp.m_output.index_range.lpi#4) TYPE ASSIGN PAR 0-1786 XREFS 3877 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-1835 {}}} SUCCS {{130 0 0-1793 {}} {256 0 0-1835 {}}} CYCLES {}}
set a(0-1789) {NAME comp.m_output.m_Mask:asn(comp.m_output.m_Mask#1.lpi#4) TYPE ASSIGN PAR 0-1786 XREFS 3878 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-1844 {}}} SUCCS {{130 0 0-1793 {}} {256 0 0-1844 {}}} CYCLES {}}
set a(0-1790) {NAME comp.m_output.m_NextByte:asn(comp.m_output.m_NextByte#1.lpi#4) TYPE ASSIGN PAR 0-1786 XREFS 3879 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-1839 {}}} SUCCS {{130 0 0-1793 {}} {256 0 0-1839 {}}} CYCLES {}}
set a(0-1791) {NAME comp.m_output.index_range:asn(comp.m_output.index_range.sva#2) TYPE ASSIGN PAR 0-1786 XREFS 3880 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-1829 {}}} CYCLES {}}
set a(0-1792) {NAME comp.put_bit_plus_pending:for:asn#1 TYPE ASSIGN PAR 0-1786 XREFS 3881 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-1853 {}}} SUCCS {{259 0 0-1793 {}} {256 0 0-1853 {}}} CYCLES {}}
set a(0-1793) {NAME break(comp.put_bit_plus_pending:for) TYPE TERMINATE PAR 0-1786 XREFS 3882 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{130 0 0-1788 {}} {130 0 0-1789 {}} {130 0 0-1790 {}} {259 0 0-1792 {}}} SUCCS {{128 0 0-1822 {}} {128 0 0-1835 {}} {128 0 0-1836 {}} {128 0 0-1839 {}} {128 0 0-1844 {}} {128 0 0-1853 {}}} CYCLES {}}
set a(0-1794) {NAME comp.m_output.put_bit#1:if:asn TYPE ASSIGN PAR 0-1786 XREFS 3883 LOC {0 0.999999988 1 0.8025688592102754 1 0.8025688592102754 1 0.8025688592102754} PREDS {{774 0 0-1839 {}}} SUCCS {{258 0 0-1796 {}} {256 0 0-1839 {}}} CYCLES {}}
set a(0-1795) {NAME comp.m_output.put_bit#1:if:asn#1 TYPE ASSIGN PAR 0-1786 XREFS 3884 LOC {0 0.999999988 1 0.8025688592102754 1 0.8025688592102754 1 0.8025688592102754} PREDS {{774 0 0-1844 {}}} SUCCS {{259 0 0-1796 {}} {256 0 0-1844 {}}} CYCLES {}}
set a(0-1796) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_or(8,2) AREA_SCORE 8.00 QUANTITY 1 NAME comp.m_output.put_bit#1:if:or TYPE OR DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-1786 XREFS 3885 LOC {1 0.0 1 0.8025688592102754 1 0.8025688592102754 1 0.8214688292858753 1 0.8214688292858753} PREDS {{258 0 0-1794 {}} {259 0 0-1795 {}}} SUCCS {{258 0 0-1822 {}} {258 0 0-1838 {}}} CYCLES {}}
set a(0-1797) {NAME comp.m_output.put_bit#1:asn TYPE ASSIGN PAR 0-1786 XREFS 3886 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-1844 {}}} SUCCS {{259 0 0-1798 {}} {256 0 0-1844 {}}} CYCLES {}}
set a(0-1798) {NAME comp.m_output.put_bit#1:slc(comp.m_output.m_Mask)#1 TYPE READSLICE PAR 0-1786 XREFS 3887 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-1797 {}}} SUCCS {{258 0 0-1811 {}}} CYCLES {}}
set a(0-1799) {NAME comp.m_output.put_bit#1:asn#1 TYPE ASSIGN PAR 0-1786 XREFS 3888 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-1844 {}}} SUCCS {{259 0 0-1800 {}} {256 0 0-1844 {}}} CYCLES {}}
set a(0-1800) {NAME comp.m_output.put_bit#1:slc(comp.m_output.m_Mask)#2 TYPE READSLICE PAR 0-1786 XREFS 3889 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-1799 {}}} SUCCS {{258 0 0-1811 {}}} CYCLES {}}
set a(0-1801) {NAME comp.m_output.put_bit#1:asn#2 TYPE ASSIGN PAR 0-1786 XREFS 3890 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-1844 {}}} SUCCS {{259 0 0-1802 {}} {256 0 0-1844 {}}} CYCLES {}}
set a(0-1802) {NAME comp.m_output.put_bit#1:slc(comp.m_output.m_Mask)#3 TYPE READSLICE PAR 0-1786 XREFS 3891 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-1801 {}}} SUCCS {{258 0 0-1811 {}}} CYCLES {}}
set a(0-1803) {NAME comp.m_output.put_bit#1:asn#3 TYPE ASSIGN PAR 0-1786 XREFS 3892 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-1844 {}}} SUCCS {{259 0 0-1804 {}} {256 0 0-1844 {}}} CYCLES {}}
set a(0-1804) {NAME comp.m_output.put_bit#1:slc(comp.m_output.m_Mask)#4 TYPE READSLICE PAR 0-1786 XREFS 3893 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-1803 {}}} SUCCS {{258 0 0-1811 {}}} CYCLES {}}
set a(0-1805) {NAME comp.m_output.put_bit#1:asn#4 TYPE ASSIGN PAR 0-1786 XREFS 3894 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-1844 {}}} SUCCS {{259 0 0-1806 {}} {256 0 0-1844 {}}} CYCLES {}}
set a(0-1806) {NAME comp.m_output.put_bit#1:slc(comp.m_output.m_Mask)#5 TYPE READSLICE PAR 0-1786 XREFS 3895 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-1805 {}}} SUCCS {{258 0 0-1811 {}}} CYCLES {}}
set a(0-1807) {NAME comp.m_output.put_bit#1:asn#5 TYPE ASSIGN PAR 0-1786 XREFS 3896 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-1844 {}}} SUCCS {{259 0 0-1808 {}} {256 0 0-1844 {}}} CYCLES {}}
set a(0-1808) {NAME comp.m_output.put_bit#1:slc(comp.m_output.m_Mask)#6 TYPE READSLICE PAR 0-1786 XREFS 3897 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-1807 {}}} SUCCS {{258 0 0-1811 {}}} CYCLES {}}
set a(0-1809) {NAME comp.m_output.put_bit#1:asn#6 TYPE ASSIGN PAR 0-1786 XREFS 3898 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-1844 {}}} SUCCS {{259 0 0-1810 {}} {256 0 0-1844 {}}} CYCLES {}}
set a(0-1810) {NAME comp.m_output.put_bit#1:slc(comp.m_output.m_Mask)#7 TYPE READSLICE PAR 0-1786 XREFS 3899 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-1809 {}}} SUCCS {{259 0 0-1811 {}}} CYCLES {}}
set a(0-1811) {NAME comp.m_output.put_bit#1:or TYPE OR PAR 0-1786 XREFS 3900 LOC {1 0.0 1 0.0 1 0.0 2 0.9810999879243999} PREDS {{258 0 0-1808 {}} {258 0 0-1806 {}} {258 0 0-1804 {}} {258 0 0-1802 {}} {258 0 0-1800 {}} {258 0 0-1798 {}} {259 0 0-1810 {}}} SUCCS {{258 0 0-1832 {}} {258 0 0-1837 {}} {258 0 0-1843 {}}} CYCLES {}}
set a(0-1812) {NAME comp.m_output.put_bit#1:asn#7 TYPE ASSIGN PAR 0-1786 XREFS 3901 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{774 0 0-1844 {}}} SUCCS {{259 0 0-1813 {}} {256 0 0-1844 {}}} CYCLES {}}
set a(0-1813) {NAME comp.m_output.put_bit#1:slc(comp.m_output.m_Mask)#8 TYPE READSLICE PAR 0-1786 XREFS 3902 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{259 0 0-1812 {}}} SUCCS {{259 0 0-1814 {}}} CYCLES {}}
set a(0-1814) {NAME comp.m_output.put_bit#1:sel#1 TYPE SELECT PAR 0-1786 XREFS 3903 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{259 0 0-1813 {}}} SUCCS {{146 0 0-1815 {}} {146 0 0-1816 {}} {146 0 0-1817 {}} {146 0 0-1818 {}} {130 0 0-1819 {}}} CYCLES {}}
set a(0-1815) {NAME comp.m_output.putByte#1:if:asn TYPE ASSIGN PAR 0-1786 XREFS 3904 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{146 0 0-1814 {}} {774 0 0-1835 {}}} SUCCS {{259 0 0-1816 {}} {256 0 0-1835 {}}} CYCLES {}}
set a(0-1816) {NAME comp.m_output.putByte#1:if:slc(comp.m_output.index_range)#1 TYPE READSLICE PAR 0-1786 XREFS 3905 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{146 0 0-1814 {}} {259 0 0-1815 {}}} SUCCS {{259 0 0-1817 {}}} CYCLES {}}
set a(0-1817) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(22,0,8,1,23) AREA_SCORE 22.00 QUANTITY 2 NAME comp.m_output.putByte#1:if:acc TYPE ACCU DELAY {1.97 ns} LIBRARY_DELAY {1.97 ns} PAR 0-1786 XREFS 3906 LOC {1 0.0 1 0.7623688590494755 1 0.7623688590494755 1 0.8214688292858754 1 0.8214688292858754} PREDS {{146 0 0-1814 {}} {259 0 0-1816 {}}} SUCCS {{259 0 0-1818 {}}} CYCLES {}}
set a(0-1818) {NAME comp.m_output.putByte#1:slc TYPE READSLICE PAR 0-1786 XREFS 3907 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-1814 {}} {259 0 0-1817 {}}} SUCCS {{259 0 0-1819 {}} {258 0 0-1833 {}}} CYCLES {}}
set a(0-1819) {NAME comp.m_output.putByte#1:sel TYPE SELECT PAR 0-1786 XREFS 3908 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{130 0 0-1814 {}} {259 0 0-1818 {}}} SUCCS {{146 0 0-1820 {}} {146 0 0-1821 {}} {130 0 0-1822 {}} {146 0 0-1823 {}} {146 0 0-1824 {}} {146 0 0-1825 {}} {146 0 0-1826 {}}} CYCLES {}}
set a(0-1820) {NAME comp.m_output.putByte#1:if:asn#2 TYPE ASSIGN PAR 0-1786 XREFS 3909 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-1819 {}} {774 0 0-1835 {}}} SUCCS {{259 0 0-1821 {}} {256 0 0-1835 {}}} CYCLES {}}
set a(0-1821) {NAME comp.m_output.putByte#1:if:slc(comp.m_output.index_range) TYPE READSLICE PAR 0-1786 XREFS 3910 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-1819 {}} {259 0 0-1820 {}}} SUCCS {{259 0 0-1822 {}}} CYCLES {}}
set a(0-1822) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME comp.m_output.putByte#1:if:write_mem(Src:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-1786 XREFS 3911 LOC {1 1.0 1 1.0 1 1.0 2 0.0029999700119998805 2 0.0029999700119998805} PREDS {{130 0 0-1819 {}} {128 0 0-1793 {}} {774 0 0-1822 {}} {258 0 0-1796 {}} {259 0 0-1821 {}}} SUCCS {{774 0 0-1822 {}}} CYCLES {}}
set a(0-1823) {NAME comp.m_output.index_range:asn#1 TYPE ASSIGN PAR 0-1786 XREFS 3912 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 2 0.9405999997623999} PREDS {{146 0 0-1819 {}} {774 0 0-1835 {}}} SUCCS {{259 0 0-1824 {}} {256 0 0-1835 {}}} CYCLES {}}
set a(0-1824) {NAME comp.m_output.index_range:slc(comp.m_output.index_range) TYPE READSLICE PAR 0-1786 XREFS 3913 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 2 0.9405999997623999} PREDS {{146 0 0-1819 {}} {259 0 0-1823 {}}} SUCCS {{259 0 0-1825 {}}} CYCLES {}}
set a(0-1825) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,2,1,17) AREA_SCORE 17.00 QUANTITY 4 NAME comp.m_output.putByte#1:if:acc#1 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-1786 XREFS 3914 LOC {1 0.059100000236400003 1 0.9405999997623999 1 0.9405999997623999 1 0.9951999699807998 2 0.9951999699807998} PREDS {{146 0 0-1819 {}} {259 0 0-1824 {}}} SUCCS {{259 0 0-1826 {}}} CYCLES {}}
set a(0-1826) {NAME comp.m_output.putByte#1:if:conc TYPE CONCATENATE PAR 0-1786 XREFS 3915 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{146 0 0-1819 {}} {259 0 0-1825 {}}} SUCCS {{258 0 0-1829 {}}} CYCLES {}}
set a(0-1827) {NAME comp.put_bit_plus_pending:for:asn#2 TYPE ASSIGN PAR 0-1786 XREFS 3916 LOC {0 0.999999988 1 0.8628999994516 1 0.8628999994516 2 0.8628999994516} PREDS {{774 0 0-1836 {}}} SUCCS {{259 0 0-1828 {}} {256 0 0-1836 {}}} CYCLES {}}
set a(0-1828) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME comp.put_bit_plus_pending:for:acc#1 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-1786 XREFS 3917 LOC {1 0.0 1 0.8628999994516 1 0.8628999994516 1 0.9309999697239999 2 0.9309999697239999} PREDS {{259 0 0-1827 {}}} SUCCS {{258 0 0-1836 {}} {258 0 0-1845 {}}} CYCLES {}}
set a(0-1829) {NAME comp.m_output.put_bit#1:slc(comp.m_output.index_range.sva#2) TYPE READSLICE PAR 0-1786 XREFS 3918 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{258 0 0-1826 {}} {258 0 0-1791 {}}} SUCCS {{259 0 0-1830 {}}} CYCLES {}}
set a(0-1830) {NAME comp.m_output.put_bit#1:exu TYPE PADZEROES PAR 0-1786 XREFS 3919 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{259 0 0-1829 {}}} SUCCS {{258 0 0-1834 {}}} CYCLES {}}
set a(0-1831) {NAME comp.m_output.put_bit#1:asn#8 TYPE ASSIGN PAR 0-1786 XREFS 3920 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{774 0 0-1835 {}}} SUCCS {{258 0 0-1834 {}} {256 0 0-1835 {}}} CYCLES {}}
set a(0-1832) {NAME not#268 TYPE NOT PAR 0-1786 XREFS 3921 LOC {1 0.0 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {{258 0 0-1811 {}}} SUCCS {{259 0 0-1833 {}}} CYCLES {}}
set a(0-1833) {NAME comp.m_output.put_bit#1:and#1 TYPE AND PAR 0-1786 XREFS 3922 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {{258 0 0-1818 {}} {258 0 0-1787 {}} {259 0 0-1832 {}}} SUCCS {{259 0 0-1834 {}}} CYCLES {}}
set a(0-1834) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME comp.m_output.put_bit#1:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1786 XREFS 3923 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-1831 {}} {258 0 0-1830 {}} {259 0 0-1833 {}}} SUCCS {{259 0 0-1835 {}}} CYCLES {}}
set a(0-1835) {NAME comp.m_output.put_bit#1:asn#9 TYPE ASSIGN PAR 0-1786 XREFS 3924 LOC {1 0.11849998847399995 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-1793 {}} {772 0 0-1835 {}} {256 0 0-1820 {}} {256 0 0-1823 {}} {256 0 0-1815 {}} {256 0 0-1788 {}} {256 0 0-1831 {}} {259 0 0-1834 {}}} SUCCS {{774 0 0-1788 {}} {774 0 0-1815 {}} {774 0 0-1820 {}} {774 0 0-1823 {}} {774 0 0-1831 {}} {772 0 0-1835 {}}} CYCLES {}}
set a(0-1836) {NAME comp.put_bit_plus_pending:for:asn(comp.put_bit_plus_pending:for:i.sva) TYPE ASSIGN PAR 0-1786 XREFS 3925 LOC {1 0.0681000002724 1 0.9309999997239999 1 0.9309999997239999 2 0.999999988} PREDS {{128 0 0-1793 {}} {772 0 0-1836 {}} {256 0 0-1827 {}} {258 0 0-1828 {}}} SUCCS {{774 0 0-1827 {}} {772 0 0-1836 {}}} CYCLES {}}
set a(0-1837) {NAME comp.m_output.put_bit#1:exs TYPE SIGNEXTEND PAR 0-1786 XREFS 3926 LOC {1 0.0 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{258 0 0-1811 {}}} SUCCS {{259 0 0-1838 {}}} CYCLES {}}
set a(0-1838) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_and(8,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit#1:and TYPE AND DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-1786 XREFS 3927 LOC {1 0.018900000075600002 1 0.9810999879243999 1 0.9810999879243999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-1796 {}} {259 0 0-1837 {}}} SUCCS {{259 0 0-1839 {}}} CYCLES {}}
set a(0-1839) {NAME comp.m_output.put_bit#1:asn#10 TYPE ASSIGN PAR 0-1786 XREFS 3928 LOC {1 0.037800000151200004 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-1793 {}} {772 0 0-1839 {}} {256 0 0-1790 {}} {256 0 0-1794 {}} {259 0 0-1838 {}}} SUCCS {{774 0 0-1790 {}} {774 0 0-1794 {}} {772 0 0-1839 {}}} CYCLES {}}
set a(0-1840) {NAME comp.m_output.put_bit#1:asn#11 TYPE ASSIGN PAR 0-1786 XREFS 3929 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-1844 {}}} SUCCS {{259 0 0-1841 {}} {256 0 0-1844 {}}} CYCLES {}}
set a(0-1841) {NAME comp.m_output.put_bit#1:slc(comp.m_output.m_Mask) TYPE READSLICE PAR 0-1786 XREFS 3930 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-1840 {}}} SUCCS {{259 0 0-1842 {}}} CYCLES {}}
set a(0-1842) {NAME comp.m_output.put_bit#1:exu#1 TYPE PADZEROES PAR 0-1786 XREFS 3931 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{259 0 0-1841 {}}} SUCCS {{259 0 0-1843 {}}} CYCLES {}}
set a(0-1843) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit#1:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1786 XREFS 3932 LOC {1 0.0 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-1811 {}} {259 0 0-1842 {}}} SUCCS {{259 0 0-1844 {}}} CYCLES {}}
set a(0-1844) {NAME comp.m_output.put_bit#1:asn#12 TYPE ASSIGN PAR 0-1786 XREFS 3933 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-1793 {}} {772 0 0-1844 {}} {256 0 0-1789 {}} {256 0 0-1795 {}} {256 0 0-1797 {}} {256 0 0-1799 {}} {256 0 0-1801 {}} {256 0 0-1803 {}} {256 0 0-1805 {}} {256 0 0-1807 {}} {256 0 0-1809 {}} {256 0 0-1812 {}} {256 0 0-1840 {}} {259 0 0-1843 {}}} SUCCS {{774 0 0-1789 {}} {774 0 0-1795 {}} {774 0 0-1797 {}} {774 0 0-1799 {}} {774 0 0-1801 {}} {774 0 0-1803 {}} {774 0 0-1805 {}} {774 0 0-1807 {}} {774 0 0-1809 {}} {774 0 0-1812 {}} {774 0 0-1840 {}} {772 0 0-1844 {}}} CYCLES {}}
set a(0-1845) {NAME comp.put_bit_plus_pending:for:conc TYPE CONCATENATE PAR 0-1786 XREFS 3934 LOC {1 0.0681000002724 1 0.9309999997239999 1 0.9309999997239999 2 0.9309999997239999} PREDS {{258 0 0-1828 {}}} SUCCS {{258 0 0-1849 {}}} CYCLES {}}
set a(0-1846) {NAME comp.compress:pending_bits:asn#2 TYPE ASSIGN PAR 0-1786 XREFS 3935 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 2 0.9309999997239999} PREDS {} SUCCS {{259 0 0-1847 {}}} CYCLES {}}
set a(0-1847) {NAME comp.put_bit_plus_pending:for:not#1 TYPE NOT PAR 0-1786 XREFS 3936 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 2 0.9309999997239999} PREDS {{259 0 0-1846 {}}} SUCCS {{259 0 0-1848 {}}} CYCLES {}}
set a(0-1848) {NAME comp.put_bit_plus_pending:for:conc#1 TYPE CONCATENATE PAR 0-1786 XREFS 3937 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 2 0.9309999997239999} PREDS {{259 0 0-1847 {}}} SUCCS {{259 0 0-1849 {}}} CYCLES {}}
set a(0-1849) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(33,1,33,1,34) AREA_SCORE 33.00 QUANTITY 1 NAME comp.put_bit_plus_pending:for:acc#3 TYPE ACCU DELAY {2.30 ns} LIBRARY_DELAY {2.30 ns} PAR 0-1786 XREFS 3938 LOC {1 0.0681000002724 1 0.9309999997239999 1 0.9309999997239999 1 0.9999999699999998 2 0.9999999699999998} PREDS {{258 0 0-1845 {}} {259 0 0-1848 {}}} SUCCS {{259 0 0-1850 {}}} CYCLES {}}
set a(0-1850) {NAME comp.put_bit_plus_pending:for:slc#2 TYPE READSLICE PAR 0-1786 XREFS 3939 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-1849 {}}} SUCCS {{259 0 0-1851 {}}} CYCLES {}}
set a(0-1851) {NAME comp.put_bit_plus_pending:for:slc TYPE READSLICE PAR 0-1786 XREFS 3940 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-1850 {}}} SUCCS {{259 0 0-1852 {}}} CYCLES {}}
set a(0-1852) {NAME comp.put_bit_plus_pending:for:not TYPE NOT PAR 0-1786 XREFS 3941 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-1851 {}}} SUCCS {{259 0 0-1853 {}}} CYCLES {}}
set a(0-1853) {NAME comp.put_bit_plus_pending:for:asn#3 TYPE ASSIGN PAR 0-1786 XREFS 3942 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-1793 {}} {772 0 0-1853 {}} {256 0 0-1792 {}} {259 0 0-1852 {}}} SUCCS {{774 0 0-1792 {}} {772 0 0-1853 {}}} CYCLES {}}
set a(0-1786) {CHI {0-1787 0-1788 0-1789 0-1790 0-1791 0-1792 0-1793 0-1794 0-1795 0-1796 0-1797 0-1798 0-1799 0-1800 0-1801 0-1802 0-1803 0-1804 0-1805 0-1806 0-1807 0-1808 0-1809 0-1810 0-1811 0-1812 0-1813 0-1814 0-1815 0-1816 0-1817 0-1818 0-1819 0-1820 0-1821 0-1822 0-1823 0-1824 0-1825 0-1826 0-1827 0-1828 0-1829 0-1830 0-1831 0-1832 0-1833 0-1834 0-1835 0-1836 0-1837 0-1838 0-1839 0-1840 0-1841 0-1842 0-1843 0-1844 0-1845 0-1846 0-1847 0-1848 0-1849 0-1850 0-1851 0-1852 0-1853} ITERATIONS ? RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 153602 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 153602 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 153602 NAME comp.put_bit_plus_pending:for TYPE LOOP DELAY {6400125.00 ns} PAR 0-1720 XREFS 3943 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0-1735 {}} {130 0 0-1759 {}} {130 0 0-1760 {}} {130 0 0-1761 {}} {130 0 0-1762 {}} {130 0 0-1763 {}} {130 0 0-1764 {}} {130 0 0-1754 {}} {130 0 0-1755 {}} {130 0 0-1756 {}} {130 0 0-1757 {}} {130 0 0-1731 {}} {130 0 0-1732 {}} {130 0 0-1733 {}} {130 0 0-1734 {}} {130 0 0-1736 {}} {130 0 0-1737 {}} {130 0 0-1738 {}} {130 0 0-1739 {}} {130 0 0-1740 {}} {130 0 0-1741 {}} {130 0 0-1742 {}} {130 0 0-1743 {}} {130 0 0-1744 {}} {130 0 0-1745 {}} {130 0 0-1746 {}} {130 0 0-1747 {}} {130 0 0-1748 {}} {130 0 0-1749 {}} {130 0 0-1750 {}} {130 0 0-1751 {}} {130 0 0-1752 {}} {130 0 0-1765 {}} {130 0 0-1766 {}} {130 0 0-1767 {}} {130 0 0-1768 {}} {130 0 0-1770 {}} {130 0 0-1771 {}} {130 0 0-1772 {}} {130 0 0-1774 {}} {130 0 0-1775 {}} {130 0 0-1776 {}} {130 0 0-1777 {}} {130 0 0-1780 {}} {130 0 0-1781 {}} {130 0 0-1782 {}} {130 0 0-1783 {}} {130 0 0-1784 {}} {774 0 0-2041 {}} {258 0 0-1779 {}} {258 0 0-1773 {}} {258 0 0-1778 {}} {258 0 0-1769 {}} {259 0 0-1785 {}}} SUCCS {{772 0 0-1762 {}} {772 0 0-1769 {}} {772 0 0-1773 {}} {772 0 0-1778 {}} {772 0 0-1779 {}} {772 0 0-1785 {}} {772 0 0-1887 {}} {131 0 0-2020 {}} {130 0 0-2021 {}} {130 0 0-2022 {}} {130 0 0-2023 {}} {258 0 0-2024 {}} {130 0 0-2025 {}} {130 0 0-2026 {}} {130 0 0-2027 {}} {130 0 0-2028 {}} {130 0 0-2029 {}} {258 0 0-2030 {}} {130 0 0-2031 {}} {130 0 0-2032 {}} {130 0 0-2033 {}} {130 0 0-2034 {}} {130 0 0-2035 {}} {258 0 0-2036 {}} {130 0 0-2037 {}} {130 0 0-2038 {}} {130 0 0-2039 {}} {130 0 0-2040 {}} {130 0 0-2041 {}} {130 0 0-2042 {}} {130 0 0-2043 {}} {130 0 0-2044 {}} {130 0 0-2045 {}} {130 0 0-2046 {}} {130 0 0-2047 {}} {130 0 0-2048 {}} {130 0 0-2049 {}} {130 0 0-2050 {}} {130 0 0-2051 {}} {130 0 0-2052 {}} {130 0 0-2053 {}} {130 0 0-2054 {}} {130 0 0-2055 {}} {130 0 0-2056 {}} {130 0 0-2057 {}}} CYCLES {}}
set a(0-1854) {NAME comp.compress:for:for:else:if:asn TYPE ASSIGN PAR 0-1720 XREFS 3944 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 1 0.7077688708310755} PREDS {{146 0 0-1735 {}} {774 0 0-2049 {}}} SUCCS {{259 0 0-1855 {}} {130 0 0-1910 {}} {130 0 0-1988 {}} {256 0 0-2049 {}}} CYCLES {}}
set a(0-1855) {NAME comp.compress:for:for:else:if:slc(comp.compress:low) TYPE READSLICE PAR 0-1720 XREFS 3945 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 1 0.7077688708310755} PREDS {{146 0 0-1735 {}} {259 0 0-1854 {}}} SUCCS {{259 0 0-1856 {}} {130 0 0-1910 {}} {130 0 0-1988 {}}} CYCLES {}}
set a(0-1856) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,1,1,18) AREA_SCORE 17.00 QUANTITY 2 NAME comp.compress:for:for:else:if:acc TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-1720 XREFS 3946 LOC {1 0.05459998821839995 1 0.7077688708310755 1 0.7077688708310755 1 0.7623688410494754 1 0.7623688410494754} PREDS {{146 0 0-1735 {}} {259 0 0-1855 {}}} SUCCS {{259 0 0-1857 {}} {130 0 0-1910 {}} {130 0 0-1988 {}}} CYCLES {}}
set a(0-1857) {NAME comp.compress:for:for:else:slc TYPE READSLICE PAR 0-1720 XREFS 3947 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 1 0.7623688590494755} PREDS {{146 0 0-1735 {}} {259 0 0-1856 {}}} SUCCS {{259 0 0-1858 {}} {130 0 0-1910 {}} {130 0 0-1988 {}} {258 0 0-2018 {}} {258 0 0-2021 {}} {258 0 0-2023 {}} {258 0 0-2027 {}} {258 0 0-2029 {}} {258 0 0-2033 {}} {258 0 0-2035 {}} {258 0 0-2046 {}} {258 0 0-2054 {}}} CYCLES {}}
set a(0-1858) {NAME comp.compress:for:for:else:sel TYPE SELECT PAR 0-1720 XREFS 3948 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 1 0.7623688590494755} PREDS {{130 0 0-1735 {}} {259 0 0-1857 {}}} SUCCS {{146 0 0-1859 {}} {146 0 0-1860 {}} {146 0 0-1861 {}} {146 0 0-1862 {}} {146 0 0-1863 {}} {146 0 0-1864 {}} {146 0 0-1865 {}} {146 0 0-1866 {}} {146 0 0-1867 {}} {146 0 0-1868 {}} {146 0 0-1869 {}} {146 0 0-1870 {}} {146 0 0-1871 {}} {146 0 0-1872 {}} {146 0 0-1873 {}} {146 0 0-1874 {}} {146 0 0-1875 {}} {146 0 0-1876 {}} {146 0 0-1877 {}} {146 0 0-1878 {}} {130 0 0-1879 {}} {146 0 0-1890 {}} {146 0 0-1891 {}} {146 0 0-1892 {}} {146 0 0-1893 {}} {130 0 0-1894 {}} {146 0 0-1895 {}} {146 0 0-1896 {}} {130 0 0-1897 {}} {146 0 0-1898 {}} {146 0 0-1899 {}} {146 0 0-1900 {}} {146 0 0-1901 {}} {130 0 0-1902 {}} {130 0 0-1903 {}} {146 0 0-1904 {}} {146 0 0-1905 {}} {146 0 0-1906 {}} {146 0 0-1907 {}} {146 0 0-1908 {}} {130 0 0-1909 {}} {130 0 0-1910 {}} {146 0 0-1977 {}} {146 0 0-1978 {}} {130 0 0-1979 {}} {146 0 0-1984 {}} {146 0 0-1985 {}} {146 0 0-1986 {}} {146 0 0-1987 {}} {130 0 0-1988 {}} {146 0 0-1989 {}} {146 0 0-1990 {}} {146 0 0-1991 {}} {146 0 0-1992 {}} {146 0 0-1993 {}} {146 0 0-1994 {}} {146 0 0-1995 {}} {146 0 0-1996 {}} {146 0 0-1997 {}} {146 0 0-1998 {}} {146 0 0-1999 {}} {146 0 0-2000 {}} {146 0 0-2001 {}} {146 0 0-2002 {}} {146 0 0-2003 {}} {146 0 0-2004 {}} {146 0 0-2005 {}} {146 0 0-2006 {}} {146 0 0-2007 {}} {146 0 0-2008 {}} {146 0 0-2009 {}} {146 0 0-2010 {}} {146 0 0-2011 {}} {146 0 0-2012 {}} {146 0 0-2013 {}} {146 0 0-2014 {}} {146 0 0-2015 {}} {146 0 0-2016 {}} {146 0 0-2017 {}}} CYCLES {}}
set a(0-1859) {NAME comp.m_output.put_bit#2:if:asn TYPE ASSIGN PAR 0-1720 XREFS 3949 LOC {1 0.1091999764367999 1 0.8025688592102754 1 0.8025688592102754 1 0.8025688592102754} PREDS {{146 0 0-1858 {}} {774 0 0-2031 {}}} SUCCS {{258 0 0-1861 {}} {130 0 0-1910 {}} {256 0 0-2031 {}}} CYCLES {}}
set a(0-1860) {NAME comp.m_output.put_bit#2:if:asn#1 TYPE ASSIGN PAR 0-1720 XREFS 3950 LOC {1 0.1091999764367999 1 0.8025688592102754 1 0.8025688592102754 1 0.8025688592102754} PREDS {{146 0 0-1858 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1861 {}} {130 0 0-1910 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1861) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_or(8,2) AREA_SCORE 8.00 QUANTITY 1 NAME comp.m_output.put_bit#2:if:or TYPE OR DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-1720 XREFS 3951 LOC {1 0.1091999764367999 1 0.8025688592102754 1 0.8025688592102754 1 0.8214688292858753 1 0.8214688292858753} PREDS {{146 0 0-1858 {}} {258 0 0-1859 {}} {259 0 0-1860 {}}} SUCCS {{258 0 0-1887 {}} {258 0 0-1896 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1862) {NAME comp.m_output.put_bit#2:asn TYPE ASSIGN PAR 0-1720 XREFS 3952 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1863 {}} {130 0 0-1910 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1863) {NAME comp.m_output.put_bit#2:slc(comp.m_output.m_Mask)#1 TYPE READSLICE PAR 0-1720 XREFS 3953 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {259 0 0-1862 {}}} SUCCS {{258 0 0-1876 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1864) {NAME comp.m_output.put_bit#2:asn#1 TYPE ASSIGN PAR 0-1720 XREFS 3954 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1865 {}} {130 0 0-1910 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1865) {NAME comp.m_output.put_bit#2:slc(comp.m_output.m_Mask)#2 TYPE READSLICE PAR 0-1720 XREFS 3955 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {259 0 0-1864 {}}} SUCCS {{258 0 0-1876 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1866) {NAME comp.m_output.put_bit#2:asn#2 TYPE ASSIGN PAR 0-1720 XREFS 3956 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1867 {}} {130 0 0-1910 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1867) {NAME comp.m_output.put_bit#2:slc(comp.m_output.m_Mask)#3 TYPE READSLICE PAR 0-1720 XREFS 3957 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {259 0 0-1866 {}}} SUCCS {{258 0 0-1876 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1868) {NAME comp.m_output.put_bit#2:asn#3 TYPE ASSIGN PAR 0-1720 XREFS 3958 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1869 {}} {130 0 0-1910 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1869) {NAME comp.m_output.put_bit#2:slc(comp.m_output.m_Mask)#4 TYPE READSLICE PAR 0-1720 XREFS 3959 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {259 0 0-1868 {}}} SUCCS {{258 0 0-1876 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1870) {NAME comp.m_output.put_bit#2:asn#4 TYPE ASSIGN PAR 0-1720 XREFS 3960 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1871 {}} {130 0 0-1910 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1871) {NAME comp.m_output.put_bit#2:slc(comp.m_output.m_Mask)#5 TYPE READSLICE PAR 0-1720 XREFS 3961 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {259 0 0-1870 {}}} SUCCS {{258 0 0-1876 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1872) {NAME comp.m_output.put_bit#2:asn#5 TYPE ASSIGN PAR 0-1720 XREFS 3962 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1873 {}} {130 0 0-1910 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1873) {NAME comp.m_output.put_bit#2:slc(comp.m_output.m_Mask)#6 TYPE READSLICE PAR 0-1720 XREFS 3963 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {259 0 0-1872 {}}} SUCCS {{258 0 0-1876 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1874) {NAME comp.m_output.put_bit#2:asn#6 TYPE ASSIGN PAR 0-1720 XREFS 3964 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1875 {}} {130 0 0-1910 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1875) {NAME comp.m_output.put_bit#2:slc(comp.m_output.m_Mask)#7 TYPE READSLICE PAR 0-1720 XREFS 3965 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {259 0 0-1874 {}}} SUCCS {{259 0 0-1876 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1876) {NAME comp.m_output.put_bit#2:or TYPE OR PAR 0-1720 XREFS 3966 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {258 0 0-1873 {}} {258 0 0-1871 {}} {258 0 0-1869 {}} {258 0 0-1867 {}} {258 0 0-1865 {}} {258 0 0-1863 {}} {259 0 0-1875 {}}} SUCCS {{258 0 0-1891 {}} {258 0 0-1895 {}} {258 0 0-1901 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1877) {NAME comp.m_output.put_bit#2:asn#7 TYPE ASSIGN PAR 0-1720 XREFS 3967 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 1 0.7623688590494755} PREDS {{146 0 0-1858 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1878 {}} {130 0 0-1910 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1878) {NAME comp.m_output.put_bit#2:slc(comp.m_output.m_Mask)#8 TYPE READSLICE PAR 0-1720 XREFS 3968 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 1 0.7623688590494755} PREDS {{146 0 0-1858 {}} {259 0 0-1877 {}}} SUCCS {{259 0 0-1879 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1879) {NAME comp.m_output.put_bit#2:sel#1 TYPE SELECT PAR 0-1720 XREFS 3969 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 1 0.7623688590494755} PREDS {{130 0 0-1858 {}} {259 0 0-1878 {}}} SUCCS {{146 0 0-1880 {}} {146 0 0-1881 {}} {146 0 0-1882 {}} {146 0 0-1883 {}} {130 0 0-1884 {}}} CYCLES {}}
set a(0-1880) {NAME comp.m_output.putByte#2:if:asn TYPE ASSIGN PAR 0-1720 XREFS 3970 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 1 0.7623688590494755} PREDS {{146 0 0-1879 {}} {774 0 0-2025 {}}} SUCCS {{259 0 0-1881 {}} {130 0 0-1910 {}} {256 0 0-2025 {}}} CYCLES {}}
set a(0-1881) {NAME comp.m_output.putByte#2:if:slc(comp.m_output.index_range)#1 TYPE READSLICE PAR 0-1720 XREFS 3971 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 1 0.7623688590494755} PREDS {{146 0 0-1879 {}} {259 0 0-1880 {}}} SUCCS {{259 0 0-1882 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1882) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(22,0,8,1,23) AREA_SCORE 22.00 QUANTITY 2 NAME comp.m_output.putByte#2:if:acc TYPE ACCU DELAY {1.97 ns} LIBRARY_DELAY {1.97 ns} PAR 0-1720 XREFS 3972 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 1 0.8214688292858754 1 0.8214688292858754} PREDS {{146 0 0-1879 {}} {259 0 0-1881 {}}} SUCCS {{259 0 0-1883 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1883) {NAME comp.m_output.putByte#2:slc TYPE READSLICE PAR 0-1720 XREFS 3973 LOC {1 0.1682999766731999 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-1879 {}} {259 0 0-1882 {}}} SUCCS {{259 0 0-1884 {}} {258 0 0-1892 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1884) {NAME comp.m_output.putByte#2:sel TYPE SELECT PAR 0-1720 XREFS 3974 LOC {1 0.1682999766731999 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{130 0 0-1879 {}} {259 0 0-1883 {}}} SUCCS {{146 0 0-1885 {}} {146 0 0-1886 {}} {130 0 0-1887 {}} {146 0 0-1888 {}} {146 0 0-1889 {}}} CYCLES {}}
set a(0-1885) {NAME comp.m_output.putByte#2:if:asn#2 TYPE ASSIGN PAR 0-1720 XREFS 3975 LOC {1 0.1682999766731999 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-1884 {}} {774 0 0-2025 {}}} SUCCS {{259 0 0-1886 {}} {130 0 0-1910 {}} {256 0 0-2025 {}}} CYCLES {}}
set a(0-1886) {NAME comp.m_output.putByte#2:if:slc(comp.m_output.index_range) TYPE READSLICE PAR 0-1720 XREFS 3976 LOC {1 0.1682999766731999 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-1884 {}} {259 0 0-1885 {}}} SUCCS {{259 0 0-1887 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1887) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME comp.m_output.putByte#2:if:write_mem(Src:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-1720 XREFS 3977 LOC {1 1.0 1 1.0 1 1.0 2 0.0029999700119998805 2 0.0029999700119998805} PREDS {{130 0 0-1884 {}} {774 0 0-1762 {}} {772 0 0-1786 {}} {774 0 0-1887 {}} {772 0 0-1910 {}} {258 0 0-1861 {}} {259 0 0-1886 {}}} SUCCS {{774 0 0-1762 {}} {774 0 0-1887 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1888) {NAME comp.m_output.putByte#2:if:asn#3 TYPE ASSIGN PAR 0-1720 XREFS 3978 LOC {1 0.1682999766731999 1 0.9270999877084 1 0.9270999877084 2 0.9270999877084} PREDS {{146 0 0-1884 {}} {774 0 0-2025 {}}} SUCCS {{259 0 0-1889 {}} {130 0 0-1910 {}} {256 0 0-2025 {}}} CYCLES {}}
set a(0-1889) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME comp.m_output.putByte#2:if:acc#1 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-1720 XREFS 3979 LOC {1 0.1682999766731999 1 0.9270999877084 1 0.9270999877084 1 0.9951999579807999 2 0.9951999579807999} PREDS {{146 0 0-1884 {}} {259 0 0-1888 {}}} SUCCS {{258 0 0-1893 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1890) {NAME comp.m_output.put_bit#2:asn#8 TYPE ASSIGN PAR 0-1720 XREFS 3980 LOC {1 0.1091999764367999 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{146 0 0-1858 {}} {774 0 0-2025 {}}} SUCCS {{258 0 0-1893 {}} {130 0 0-1910 {}} {256 0 0-2025 {}}} CYCLES {}}
set a(0-1891) {NAME not#269 TYPE NOT PAR 0-1720 XREFS 3981 LOC {1 0.1091999764367999 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {{146 0 0-1858 {}} {258 0 0-1876 {}}} SUCCS {{259 0 0-1892 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1892) {NAME comp.m_output.put_bit#2:and#1 TYPE AND PAR 0-1720 XREFS 3982 LOC {1 0.1682999766731999 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {{146 0 0-1858 {}} {258 0 0-1883 {}} {258 0 0-1722 {}} {259 0 0-1891 {}}} SUCCS {{259 0 0-1893 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1893) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME comp.m_output.put_bit#2:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1720 XREFS 3983 LOC {1 0.2363999769455999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{146 0 0-1858 {}} {258 0 0-1890 {}} {258 0 0-1889 {}} {258 0 0-1729 {}} {259 0 0-1892 {}}} SUCCS {{259 0 0-1894 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1894) {NAME comp.m_output.put_bit#2:asn#9 TYPE ASSIGN PAR 0-1720 XREFS 3984 LOC {1 0.24119997696479994 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{130 0 0-1858 {}} {772 0 0-1910 {}} {259 0 0-1893 {}}} SUCCS {{258 0 0-1910 {}}} CYCLES {}}
set a(0-1895) {NAME comp.m_output.put_bit#2:exs TYPE SIGNEXTEND PAR 0-1720 XREFS 3985 LOC {1 0.1091999764367999 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{146 0 0-1858 {}} {258 0 0-1876 {}}} SUCCS {{259 0 0-1896 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1896) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_and(8,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit#2:and TYPE AND DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-1720 XREFS 3986 LOC {1 0.1280999765123999 1 0.9810999879243999 1 0.9810999879243999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{146 0 0-1858 {}} {258 0 0-1861 {}} {259 0 0-1895 {}}} SUCCS {{259 0 0-1897 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1897) {NAME comp.m_output.put_bit#2:asn#10 TYPE ASSIGN PAR 0-1720 XREFS 3987 LOC {1 0.1469999765879999 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{130 0 0-1858 {}} {772 0 0-1910 {}} {259 0 0-1896 {}}} SUCCS {{258 0 0-1910 {}}} CYCLES {}}
set a(0-1898) {NAME comp.m_output.put_bit#2:asn#11 TYPE ASSIGN PAR 0-1720 XREFS 3988 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9951999879807999} PREDS {{146 0 0-1858 {}} {774 0 0-2037 {}}} SUCCS {{259 0 0-1899 {}} {130 0 0-1910 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-1899) {NAME comp.m_output.put_bit#2:slc(comp.m_output.m_Mask) TYPE READSLICE PAR 0-1720 XREFS 3989 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.9951999879807999} PREDS {{146 0 0-1858 {}} {259 0 0-1898 {}}} SUCCS {{259 0 0-1900 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1900) {NAME comp.m_output.put_bit#2:exu#1 TYPE PADZEROES PAR 0-1720 XREFS 3990 LOC {1 0.1091999764367999 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{146 0 0-1858 {}} {259 0 0-1899 {}}} SUCCS {{259 0 0-1901 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1901) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit#2:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1720 XREFS 3991 LOC {1 0.1091999764367999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{146 0 0-1858 {}} {258 0 0-1876 {}} {259 0 0-1900 {}}} SUCCS {{259 0 0-1902 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1902) {NAME comp.m_output.put_bit#2:asn#12 TYPE ASSIGN PAR 0-1720 XREFS 3992 LOC {1 0.11399997645599991 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{130 0 0-1858 {}} {772 0 0-1910 {}} {259 0 0-1901 {}}} SUCCS {{258 0 0-1910 {}}} CYCLES {}}
set a(0-1903) {NAME comp.put_bit_plus_pending#1:for:i:asn(comp.put_bit_plus_pending#1:for:i) TYPE ASSIGN PAR 0-1720 XREFS 3993 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 2 0.999999988} PREDS {{130 0 0-1858 {}} {772 0 0-1910 {}}} SUCCS {{258 0 0-1910 {}}} CYCLES {}}
set a(0-1904) {NAME comp.compress:pending_bits:asn#3 TYPE ASSIGN PAR 0-1720 XREFS 3994 LOC {1 0.1091999764367999 1 0.9318999877276 1 0.9318999877276 2 0.9318999877276} PREDS {{146 0 0-1858 {}} {774 0 0-2041 {}}} SUCCS {{259 0 0-1905 {}} {130 0 0-1910 {}} {256 0 0-2041 {}}} CYCLES {}}
set a(0-1905) {NAME comp.put_bit_plus_pending#1:for:not#3 TYPE NOT PAR 0-1720 XREFS 3995 LOC {1 0.1091999764367999 1 0.9318999877276 1 0.9318999877276 2 0.9318999877276} PREDS {{146 0 0-1858 {}} {259 0 0-1904 {}}} SUCCS {{259 0 0-1906 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1906) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,1,2,1,33) AREA_SCORE 32.00 QUANTITY 5 NAME comp.put_bit_plus_pending#1:for:acc#2 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-1720 XREFS 3996 LOC {1 0.1091999764367999 1 0.9318999877276 1 0.9318999877276 1 0.9999999579999999 2 0.9999999579999999} PREDS {{146 0 0-1858 {}} {259 0 0-1905 {}}} SUCCS {{259 0 0-1907 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1907) {NAME comp.put_bit_plus_pending#1:for:slc#1 TYPE READSLICE PAR 0-1720 XREFS 3997 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{146 0 0-1858 {}} {259 0 0-1906 {}}} SUCCS {{259 0 0-1908 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1908) {NAME comp.put_bit_plus_pending#1:for:not#2 TYPE NOT PAR 0-1720 XREFS 3998 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{146 0 0-1858 {}} {259 0 0-1907 {}}} SUCCS {{259 0 0-1909 {}} {130 0 0-1910 {}}} CYCLES {}}
set a(0-1909) {NAME comp.put_bit_plus_pending#1:for:asn TYPE ASSIGN PAR 0-1720 XREFS 3999 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{130 0 0-1858 {}} {772 0 0-1910 {}} {259 0 0-1908 {}}} SUCCS {{259 0 0-1910 {}}} CYCLES {}}
set a(0-1911) {NAME comp.m_output.putByte#3:if:asn(comp.m_output.putByte#3:slc.svs) TYPE ASSIGN PAR 0-1910 XREFS 4000 LOC {0 0.999999988 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-1955 {}}} CYCLES {}}
set a(0-1912) {NAME comp.m_output.m_NextByte:asn(comp.m_output.m_NextByte#1.lpi#5) TYPE ASSIGN PAR 0-1910 XREFS 4001 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-1962 {}}} SUCCS {{130 0 0-1917 {}} {256 0 0-1962 {}}} CYCLES {}}
set a(0-1913) {NAME comp.m_output.index_range:asn(comp.m_output.index_range.lpi#5) TYPE ASSIGN PAR 0-1910 XREFS 4002 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-1957 {}}} SUCCS {{130 0 0-1917 {}} {256 0 0-1957 {}}} CYCLES {}}
set a(0-1914) {NAME comp.m_output.m_Mask:asn(comp.m_output.m_Mask#1.lpi#5) TYPE ASSIGN PAR 0-1910 XREFS 4003 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-1967 {}}} SUCCS {{130 0 0-1917 {}} {256 0 0-1967 {}}} CYCLES {}}
set a(0-1915) {NAME comp.m_output.index_range:asn(comp.m_output.index_range.sva#4) TYPE ASSIGN PAR 0-1910 XREFS 4004 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-1951 {}}} CYCLES {}}
set a(0-1916) {NAME comp.put_bit_plus_pending#1:for:asn#1 TYPE ASSIGN PAR 0-1910 XREFS 4005 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-1976 {}}} SUCCS {{259 0 0-1917 {}} {256 0 0-1976 {}}} CYCLES {}}
set a(0-1917) {NAME break(comp.put_bit_plus_pending#1:for) TYPE TERMINATE PAR 0-1910 XREFS 4006 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{130 0 0-1912 {}} {130 0 0-1913 {}} {130 0 0-1914 {}} {259 0 0-1916 {}}} SUCCS {{128 0 0-1944 {}} {128 0 0-1957 {}} {128 0 0-1958 {}} {128 0 0-1962 {}} {128 0 0-1967 {}} {128 0 0-1976 {}}} CYCLES {}}
set a(0-1918) {NAME comp.m_output.put_bit#3:asn TYPE ASSIGN PAR 0-1910 XREFS 4007 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-1967 {}}} SUCCS {{259 0 0-1919 {}} {256 0 0-1967 {}}} CYCLES {}}
set a(0-1919) {NAME comp.m_output.put_bit#3:slc(comp.m_output.m_Mask)#1 TYPE READSLICE PAR 0-1910 XREFS 4008 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-1918 {}}} SUCCS {{258 0 0-1932 {}}} CYCLES {}}
set a(0-1920) {NAME comp.m_output.put_bit#3:asn#1 TYPE ASSIGN PAR 0-1910 XREFS 4009 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-1967 {}}} SUCCS {{259 0 0-1921 {}} {256 0 0-1967 {}}} CYCLES {}}
set a(0-1921) {NAME comp.m_output.put_bit#3:slc(comp.m_output.m_Mask)#2 TYPE READSLICE PAR 0-1910 XREFS 4010 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-1920 {}}} SUCCS {{258 0 0-1932 {}}} CYCLES {}}
set a(0-1922) {NAME comp.m_output.put_bit#3:asn#2 TYPE ASSIGN PAR 0-1910 XREFS 4011 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-1967 {}}} SUCCS {{259 0 0-1923 {}} {256 0 0-1967 {}}} CYCLES {}}
set a(0-1923) {NAME comp.m_output.put_bit#3:slc(comp.m_output.m_Mask)#3 TYPE READSLICE PAR 0-1910 XREFS 4012 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-1922 {}}} SUCCS {{258 0 0-1932 {}}} CYCLES {}}
set a(0-1924) {NAME comp.m_output.put_bit#3:asn#3 TYPE ASSIGN PAR 0-1910 XREFS 4013 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-1967 {}}} SUCCS {{259 0 0-1925 {}} {256 0 0-1967 {}}} CYCLES {}}
set a(0-1925) {NAME comp.m_output.put_bit#3:slc(comp.m_output.m_Mask)#4 TYPE READSLICE PAR 0-1910 XREFS 4014 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-1924 {}}} SUCCS {{258 0 0-1932 {}}} CYCLES {}}
set a(0-1926) {NAME comp.m_output.put_bit#3:asn#4 TYPE ASSIGN PAR 0-1910 XREFS 4015 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-1967 {}}} SUCCS {{259 0 0-1927 {}} {256 0 0-1967 {}}} CYCLES {}}
set a(0-1927) {NAME comp.m_output.put_bit#3:slc(comp.m_output.m_Mask)#5 TYPE READSLICE PAR 0-1910 XREFS 4016 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-1926 {}}} SUCCS {{258 0 0-1932 {}}} CYCLES {}}
set a(0-1928) {NAME comp.m_output.put_bit#3:asn#5 TYPE ASSIGN PAR 0-1910 XREFS 4017 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-1967 {}}} SUCCS {{259 0 0-1929 {}} {256 0 0-1967 {}}} CYCLES {}}
set a(0-1929) {NAME comp.m_output.put_bit#3:slc(comp.m_output.m_Mask)#6 TYPE READSLICE PAR 0-1910 XREFS 4018 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-1928 {}}} SUCCS {{258 0 0-1932 {}}} CYCLES {}}
set a(0-1930) {NAME comp.m_output.put_bit#3:asn#6 TYPE ASSIGN PAR 0-1910 XREFS 4019 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-1967 {}}} SUCCS {{259 0 0-1931 {}} {256 0 0-1967 {}}} CYCLES {}}
set a(0-1931) {NAME comp.m_output.put_bit#3:slc(comp.m_output.m_Mask)#7 TYPE READSLICE PAR 0-1910 XREFS 4020 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-1930 {}}} SUCCS {{259 0 0-1932 {}}} CYCLES {}}
set a(0-1932) {NAME comp.m_output.put_bit#3:or TYPE OR PAR 0-1910 XREFS 4021 LOC {1 0.0 1 0.0 1 0.0 2 0.9810999879243999} PREDS {{258 0 0-1929 {}} {258 0 0-1927 {}} {258 0 0-1925 {}} {258 0 0-1923 {}} {258 0 0-1921 {}} {258 0 0-1919 {}} {259 0 0-1931 {}}} SUCCS {{258 0 0-1954 {}} {258 0 0-1960 {}} {258 0 0-1966 {}}} CYCLES {}}
set a(0-1933) {NAME comp.m_output.put_bit#3:asn#7 TYPE ASSIGN PAR 0-1910 XREFS 4022 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{774 0 0-1967 {}}} SUCCS {{259 0 0-1934 {}} {256 0 0-1967 {}}} CYCLES {}}
set a(0-1934) {NAME comp.m_output.put_bit#3:slc(comp.m_output.m_Mask)#8 TYPE READSLICE PAR 0-1910 XREFS 4023 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{259 0 0-1933 {}}} SUCCS {{259 0 0-1935 {}}} CYCLES {}}
set a(0-1935) {NAME comp.m_output.put_bit#3:sel#1 TYPE SELECT PAR 0-1910 XREFS 4024 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{259 0 0-1934 {}}} SUCCS {{146 0 0-1936 {}} {146 0 0-1937 {}} {146 0 0-1938 {}} {146 0 0-1939 {}} {130 0 0-1940 {}}} CYCLES {}}
set a(0-1936) {NAME comp.m_output.putByte#3:if:asn TYPE ASSIGN PAR 0-1910 XREFS 4025 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{146 0 0-1935 {}} {774 0 0-1957 {}}} SUCCS {{259 0 0-1937 {}} {256 0 0-1957 {}}} CYCLES {}}
set a(0-1937) {NAME comp.m_output.putByte#3:if:slc(comp.m_output.index_range)#1 TYPE READSLICE PAR 0-1910 XREFS 4026 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{146 0 0-1935 {}} {259 0 0-1936 {}}} SUCCS {{259 0 0-1938 {}}} CYCLES {}}
set a(0-1938) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(22,0,8,1,23) AREA_SCORE 22.00 QUANTITY 2 NAME comp.m_output.putByte#3:if:acc TYPE ACCU DELAY {1.97 ns} LIBRARY_DELAY {1.97 ns} PAR 0-1910 XREFS 4027 LOC {1 0.0 1 0.7623688590494755 1 0.7623688590494755 1 0.8214688292858754 1 0.8214688292858754} PREDS {{146 0 0-1935 {}} {259 0 0-1937 {}}} SUCCS {{259 0 0-1939 {}}} CYCLES {}}
set a(0-1939) {NAME comp.m_output.putByte#3:slc TYPE READSLICE PAR 0-1910 XREFS 4028 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-1935 {}} {259 0 0-1938 {}}} SUCCS {{259 0 0-1940 {}} {258 0 0-1955 {}}} CYCLES {}}
set a(0-1940) {NAME comp.m_output.putByte#3:sel TYPE SELECT PAR 0-1910 XREFS 4029 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{130 0 0-1935 {}} {259 0 0-1939 {}}} SUCCS {{146 0 0-1941 {}} {146 0 0-1942 {}} {146 0 0-1943 {}} {130 0 0-1944 {}} {146 0 0-1945 {}} {146 0 0-1946 {}} {146 0 0-1947 {}} {146 0 0-1948 {}}} CYCLES {}}
set a(0-1941) {NAME comp.m_output.putByte#3:if:asn#2 TYPE ASSIGN PAR 0-1910 XREFS 4030 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-1940 {}} {774 0 0-1962 {}}} SUCCS {{258 0 0-1944 {}} {256 0 0-1962 {}}} CYCLES {}}
set a(0-1942) {NAME comp.m_output.putByte#3:if:asn#3 TYPE ASSIGN PAR 0-1910 XREFS 4031 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-1940 {}} {774 0 0-1957 {}}} SUCCS {{259 0 0-1943 {}} {256 0 0-1957 {}}} CYCLES {}}
set a(0-1943) {NAME comp.m_output.putByte#3:if:slc(comp.m_output.index_range) TYPE READSLICE PAR 0-1910 XREFS 4032 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-1940 {}} {259 0 0-1942 {}}} SUCCS {{259 0 0-1944 {}}} CYCLES {}}
set a(0-1944) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME comp.m_output.putByte#3:if:write_mem(Src:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-1910 XREFS 4033 LOC {1 1.0 1 1.0 1 1.0 2 0.0029999700119998805 2 0.0029999700119998805} PREDS {{130 0 0-1940 {}} {128 0 0-1917 {}} {774 0 0-1944 {}} {258 0 0-1941 {}} {259 0 0-1943 {}}} SUCCS {{774 0 0-1944 {}}} CYCLES {}}
set a(0-1945) {NAME comp.m_output.index_range:asn#2 TYPE ASSIGN PAR 0-1910 XREFS 4034 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 2 0.9405999997623999} PREDS {{146 0 0-1940 {}} {774 0 0-1957 {}}} SUCCS {{259 0 0-1946 {}} {256 0 0-1957 {}}} CYCLES {}}
set a(0-1946) {NAME comp.m_output.index_range:slc(comp.m_output.index_range)#1 TYPE READSLICE PAR 0-1910 XREFS 4035 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 2 0.9405999997623999} PREDS {{146 0 0-1940 {}} {259 0 0-1945 {}}} SUCCS {{259 0 0-1947 {}}} CYCLES {}}
set a(0-1947) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,2,1,17) AREA_SCORE 17.00 QUANTITY 4 NAME comp.m_output.putByte#3:if:acc#1 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-1910 XREFS 4036 LOC {1 0.059100000236400003 1 0.9405999997623999 1 0.9405999997623999 1 0.9951999699807998 2 0.9951999699807998} PREDS {{146 0 0-1940 {}} {259 0 0-1946 {}}} SUCCS {{259 0 0-1948 {}}} CYCLES {}}
set a(0-1948) {NAME comp.m_output.putByte#3:if:conc TYPE CONCATENATE PAR 0-1910 XREFS 4037 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{146 0 0-1940 {}} {259 0 0-1947 {}}} SUCCS {{258 0 0-1951 {}}} CYCLES {}}
set a(0-1949) {NAME comp.put_bit_plus_pending#1:for:asn#2 TYPE ASSIGN PAR 0-1910 XREFS 4038 LOC {0 0.999999988 1 0.8628999994516 1 0.8628999994516 2 0.8628999994516} PREDS {{774 0 0-1958 {}}} SUCCS {{259 0 0-1950 {}} {256 0 0-1958 {}}} CYCLES {}}
set a(0-1950) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME comp.put_bit_plus_pending#1:for:acc#1 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-1910 XREFS 4039 LOC {1 0.0 1 0.8628999994516 1 0.8628999994516 1 0.9309999697239999 2 0.9309999697239999} PREDS {{259 0 0-1949 {}}} SUCCS {{258 0 0-1958 {}} {258 0 0-1968 {}}} CYCLES {}}
set a(0-1951) {NAME comp.m_output.put_bit#3:slc(comp.m_output.index_range.sva#4) TYPE READSLICE PAR 0-1910 XREFS 4040 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{258 0 0-1948 {}} {258 0 0-1915 {}}} SUCCS {{259 0 0-1952 {}}} CYCLES {}}
set a(0-1952) {NAME comp.m_output.put_bit#3:exu TYPE PADZEROES PAR 0-1910 XREFS 4041 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{259 0 0-1951 {}}} SUCCS {{258 0 0-1956 {}}} CYCLES {}}
set a(0-1953) {NAME comp.m_output.put_bit#3:asn#8 TYPE ASSIGN PAR 0-1910 XREFS 4042 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{774 0 0-1957 {}}} SUCCS {{258 0 0-1956 {}} {256 0 0-1957 {}}} CYCLES {}}
set a(0-1954) {NAME not#270 TYPE NOT PAR 0-1910 XREFS 4043 LOC {1 0.0 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {{258 0 0-1932 {}}} SUCCS {{259 0 0-1955 {}}} CYCLES {}}
set a(0-1955) {NAME comp.m_output.put_bit#3:and#1 TYPE AND PAR 0-1910 XREFS 4044 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {{258 0 0-1939 {}} {258 0 0-1911 {}} {259 0 0-1954 {}}} SUCCS {{259 0 0-1956 {}}} CYCLES {}}
set a(0-1956) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME comp.m_output.put_bit#3:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1910 XREFS 4045 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-1953 {}} {258 0 0-1952 {}} {259 0 0-1955 {}}} SUCCS {{259 0 0-1957 {}}} CYCLES {}}
set a(0-1957) {NAME comp.m_output.put_bit#3:asn#9 TYPE ASSIGN PAR 0-1910 XREFS 4046 LOC {1 0.11849998847399995 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-1917 {}} {772 0 0-1957 {}} {256 0 0-1942 {}} {256 0 0-1945 {}} {256 0 0-1936 {}} {256 0 0-1913 {}} {256 0 0-1953 {}} {259 0 0-1956 {}}} SUCCS {{774 0 0-1913 {}} {774 0 0-1936 {}} {774 0 0-1942 {}} {774 0 0-1945 {}} {774 0 0-1953 {}} {772 0 0-1957 {}}} CYCLES {}}
set a(0-1958) {NAME comp.put_bit_plus_pending#1:for:asn(comp.put_bit_plus_pending#1:for:i.sva) TYPE ASSIGN PAR 0-1910 XREFS 4047 LOC {1 0.0681000002724 1 0.9309999997239999 1 0.9309999997239999 2 0.999999988} PREDS {{128 0 0-1917 {}} {772 0 0-1958 {}} {256 0 0-1949 {}} {258 0 0-1950 {}}} SUCCS {{774 0 0-1949 {}} {772 0 0-1958 {}}} CYCLES {}}
set a(0-1959) {NAME comp.m_output.put_bit#3:asn#10 TYPE ASSIGN PAR 0-1910 XREFS 4048 LOC {0 0.999999988 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{774 0 0-1962 {}}} SUCCS {{258 0 0-1961 {}} {256 0 0-1962 {}}} CYCLES {}}
set a(0-1960) {NAME comp.m_output.put_bit#3:exs TYPE SIGNEXTEND PAR 0-1910 XREFS 4049 LOC {1 0.0 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{258 0 0-1932 {}}} SUCCS {{259 0 0-1961 {}}} CYCLES {}}
set a(0-1961) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_and(8,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit#3:and TYPE AND DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-1910 XREFS 4050 LOC {1 0.0 1 0.9810999879243999 1 0.9810999879243999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-1959 {}} {259 0 0-1960 {}}} SUCCS {{259 0 0-1962 {}}} CYCLES {}}
set a(0-1962) {NAME comp.m_output.put_bit#3:asn#11 TYPE ASSIGN PAR 0-1910 XREFS 4051 LOC {1 0.018900000075600002 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-1917 {}} {772 0 0-1962 {}} {256 0 0-1941 {}} {256 0 0-1912 {}} {256 0 0-1959 {}} {259 0 0-1961 {}}} SUCCS {{774 0 0-1912 {}} {774 0 0-1941 {}} {774 0 0-1959 {}} {772 0 0-1962 {}}} CYCLES {}}
set a(0-1963) {NAME comp.m_output.put_bit#3:asn#12 TYPE ASSIGN PAR 0-1910 XREFS 4052 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-1967 {}}} SUCCS {{259 0 0-1964 {}} {256 0 0-1967 {}}} CYCLES {}}
set a(0-1964) {NAME comp.m_output.put_bit#3:slc(comp.m_output.m_Mask) TYPE READSLICE PAR 0-1910 XREFS 4053 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-1963 {}}} SUCCS {{259 0 0-1965 {}}} CYCLES {}}
set a(0-1965) {NAME comp.m_output.put_bit#3:exu#1 TYPE PADZEROES PAR 0-1910 XREFS 4054 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{259 0 0-1964 {}}} SUCCS {{259 0 0-1966 {}}} CYCLES {}}
set a(0-1966) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit#3:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1910 XREFS 4055 LOC {1 0.0 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-1932 {}} {259 0 0-1965 {}}} SUCCS {{259 0 0-1967 {}}} CYCLES {}}
set a(0-1967) {NAME comp.m_output.put_bit#3:asn#13 TYPE ASSIGN PAR 0-1910 XREFS 4056 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-1917 {}} {772 0 0-1967 {}} {256 0 0-1914 {}} {256 0 0-1918 {}} {256 0 0-1920 {}} {256 0 0-1922 {}} {256 0 0-1924 {}} {256 0 0-1926 {}} {256 0 0-1928 {}} {256 0 0-1930 {}} {256 0 0-1933 {}} {256 0 0-1963 {}} {259 0 0-1966 {}}} SUCCS {{774 0 0-1914 {}} {774 0 0-1918 {}} {774 0 0-1920 {}} {774 0 0-1922 {}} {774 0 0-1924 {}} {774 0 0-1926 {}} {774 0 0-1928 {}} {774 0 0-1930 {}} {774 0 0-1933 {}} {774 0 0-1963 {}} {772 0 0-1967 {}}} CYCLES {}}
set a(0-1968) {NAME comp.put_bit_plus_pending#1:for:conc TYPE CONCATENATE PAR 0-1910 XREFS 4057 LOC {1 0.0681000002724 1 0.9309999997239999 1 0.9309999997239999 2 0.9309999997239999} PREDS {{258 0 0-1950 {}}} SUCCS {{258 0 0-1972 {}}} CYCLES {}}
set a(0-1969) {NAME comp.compress:pending_bits:asn#4 TYPE ASSIGN PAR 0-1910 XREFS 4058 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 2 0.9309999997239999} PREDS {} SUCCS {{259 0 0-1970 {}}} CYCLES {}}
set a(0-1970) {NAME comp.put_bit_plus_pending#1:for:not#1 TYPE NOT PAR 0-1910 XREFS 4059 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 2 0.9309999997239999} PREDS {{259 0 0-1969 {}}} SUCCS {{259 0 0-1971 {}}} CYCLES {}}
set a(0-1971) {NAME comp.put_bit_plus_pending#1:for:conc#1 TYPE CONCATENATE PAR 0-1910 XREFS 4060 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 2 0.9309999997239999} PREDS {{259 0 0-1970 {}}} SUCCS {{259 0 0-1972 {}}} CYCLES {}}
set a(0-1972) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(33,1,33,1,34) AREA_SCORE 33.00 QUANTITY 1 NAME comp.put_bit_plus_pending#1:for:acc#3 TYPE ACCU DELAY {2.30 ns} LIBRARY_DELAY {2.30 ns} PAR 0-1910 XREFS 4061 LOC {1 0.0681000002724 1 0.9309999997239999 1 0.9309999997239999 1 0.9999999699999998 2 0.9999999699999998} PREDS {{258 0 0-1968 {}} {259 0 0-1971 {}}} SUCCS {{259 0 0-1973 {}}} CYCLES {}}
set a(0-1973) {NAME comp.put_bit_plus_pending#1:for:slc#2 TYPE READSLICE PAR 0-1910 XREFS 4062 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-1972 {}}} SUCCS {{259 0 0-1974 {}}} CYCLES {}}
set a(0-1974) {NAME comp.put_bit_plus_pending#1:for:slc TYPE READSLICE PAR 0-1910 XREFS 4063 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-1973 {}}} SUCCS {{259 0 0-1975 {}}} CYCLES {}}
set a(0-1975) {NAME comp.put_bit_plus_pending#1:for:not TYPE NOT PAR 0-1910 XREFS 4064 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-1974 {}}} SUCCS {{259 0 0-1976 {}}} CYCLES {}}
set a(0-1976) {NAME comp.put_bit_plus_pending#1:for:asn#3 TYPE ASSIGN PAR 0-1910 XREFS 4065 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-1917 {}} {772 0 0-1976 {}} {256 0 0-1916 {}} {259 0 0-1975 {}}} SUCCS {{774 0 0-1916 {}} {772 0 0-1976 {}}} CYCLES {}}
set a(0-1910) {CHI {0-1911 0-1912 0-1913 0-1914 0-1915 0-1916 0-1917 0-1918 0-1919 0-1920 0-1921 0-1922 0-1923 0-1924 0-1925 0-1926 0-1927 0-1928 0-1929 0-1930 0-1931 0-1932 0-1933 0-1934 0-1935 0-1936 0-1937 0-1938 0-1939 0-1940 0-1941 0-1942 0-1943 0-1944 0-1945 0-1946 0-1947 0-1948 0-1949 0-1950 0-1951 0-1952 0-1953 0-1954 0-1955 0-1956 0-1957 0-1958 0-1959 0-1960 0-1961 0-1962 0-1963 0-1964 0-1965 0-1966 0-1967 0-1968 0-1969 0-1970 0-1971 0-1972 0-1973 0-1974 0-1975 0-1976} ITERATIONS ? RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 153602 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 153602 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 153602 NAME comp.put_bit_plus_pending#1:for TYPE LOOP DELAY {6400125.00 ns} PAR 0-1720 XREFS 4066 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0-1858 {}} {130 0 0-1885 {}} {130 0 0-1886 {}} {130 0 0-1887 {}} {130 0 0-1888 {}} {130 0 0-1889 {}} {130 0 0-1880 {}} {130 0 0-1881 {}} {130 0 0-1882 {}} {130 0 0-1883 {}} {130 0 0-1731 {}} {130 0 0-1732 {}} {130 0 0-1733 {}} {130 0 0-1734 {}} {130 0 0-1854 {}} {130 0 0-1855 {}} {130 0 0-1856 {}} {130 0 0-1857 {}} {130 0 0-1859 {}} {130 0 0-1860 {}} {130 0 0-1861 {}} {130 0 0-1862 {}} {130 0 0-1863 {}} {130 0 0-1864 {}} {130 0 0-1865 {}} {130 0 0-1866 {}} {130 0 0-1867 {}} {130 0 0-1868 {}} {130 0 0-1869 {}} {130 0 0-1870 {}} {130 0 0-1871 {}} {130 0 0-1872 {}} {130 0 0-1873 {}} {130 0 0-1874 {}} {130 0 0-1875 {}} {130 0 0-1876 {}} {130 0 0-1877 {}} {130 0 0-1878 {}} {130 0 0-1890 {}} {130 0 0-1891 {}} {130 0 0-1892 {}} {130 0 0-1893 {}} {130 0 0-1895 {}} {130 0 0-1896 {}} {130 0 0-1898 {}} {130 0 0-1899 {}} {130 0 0-1900 {}} {130 0 0-1901 {}} {130 0 0-1904 {}} {130 0 0-1905 {}} {130 0 0-1906 {}} {130 0 0-1907 {}} {130 0 0-1908 {}} {774 0 0-2041 {}} {258 0 0-1903 {}} {258 0 0-1902 {}} {258 0 0-1894 {}} {258 0 0-1897 {}} {259 0 0-1909 {}}} SUCCS {{772 0 0-1762 {}} {772 0 0-1887 {}} {772 0 0-1894 {}} {772 0 0-1897 {}} {772 0 0-1902 {}} {772 0 0-1903 {}} {772 0 0-1909 {}} {131 0 0-2018 {}} {130 0 0-2019 {}} {130 0 0-2020 {}} {130 0 0-2021 {}} {130 0 0-2022 {}} {130 0 0-2023 {}} {258 0 0-2024 {}} {130 0 0-2025 {}} {130 0 0-2026 {}} {130 0 0-2027 {}} {130 0 0-2028 {}} {130 0 0-2029 {}} {258 0 0-2030 {}} {130 0 0-2031 {}} {130 0 0-2032 {}} {130 0 0-2033 {}} {130 0 0-2034 {}} {130 0 0-2035 {}} {258 0 0-2036 {}} {130 0 0-2037 {}} {130 0 0-2038 {}} {130 0 0-2039 {}} {130 0 0-2040 {}} {130 0 0-2041 {}} {130 0 0-2042 {}} {130 0 0-2043 {}} {130 0 0-2044 {}} {130 0 0-2045 {}} {130 0 0-2046 {}} {130 0 0-2047 {}} {130 0 0-2048 {}} {130 0 0-2049 {}} {130 0 0-2050 {}} {130 0 0-2051 {}} {130 0 0-2052 {}} {130 0 0-2053 {}} {130 0 0-2054 {}} {130 0 0-2055 {}} {130 0 0-2056 {}} {130 0 0-2057 {}}} CYCLES {}}
set a(0-1977) {NAME comp.compress:for:for:else:else:if:asn TYPE ASSIGN PAR 0-1720 XREFS 4067 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9018999876075999} PREDS {{146 0 0-1858 {}} {774 0 0-2049 {}}} SUCCS {{259 0 0-1978 {}} {130 0 0-1988 {}} {256 0 0-2049 {}}} CYCLES {}}
set a(0-1978) {NAME comp.compress:for:for:else:else:if:slc(comp.compress:low)#4 TYPE READSLICE PAR 0-1720 XREFS 4068 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9018999876075999} PREDS {{146 0 0-1858 {}} {259 0 0-1977 {}}} SUCCS {{259 0 0-1979 {}} {130 0 0-1988 {}}} CYCLES {}}
set a(0-1979) {NAME comp.compress:for:for:else:else:asel TYPE SELECT PAR 0-1720 XREFS 4069 LOC {1 0.1091999764367999 1 0.9396999877587999 1 0.9396999877587999 3 0.9018999876075999} PREDS {{130 0 0-1858 {}} {259 0 0-1978 {}}} SUCCS {{146 0 0-1980 {}} {146 0 0-1981 {}} {146 0 0-1982 {}} {146 0 0-1983 {}}} CYCLES {}}
set a(0-1980) {NAME comp.compress:for:for:else:else:if:asn#1 TYPE ASSIGN PAR 0-1720 XREFS 4070 LOC {1 0.1091999764367999 1 0.9396999877587999 1 0.9396999877587999 3 0.9018999876075999} PREDS {{146 0 0-1979 {}} {774 0 0-2057 {}}} SUCCS {{259 0 0-1981 {}} {130 0 0-1988 {}} {256 0 0-2057 {}}} CYCLES {}}
set a(0-1981) {NAME comp.compress:for:for:else:else:if:slc(comp.compress:high)#2 TYPE READSLICE PAR 0-1720 XREFS 4071 LOC {1 0.1091999764367999 1 0.9396999877587999 1 0.9396999877587999 3 0.9018999876075999} PREDS {{146 0 0-1979 {}} {259 0 0-1980 {}}} SUCCS {{259 0 0-1982 {}} {130 0 0-1988 {}}} CYCLES {}}
set a(0-1982) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(18,0,3,1,19) AREA_SCORE 18.00 QUANTITY 3 NAME comp.compress:for:for:else:else:if:acc#4 TYPE ACCU DELAY {1.85 ns} LIBRARY_DELAY {1.85 ns} PAR 0-1720 XREFS 4072 LOC {1 0.1091999764367999 1 0.9396999877587999 1 0.9396999877587999 1 0.9951999579807999 3 0.9573999578295999} PREDS {{146 0 0-1979 {}} {259 0 0-1981 {}}} SUCCS {{259 0 0-1983 {}} {130 0 0-1988 {}}} CYCLES {}}
set a(0-1983) {NAME comp.compress:for:for:else:else:aif:slc TYPE READSLICE PAR 0-1720 XREFS 4073 LOC {1 0.1646999766587999 1 0.9951999879807999 1 0.9951999879807999 3 0.9573999878296} PREDS {{146 0 0-1979 {}} {259 0 0-1982 {}}} SUCCS {{258 0 0-1986 {}} {130 0 0-1988 {}}} CYCLES {}}
set a(0-1984) {NAME comp.compress:for:for:else:else:if:asn#2 TYPE ASSIGN PAR 0-1720 XREFS 4074 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9573999878296} PREDS {{146 0 0-1858 {}} {774 0 0-2049 {}}} SUCCS {{259 0 0-1985 {}} {130 0 0-1988 {}} {256 0 0-2049 {}}} CYCLES {}}
set a(0-1985) {NAME comp.compress:for:for:else:else:if:slc(comp.compress:low)#2 TYPE READSLICE PAR 0-1720 XREFS 4075 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9573999878296} PREDS {{146 0 0-1858 {}} {259 0 0-1984 {}}} SUCCS {{259 0 0-1986 {}} {130 0 0-1988 {}}} CYCLES {}}
set a(0-1986) {NAME comp.compress:for:for:else:else:if:and TYPE AND PAR 0-1720 XREFS 4076 LOC {1 0.1646999766587999 1 0.9951999879807999 1 0.9951999879807999 3 0.9573999878296} PREDS {{146 0 0-1858 {}} {258 0 0-1983 {}} {258 0 0-1728 {}} {259 0 0-1985 {}}} SUCCS {{259 0 0-1987 {}} {130 0 0-1988 {}} {258 0 0-1992 {}} {258 0 0-1999 {}} {258 0 0-2004 {}} {258 0 0-2011 {}} {258 0 0-2016 {}}} CYCLES {}}
set a(0-1987) {NAME comp.compress:for:for:else:else:aif:aif:not TYPE NOT PAR 0-1720 XREFS 4077 LOC {1 0.1646999766587999 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{146 0 0-1858 {}} {259 0 0-1986 {}}} SUCCS {{259 0 0-1988 {}}} CYCLES {}}
set a(0-1988) {NAME break(comp.compress:for:for) TYPE TERMINATE PAR 0-1720 XREFS 4078 LOC {1 0.1646999766587999 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{130 0 0-1858 {}} {130 0 0-1980 {}} {130 0 0-1981 {}} {130 0 0-1982 {}} {130 0 0-1983 {}} {130 0 0-1731 {}} {130 0 0-1732 {}} {130 0 0-1733 {}} {130 0 0-1734 {}} {130 0 0-1854 {}} {130 0 0-1855 {}} {130 0 0-1856 {}} {130 0 0-1857 {}} {130 0 0-1977 {}} {130 0 0-1978 {}} {130 0 0-1984 {}} {130 0 0-1985 {}} {130 0 0-1986 {}} {259 0 0-1987 {}}} SUCCS {{128 0 0-2025 {}} {128 0 0-2031 {}} {128 0 0-2037 {}} {128 0 0-2041 {}} {128 0 0-2049 {}} {128 0 0-2057 {}}} CYCLES {}}
set a(0-1989) {NAME comp.compress:for:for:else:else:if:asn#3 TYPE ASSIGN PAR 0-1720 XREFS 4079 LOC {1 0.1091999764367999 1 0.9270999877084 1 0.9270999877084 3 0.8892999875572} PREDS {{146 0 0-1858 {}} {774 0 0-2041 {}}} SUCCS {{259 0 0-1990 {}} {256 0 0-2041 {}}} CYCLES {}}
set a(0-1990) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME comp.compress:for:for:else:else:if:acc TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-1720 XREFS 4080 LOC {1 0.1091999764367999 1 0.9270999877084 1 0.9270999877084 1 0.9951999579807999 3 0.9573999578295999} PREDS {{146 0 0-1858 {}} {259 0 0-1989 {}}} SUCCS {{258 0 0-1992 {}}} CYCLES {}}
set a(0-1991) {NAME comp.compress:for:for:else:else:asn TYPE ASSIGN PAR 0-1720 XREFS 4081 LOC {1 0.1091999764367999 1 0.9951999879807999 1 0.9951999879807999 3 0.9573999878296} PREDS {{146 0 0-1858 {}} {774 0 0-2041 {}}} SUCCS {{259 0 0-1992 {}} {256 0 0-2041 {}}} CYCLES {}}
set a(0-1992) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME comp.compress:for:for:else:else:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1720 XREFS 4082 LOC {1 0.17729997670919992 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 3 0.9621999578487999} PREDS {{146 0 0-1858 {}} {258 0 0-1986 {}} {258 0 0-1990 {}} {259 0 0-1991 {}}} SUCCS {{258 0 0-2019 {}}} CYCLES {}}
set a(0-1993) {NAME comp.compress:for:for:else:else:if:asn#4 TYPE ASSIGN PAR 0-1720 XREFS 4083 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {774 0 0-2049 {}}} SUCCS {{259 0 0-1994 {}} {256 0 0-2049 {}}} CYCLES {}}
set a(0-1994) {NAME comp.compress:for:for:else:else:if:slc(comp.compress:low) TYPE READSLICE PAR 0-1720 XREFS 4084 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {259 0 0-1993 {}}} SUCCS {{259 0 0-1995 {}}} CYCLES {}}
set a(0-1995) {NAME comp.compress:for:for:else:else:if:not TYPE NOT PAR 0-1720 XREFS 4085 LOC {1 0.1091999764367999 1 0.9951999879807999 1 0.9951999879807999 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {259 0 0-1994 {}}} SUCCS {{259 0 0-1996 {}}} CYCLES {}}
set a(0-1996) {NAME comp.compress:for:for:else:else:if:exs TYPE SIGNEXTEND PAR 0-1720 XREFS 4086 LOC {1 0.1091999764367999 1 0.9951999879807999 1 0.9951999879807999 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {259 0 0-1995 {}}} SUCCS {{258 0 0-1999 {}}} CYCLES {}}
set a(0-1997) {NAME comp.compress:for:for:else:else:asn#1 TYPE ASSIGN PAR 0-1720 XREFS 4087 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {774 0 0-2049 {}}} SUCCS {{259 0 0-1998 {}} {256 0 0-2049 {}}} CYCLES {}}
set a(0-1998) {NAME comp.compress:for:for:else:else:slc(comp.compress:low#1.sva#1) TYPE READSLICE PAR 0-1720 XREFS 4088 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {259 0 0-1997 {}}} SUCCS {{259 0 0-1999 {}}} CYCLES {}}
set a(0-1999) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(18,1,2) AREA_SCORE 18.00 QUANTITY 3 NAME comp.compress:for:for:else:else:mux#1 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1720 XREFS 4089 LOC {1 0.1646999766587999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 3 0.9951999579807999} PREDS {{146 0 0-1858 {}} {258 0 0-1986 {}} {258 0 0-1996 {}} {259 0 0-1998 {}}} SUCCS {{258 0 0-2005 {}}} CYCLES {}}
set a(0-2000) {NAME comp.compress:for:for:else:else:if:asn#5 TYPE ASSIGN PAR 0-1720 XREFS 4090 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {774 0 0-2049 {}}} SUCCS {{259 0 0-2001 {}} {256 0 0-2049 {}}} CYCLES {}}
set a(0-2001) {NAME comp.compress:for:for:else:else:if:slc(comp.compress:low)#1 TYPE READSLICE PAR 0-1720 XREFS 4091 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {259 0 0-2000 {}}} SUCCS {{258 0 0-2004 {}}} CYCLES {}}
set a(0-2002) {NAME comp.compress:for:for:else:else:asn#2 TYPE ASSIGN PAR 0-1720 XREFS 4092 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {774 0 0-2049 {}}} SUCCS {{259 0 0-2003 {}} {256 0 0-2049 {}}} CYCLES {}}
set a(0-2003) {NAME comp.compress:for:for:else:else:slc(comp.compress:low#1.sva#1)#1 TYPE READSLICE PAR 0-1720 XREFS 4093 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {259 0 0-2002 {}}} SUCCS {{259 0 0-2004 {}}} CYCLES {}}
set a(0-2004) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(14,1,2) AREA_SCORE 14.00 QUANTITY 2 NAME comp.compress:for:for:else:else:mux#3 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1720 XREFS 4094 LOC {1 0.1646999766587999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 3 0.9951999579807999} PREDS {{146 0 0-1858 {}} {258 0 0-1986 {}} {258 0 0-2001 {}} {259 0 0-2003 {}}} SUCCS {{259 0 0-2005 {}}} CYCLES {}}
set a(0-2005) {NAME comp.compress:for:for:else:else:conc TYPE CONCATENATE PAR 0-1720 XREFS 4095 LOC {1 0.1694999766779999 2 0.999999988 2 0.999999988 3 0.9951999879807999} PREDS {{146 0 0-1858 {}} {258 0 0-1999 {}} {259 0 0-2004 {}}} SUCCS {{258 0 0-2042 {}}} CYCLES {}}
set a(0-2006) {NAME comp.compress:for:for:else:else:if:asn#6 TYPE ASSIGN PAR 0-1720 XREFS 4096 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9348999877395999} PREDS {{146 0 0-1858 {}} {774 0 0-2057 {}}} SUCCS {{259 0 0-2007 {}} {256 0 0-2057 {}}} CYCLES {}}
set a(0-2007) {NAME comp.compress:for:for:else:else:if:slc(comp.compress:high) TYPE READSLICE PAR 0-1720 XREFS 4097 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9348999877395999} PREDS {{146 0 0-1858 {}} {259 0 0-2006 {}}} SUCCS {{259 0 0-2008 {}}} CYCLES {}}
set a(0-2008) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(18,0,3,1,19) AREA_SCORE 18.00 QUANTITY 3 NAME comp.compress:for:for:else:else:if:acc#2 TYPE ACCU DELAY {1.85 ns} LIBRARY_DELAY {1.85 ns} PAR 0-1720 XREFS 4098 LOC {1 0.1091999764367999 1 0.9396999877587999 1 0.9396999877587999 1 0.9951999579807999 3 0.9903999579615999} PREDS {{146 0 0-1858 {}} {259 0 0-2007 {}}} SUCCS {{258 0 0-2011 {}}} CYCLES {}}
set a(0-2009) {NAME comp.compress:for:for:else:else:asn#3 TYPE ASSIGN PAR 0-1720 XREFS 4099 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {774 0 0-2057 {}}} SUCCS {{259 0 0-2010 {}} {256 0 0-2057 {}}} CYCLES {}}
set a(0-2010) {NAME comp.compress:for:for:else:else:slc(comp.compress:high#1.sva#1) TYPE READSLICE PAR 0-1720 XREFS 4100 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {259 0 0-2009 {}}} SUCCS {{259 0 0-2011 {}}} CYCLES {}}
set a(0-2011) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(18,1,2) AREA_SCORE 18.00 QUANTITY 3 NAME comp.compress:for:for:else:else:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1720 XREFS 4101 LOC {1 0.1646999766587999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 3 0.9951999579807999} PREDS {{146 0 0-1858 {}} {258 0 0-1986 {}} {258 0 0-2008 {}} {259 0 0-2010 {}}} SUCCS {{258 0 0-2017 {}}} CYCLES {}}
set a(0-2012) {NAME comp.compress:for:for:else:else:if:asn#7 TYPE ASSIGN PAR 0-1720 XREFS 4102 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {774 0 0-2057 {}}} SUCCS {{259 0 0-2013 {}} {256 0 0-2057 {}}} CYCLES {}}
set a(0-2013) {NAME comp.compress:for:for:else:else:if:slc(comp.compress:high)#1 TYPE READSLICE PAR 0-1720 XREFS 4103 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {259 0 0-2012 {}}} SUCCS {{258 0 0-2016 {}}} CYCLES {}}
set a(0-2014) {NAME comp.compress:for:for:else:else:asn#4 TYPE ASSIGN PAR 0-1720 XREFS 4104 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {774 0 0-2057 {}}} SUCCS {{259 0 0-2015 {}} {256 0 0-2057 {}}} CYCLES {}}
set a(0-2015) {NAME comp.compress:for:for:else:else:slc(comp.compress:high#1.sva#1)#1 TYPE READSLICE PAR 0-1720 XREFS 4105 LOC {1 0.1091999764367999 1 0.7623688590494755 1 0.7623688590494755 3 0.9903999879616} PREDS {{146 0 0-1858 {}} {259 0 0-2014 {}}} SUCCS {{259 0 0-2016 {}}} CYCLES {}}
set a(0-2016) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(14,1,2) AREA_SCORE 14.00 QUANTITY 2 NAME comp.compress:for:for:else:else:mux#4 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1720 XREFS 4106 LOC {1 0.1646999766587999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 3 0.9951999579807999} PREDS {{146 0 0-1858 {}} {258 0 0-1986 {}} {258 0 0-2013 {}} {259 0 0-2015 {}}} SUCCS {{259 0 0-2017 {}}} CYCLES {}}
set a(0-2017) {NAME comp.compress:for:for:else:else:conc#1 TYPE CONCATENATE PAR 0-1720 XREFS 4107 LOC {1 0.1694999766779999 2 0.999999988 2 0.999999988 3 0.9951999879807999} PREDS {{146 0 0-1858 {}} {258 0 0-2011 {}} {259 0 0-2016 {}}} SUCCS {{258 0 0-2050 {}}} CYCLES {}}
set a(0-2018) {NAME comp.compress:for:for:else:exs TYPE SIGNEXTEND PAR 0-1720 XREFS 4108 LOC {2 0.999999988 3 0.9621999878487999 3 0.9621999878487999 3 0.9621999878487999} PREDS {{146 0 0-1735 {}} {258 0 0-1857 {}} {131 0 0-1910 {}}} SUCCS {{259 0 0-2019 {}}} CYCLES {}}
set a(0-2019) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_and(32,2) AREA_SCORE 32.00 QUANTITY 2 NAME comp.compress:for:for:else:and TYPE AND DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-1720 XREFS 4109 LOC {3 0.0 3 0.9621999878487999 3 0.9621999878487999 3 0.9810999579243997 3 0.9810999579243997} PREDS {{146 0 0-1735 {}} {130 0 0-1910 {}} {258 0 0-1727 {}} {258 0 0-1992 {}} {259 0 0-2018 {}}} SUCCS {{258 0 0-2040 {}}} CYCLES {}}
set a(0-2020) {NAME comp.compress:for:for:asn#5 TYPE ASSIGN PAR 0-1720 XREFS 4110 LOC {2 0.999999988 3 0.9810999879243999 3 0.9810999879243999 3 0.9810999879243999} PREDS {{130 0 0-1910 {}} {774 0 0-2025 {}} {131 0 0-1786 {}}} SUCCS {{258 0 0-2024 {}} {256 0 0-2025 {}}} CYCLES {}}
set a(0-2021) {NAME comp.compress:for:for:nor TYPE NOR PAR 0-1720 XREFS 4111 LOC {2 0.999999988 3 0.9810999879243999 3 0.9810999879243999 3 0.9810999879243999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1734 {}} {258 0 0-1721 {}} {258 0 0-1857 {}}} SUCCS {{258 0 0-2024 {}}} CYCLES {}}
set a(0-2022) {NAME not#271 TYPE NOT PAR 0-1720 XREFS 4112 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9810999879243999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1734 {}}} SUCCS {{259 0 0-2023 {}}} CYCLES {}}
set a(0-2023) {NAME comp.compress:for:for:and#2 TYPE AND PAR 0-1720 XREFS 4113 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9810999879243999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1721 {}} {258 0 0-1857 {}} {259 0 0-2022 {}}} SUCCS {{259 0 0-2024 {}}} CYCLES {}}
set a(0-2024) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux1hot(32,3) AREA_SCORE 45.64 QUANTITY 1 NAME comp.compress:for:for:mux1h TYPE MUX1HOT DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-1720 XREFS 4114 LOC {3 0.0 3 0.9810999879243999 3 0.9810999879243999 3 0.9999999579999997 3 0.9999999579999997} PREDS {{258 0 0-1734 {}} {258 0 0-2021 {}} {258 0 0-1786 {}} {258 0 0-2020 {}} {258 0 0-1910 {}} {259 0 0-2023 {}}} SUCCS {{259 0 0-2025 {}}} CYCLES {}}
set a(0-2025) {NAME comp.compress:for:for:asn TYPE ASSIGN PAR 0-1720 XREFS 4115 LOC {3 0.018900000075600002 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {128 0 0-1988 {}} {772 0 0-2025 {}} {256 0 0-1760 {}} {256 0 0-1763 {}} {256 0 0-1754 {}} {256 0 0-1765 {}} {256 0 0-1885 {}} {256 0 0-1888 {}} {256 0 0-1880 {}} {256 0 0-1890 {}} {256 0 0-2020 {}} {259 0 0-2024 {}}} SUCCS {{774 0 0-1754 {}} {774 0 0-1760 {}} {774 0 0-1763 {}} {774 0 0-1765 {}} {774 0 0-1880 {}} {774 0 0-1885 {}} {774 0 0-1888 {}} {774 0 0-1890 {}} {774 0 0-2020 {}} {772 0 0-2025 {}}} CYCLES {}}
set a(0-2026) {NAME comp.compress:for:for:asn#6 TYPE ASSIGN PAR 0-1720 XREFS 4116 LOC {2 0.999999988 3 0.9810999879243999 3 0.9810999879243999 3 0.9810999879243999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {774 0 0-2031 {}}} SUCCS {{258 0 0-2030 {}} {256 0 0-2031 {}}} CYCLES {}}
set a(0-2027) {NAME comp.compress:for:for:nor#1 TYPE NOR PAR 0-1720 XREFS 4117 LOC {2 0.999999988 3 0.9810999879243999 3 0.9810999879243999 3 0.9810999879243999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1734 {}} {258 0 0-1721 {}} {258 0 0-1857 {}}} SUCCS {{258 0 0-2030 {}}} CYCLES {}}
set a(0-2028) {NAME not#272 TYPE NOT PAR 0-1720 XREFS 4118 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9810999879243999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1734 {}}} SUCCS {{259 0 0-2029 {}}} CYCLES {}}
set a(0-2029) {NAME comp.compress:for:for:and#4 TYPE AND PAR 0-1720 XREFS 4119 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9810999879243999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1721 {}} {258 0 0-1857 {}} {259 0 0-2028 {}}} SUCCS {{259 0 0-2030 {}}} CYCLES {}}
set a(0-2030) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux1hot(8,3) AREA_SCORE 11.41 QUANTITY 2 NAME comp.compress:for:for:mux1h#1 TYPE MUX1HOT DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-1720 XREFS 4120 LOC {3 0.0 3 0.9810999879243999 3 0.9810999879243999 3 0.9999999579999997 3 0.9999999579999997} PREDS {{258 0 0-1734 {}} {258 0 0-2027 {}} {258 0 0-1786 {}} {258 0 0-2026 {}} {258 0 0-1910 {}} {259 0 0-2029 {}}} SUCCS {{259 0 0-2031 {}}} CYCLES {}}
set a(0-2031) {NAME comp.compress:for:for:asn#7 TYPE ASSIGN PAR 0-1720 XREFS 4121 LOC {3 0.018900000075600002 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {128 0 0-1988 {}} {772 0 0-2031 {}} {256 0 0-1759 {}} {256 0 0-1770 {}} {256 0 0-1859 {}} {256 0 0-2026 {}} {259 0 0-2030 {}}} SUCCS {{774 0 0-1759 {}} {774 0 0-1770 {}} {774 0 0-1859 {}} {774 0 0-2026 {}} {772 0 0-2031 {}}} CYCLES {}}
set a(0-2032) {NAME comp.compress:for:for:asn#8 TYPE ASSIGN PAR 0-1720 XREFS 4122 LOC {2 0.999999988 3 0.9810999879243999 3 0.9810999879243999 3 0.9810999879243999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {774 0 0-2037 {}}} SUCCS {{258 0 0-2036 {}} {256 0 0-2037 {}}} CYCLES {}}
set a(0-2033) {NAME comp.compress:for:for:nor#2 TYPE NOR PAR 0-1720 XREFS 4123 LOC {2 0.999999988 3 0.9810999879243999 3 0.9810999879243999 3 0.9810999879243999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1734 {}} {258 0 0-1721 {}} {258 0 0-1857 {}}} SUCCS {{258 0 0-2036 {}}} CYCLES {}}
set a(0-2034) {NAME not#273 TYPE NOT PAR 0-1720 XREFS 4124 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9810999879243999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1734 {}}} SUCCS {{259 0 0-2035 {}}} CYCLES {}}
set a(0-2035) {NAME comp.compress:for:for:and#6 TYPE AND PAR 0-1720 XREFS 4125 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9810999879243999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1721 {}} {258 0 0-1857 {}} {259 0 0-2034 {}}} SUCCS {{259 0 0-2036 {}}} CYCLES {}}
set a(0-2036) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux1hot(8,3) AREA_SCORE 11.41 QUANTITY 2 NAME comp.compress:for:for:mux1h#2 TYPE MUX1HOT DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-1720 XREFS 4126 LOC {3 0.0 3 0.9810999879243999 3 0.9810999879243999 3 0.9999999579999997 3 0.9999999579999997} PREDS {{258 0 0-1734 {}} {258 0 0-2033 {}} {258 0 0-1786 {}} {258 0 0-2032 {}} {258 0 0-1910 {}} {259 0 0-2035 {}}} SUCCS {{259 0 0-2037 {}}} CYCLES {}}
set a(0-2037) {NAME comp.compress:for:for:asn#9 TYPE ASSIGN PAR 0-1720 XREFS 4127 LOC {3 0.018900000075600002 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {128 0 0-1988 {}} {772 0 0-2037 {}} {256 0 0-1736 {}} {256 0 0-1738 {}} {256 0 0-1740 {}} {256 0 0-1742 {}} {256 0 0-1744 {}} {256 0 0-1746 {}} {256 0 0-1748 {}} {256 0 0-1751 {}} {256 0 0-1774 {}} {256 0 0-1860 {}} {256 0 0-1862 {}} {256 0 0-1864 {}} {256 0 0-1866 {}} {256 0 0-1868 {}} {256 0 0-1870 {}} {256 0 0-1872 {}} {256 0 0-1874 {}} {256 0 0-1877 {}} {256 0 0-1898 {}} {256 0 0-2032 {}} {259 0 0-2036 {}}} SUCCS {{774 0 0-1736 {}} {774 0 0-1738 {}} {774 0 0-1740 {}} {774 0 0-1742 {}} {774 0 0-1744 {}} {774 0 0-1746 {}} {774 0 0-1748 {}} {774 0 0-1751 {}} {774 0 0-1774 {}} {774 0 0-1860 {}} {774 0 0-1862 {}} {774 0 0-1864 {}} {774 0 0-1866 {}} {774 0 0-1868 {}} {774 0 0-1870 {}} {774 0 0-1872 {}} {774 0 0-1874 {}} {774 0 0-1877 {}} {774 0 0-1898 {}} {774 0 0-2032 {}} {772 0 0-2037 {}}} CYCLES {}}
set a(0-2038) {NAME comp.compress:for:for:if:not TYPE NOT PAR 0-1720 XREFS 4128 LOC {2 0.999999988 3 0.9810999879243999 3 0.9810999879243999 3 0.9810999879243999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1734 {}}} SUCCS {{259 0 0-2039 {}}} CYCLES {}}
set a(0-2039) {NAME comp.compress:for:for:exs TYPE SIGNEXTEND PAR 0-1720 XREFS 4129 LOC {2 0.999999988 3 0.9810999879243999 3 0.9810999879243999 3 0.9810999879243999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {259 0 0-2038 {}}} SUCCS {{259 0 0-2040 {}}} CYCLES {}}
set a(0-2040) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_and(32,2) AREA_SCORE 32.00 QUANTITY 2 NAME comp.compress:for:for:and TYPE AND DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-1720 XREFS 4130 LOC {3 0.018900000075600002 3 0.9810999879243999 3 0.9810999879243999 3 0.9999999579999997 3 0.9999999579999997} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1724 {}} {258 0 0-2019 {}} {259 0 0-2039 {}}} SUCCS {{259 0 0-2041 {}}} CYCLES {}}
set a(0-2041) {NAME comp.compress:for:for:asn#10 TYPE ASSIGN PAR 0-1720 XREFS 4131 LOC {3 0.037800000151200004 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{128 0 0-1988 {}} {772 0 0-2041 {}} {256 0 0-1780 {}} {130 0 0-1786 {}} {256 0 0-1904 {}} {130 0 0-1910 {}} {256 0 0-1989 {}} {256 0 0-1991 {}} {259 0 0-2040 {}}} SUCCS {{774 0 0-1780 {}} {774 0 0-1786 {}} {774 0 0-1904 {}} {774 0 0-1910 {}} {774 0 0-1989 {}} {774 0 0-1991 {}} {772 0 0-2041 {}}} CYCLES {}}
set a(0-2042) {NAME comp.compress:for:for:slc(comp.compress:low#1.sva#1.dfm) TYPE READSLICE PAR 0-1720 XREFS 4132 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9951999879807999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1726 {}} {258 0 0-2005 {}}} SUCCS {{258 0 0-2047 {}}} CYCLES {}}
set a(0-2043) {NAME comp.compress:for:for:asn#11 TYPE ASSIGN PAR 0-1720 XREFS 4133 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9951999879807999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {774 0 0-2049 {}}} SUCCS {{259 0 0-2044 {}} {256 0 0-2049 {}}} CYCLES {}}
set a(0-2044) {NAME comp.compress:for:for:slc(comp.compress:low#1.sva#1) TYPE READSLICE PAR 0-1720 XREFS 4134 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9951999879807999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {259 0 0-2043 {}}} SUCCS {{258 0 0-2047 {}}} CYCLES {}}
set a(0-2045) {NAME not#274 TYPE NOT PAR 0-1720 XREFS 4135 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9951999879807999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1734 {}}} SUCCS {{259 0 0-2046 {}}} CYCLES {}}
set a(0-2046) {NAME comp.compress:for:for:and#7 TYPE AND PAR 0-1720 XREFS 4136 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9951999879807999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1721 {}} {258 0 0-1857 {}} {259 0 0-2045 {}}} SUCCS {{259 0 0-2047 {}}} CYCLES {}}
set a(0-2047) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(15,1,2) AREA_SCORE 15.00 QUANTITY 2 NAME comp.compress:for:for:mux#7 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1720 XREFS 4137 LOC {3 0.0 3 0.9951999879807999 3 0.9951999879807999 3 0.9999999579999997 3 0.9999999579999997} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-2044 {}} {258 0 0-2042 {}} {259 0 0-2046 {}}} SUCCS {{259 0 0-2048 {}}} CYCLES {}}
set a(0-2048) {NAME comp.compress:for:for:conc#1 TYPE CONCATENATE PAR 0-1720 XREFS 4138 LOC {3 0.0048000000192000005 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {259 0 0-2047 {}}} SUCCS {{259 0 0-2049 {}}} CYCLES {}}
set a(0-2049) {NAME comp.compress:for:for:asn#12 TYPE ASSIGN PAR 0-1720 XREFS 4139 LOC {3 0.0048000000192000005 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {128 0 0-1988 {}} {772 0 0-2049 {}} {256 0 0-1854 {}} {256 0 0-1977 {}} {256 0 0-1984 {}} {256 0 0-1993 {}} {256 0 0-1997 {}} {256 0 0-2000 {}} {256 0 0-2002 {}} {256 0 0-2043 {}} {259 0 0-2048 {}}} SUCCS {{774 0 0-1854 {}} {774 0 0-1977 {}} {774 0 0-1984 {}} {774 0 0-1993 {}} {774 0 0-1997 {}} {774 0 0-2000 {}} {774 0 0-2002 {}} {774 0 0-2043 {}} {772 0 0-2049 {}}} CYCLES {}}
set a(0-2050) {NAME comp.compress:for:for:slc(comp.compress:high#1.sva#1.dfm) TYPE READSLICE PAR 0-1720 XREFS 4140 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9951999879807999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1725 {}} {258 0 0-2017 {}}} SUCCS {{258 0 0-2055 {}}} CYCLES {}}
set a(0-2051) {NAME comp.compress:for:for:asn#13 TYPE ASSIGN PAR 0-1720 XREFS 4141 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9951999879807999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {774 0 0-2057 {}}} SUCCS {{259 0 0-2052 {}} {256 0 0-2057 {}}} CYCLES {}}
set a(0-2052) {NAME comp.compress:for:for:slc(comp.compress:high#1.sva#1) TYPE READSLICE PAR 0-1720 XREFS 4142 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9951999879807999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {259 0 0-2051 {}}} SUCCS {{258 0 0-2055 {}}} CYCLES {}}
set a(0-2053) {NAME not#275 TYPE NOT PAR 0-1720 XREFS 4143 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9951999879807999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1734 {}}} SUCCS {{259 0 0-2054 {}}} CYCLES {}}
set a(0-2054) {NAME comp.compress:for:for:and#8 TYPE AND PAR 0-1720 XREFS 4144 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9951999879807999} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-1721 {}} {258 0 0-1857 {}} {259 0 0-2053 {}}} SUCCS {{259 0 0-2055 {}}} CYCLES {}}
set a(0-2055) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(15,1,2) AREA_SCORE 15.00 QUANTITY 2 NAME comp.compress:for:for:mux#8 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1720 XREFS 4145 LOC {3 0.0 3 0.9951999879807999 3 0.9951999879807999 3 0.9999999579999997 3 0.9999999579999997} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {258 0 0-2052 {}} {258 0 0-2050 {}} {259 0 0-2054 {}}} SUCCS {{259 0 0-2056 {}}} CYCLES {}}
set a(0-2056) {NAME comp.compress:for:for:conc TYPE CONCATENATE PAR 0-1720 XREFS 4146 LOC {3 0.0048000000192000005 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {259 0 0-2055 {}}} SUCCS {{259 0 0-2057 {}}} CYCLES {}}
set a(0-2057) {NAME comp.compress:for:for:asn#14 TYPE ASSIGN PAR 0-1720 XREFS 4147 LOC {3 0.0048000000192000005 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-1786 {}} {130 0 0-1910 {}} {128 0 0-1988 {}} {772 0 0-2057 {}} {256 0 0-1980 {}} {256 0 0-1731 {}} {256 0 0-2006 {}} {256 0 0-2009 {}} {256 0 0-2012 {}} {256 0 0-2014 {}} {256 0 0-2051 {}} {259 0 0-2056 {}}} SUCCS {{774 0 0-1731 {}} {774 0 0-1980 {}} {774 0 0-2006 {}} {774 0 0-2009 {}} {774 0 0-2012 {}} {774 0 0-2014 {}} {774 0 0-2051 {}} {772 0 0-2057 {}}} CYCLES {}}
set a(0-1720) {CHI {0-1721 0-1722 0-1723 0-1724 0-1725 0-1726 0-1727 0-1728 0-1729 0-1730 0-1731 0-1732 0-1733 0-1734 0-1735 0-1736 0-1737 0-1738 0-1739 0-1740 0-1741 0-1742 0-1743 0-1744 0-1745 0-1746 0-1747 0-1748 0-1749 0-1750 0-1751 0-1752 0-1753 0-1754 0-1755 0-1756 0-1757 0-1758 0-1759 0-1760 0-1761 0-1762 0-1763 0-1764 0-1765 0-1766 0-1767 0-1768 0-1769 0-1770 0-1771 0-1772 0-1773 0-1774 0-1775 0-1776 0-1777 0-1778 0-1779 0-1780 0-1781 0-1782 0-1783 0-1784 0-1785 0-1786 0-1854 0-1855 0-1856 0-1857 0-1858 0-1859 0-1860 0-1861 0-1862 0-1863 0-1864 0-1865 0-1866 0-1867 0-1868 0-1869 0-1870 0-1871 0-1872 0-1873 0-1874 0-1875 0-1876 0-1877 0-1878 0-1879 0-1880 0-1881 0-1882 0-1883 0-1884 0-1885 0-1886 0-1887 0-1888 0-1889 0-1890 0-1891 0-1892 0-1893 0-1894 0-1895 0-1896 0-1897 0-1898 0-1899 0-1900 0-1901 0-1902 0-1903 0-1904 0-1905 0-1906 0-1907 0-1908 0-1909 0-1910 0-1977 0-1978 0-1979 0-1980 0-1981 0-1982 0-1983 0-1984 0-1985 0-1986 0-1987 0-1988 0-1989 0-1990 0-1991 0-1992 0-1993 0-1994 0-1995 0-1996 0-1997 0-1998 0-1999 0-2000 0-2001 0-2002 0-2003 0-2004 0-2005 0-2006 0-2007 0-2008 0-2009 0-2010 0-2011 0-2012 0-2013 0-2014 0-2015 0-2016 0-2017 0-2018 0-2019 0-2020 0-2021 0-2022 0-2023 0-2024 0-2025 0-2026 0-2027 0-2028 0-2029 0-2030 0-2031 0-2032 0-2033 0-2034 0-2035 0-2036 0-2037 0-2038 0-2039 0-2040 0-2041 0-2042 0-2043 0-2044 0-2045 0-2046 0-2047 0-2048 0-2049 0-2050 0-2051 0-2052 0-2053 0-2054 0-2055 0-2056 0-2057} ITERATIONS ? RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 537607 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 230403 TOTAL_CYCLES_UNDER 307204 TOTAL_CYCLES 537607 NAME comp.compress:for:for TYPE LOOP DELAY {22400333.33 ns} PAR 0-1622 XREFS 4148 LOC {10 1.0 11 1.0 11 1.0 11 1.0} PREDS {{130 0 0-1696 {}} {130 0 0-1697 {}} {130 0 0-1698 {}} {130 0 0-1699 {}} {130 0 0-1623 {}} {130 0 0-1625 {}} {130 0 0-1627 {}} {130 0 0-1629 {}} {130 0 0-1634 {}} {130 0 0-1635 {}} {130 0 0-1636 {}} {130 0 0-1637 {}} {130 0 0-1639 {}} {130 0 0-1640 {}} {130 0 0-1641 {}} {130 0 0-1642 {}} {130 0 0-1643 {}} {130 0 0-1644 {}} {130 0 0-1645 {}} {130 0 0-1646 {}} {130 0 0-1647 {}} {130 0 0-1648 {}} {130 0 0-1649 {}} {130 0 0-1650 {}} {130 0 0-1651 {}} {130 0 0-1652 {}} {130 0 0-1653 {}} {130 0 0-1654 {}} {130 0 0-1655 {}} {130 0 0-1656 {}} {130 0 0-1657 {}} {130 0 0-1658 {}} {130 0 0-1659 {}} {130 0 0-1660 {}} {130 0 0-1661 {}} {130 0 0-1662 {}} {130 0 0-1663 {}} {130 0 0-1664 {}} {130 0 0-1665 {}} {130 0 0-1666 {}} {130 0 0-1667 {}} {130 0 0-1700 {}} {130 0 0-1701 {}} {130 0 0-1702 {}} {130 0 0-1703 {}} {130 0 0-1704 {}} {130 0 0-1705 {}} {130 0 0-1706 {}} {130 0 0-1707 {}} {130 0 0-1708 {}} {130 0 0-1709 {}} {130 0 0-1710 {}} {130 0 0-1711 {}} {130 0 0-1712 {}} {130 0 0-1714 {}} {130 0 0-1715 {}} {130 0 0-1716 {}} {130 0 0-1717 {}} {130 0 0-1718 {}} {774 0 0-1720 {}} {258 0 0-1624 {}} {258 0 0-1626 {}} {258 0 0-1628 {}} {258 0 0-1630 {}} {258 0 0-1713 {}} {130 0 0-1678 {}} {259 0 0-1719 {}}} SUCCS {{772 0 0-1624 {}} {772 0 0-1626 {}} {772 0 0-1628 {}} {772 0 0-1630 {}} {772 0 0-1713 {}} {772 0 0-1719 {}} {774 0 0-1720 {}} {131 0 0-2058 {}} {130 0 0-2059 {}} {130 0 0-2060 {}} {130 0 0-2061 {}} {130 0 0-2062 {}} {130 0 0-2063 {}} {130 0 0-2064 {}} {130 0 0-2065 {}} {130 0 0-2066 {}} {130 0 0-2067 {}} {130 0 0-2068 {}} {258 0 0-2069 {}} {258 0 0-2075 {}} {258 0 0-2077 {}} {258 0 0-2079 {}} {258 0 0-2081 {}} {258 0 0-2083 {}}} CYCLES {}}
set a(0-2058) {NAME comp.compress:for:if#1:slc(comp.compress:for:c#1) TYPE READSLICE PAR 0-1622 XREFS 4149 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{258 0 0-1658 {}} {131 0 0-1720 {}}} SUCCS {{258 0 0-2066 {}} {130 0 0-2068 {}}} CYCLES {}}
set a(0-2059) {NAME comp.compress:for:if#1:slc(comp.compress:for:c#1)#1 TYPE READSLICE PAR 0-1622 XREFS 4150 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{130 0 0-1720 {}} {258 0 0-1658 {}}} SUCCS {{258 0 0-2066 {}} {130 0 0-2068 {}}} CYCLES {}}
set a(0-2060) {NAME comp.compress:for:if#1:slc(comp.compress:for:c#1)#2 TYPE READSLICE PAR 0-1622 XREFS 4151 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{130 0 0-1720 {}} {258 0 0-1658 {}}} SUCCS {{258 0 0-2066 {}} {130 0 0-2068 {}}} CYCLES {}}
set a(0-2061) {NAME comp.compress:for:if#1:slc(comp.compress:for:c#1)#3 TYPE READSLICE PAR 0-1622 XREFS 4152 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{130 0 0-1720 {}} {258 0 0-1658 {}}} SUCCS {{258 0 0-2066 {}} {130 0 0-2068 {}}} CYCLES {}}
set a(0-2062) {NAME comp.compress:for:if#1:slc(comp.compress:for:c#1)#4 TYPE READSLICE PAR 0-1622 XREFS 4153 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{130 0 0-1720 {}} {258 0 0-1658 {}}} SUCCS {{258 0 0-2066 {}} {130 0 0-2068 {}}} CYCLES {}}
set a(0-2063) {NAME comp.compress:for:if#1:slc(comp.compress:for:c#1)#5 TYPE READSLICE PAR 0-1622 XREFS 4154 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{130 0 0-1720 {}} {258 0 0-1658 {}}} SUCCS {{258 0 0-2066 {}} {130 0 0-2068 {}}} CYCLES {}}
set a(0-2064) {NAME comp.compress:for:if#1:slc(comp.compress:for:c#1)#6 TYPE READSLICE PAR 0-1622 XREFS 4155 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{130 0 0-1720 {}} {258 0 0-1658 {}}} SUCCS {{258 0 0-2066 {}} {130 0 0-2068 {}}} CYCLES {}}
set a(0-2065) {NAME comp.compress:for:if#1:slc(comp.compress:for:c#1)#7 TYPE READSLICE PAR 0-1622 XREFS 4156 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{130 0 0-1720 {}} {258 0 0-1658 {}}} SUCCS {{259 0 0-2066 {}} {130 0 0-2068 {}}} CYCLES {}}
set a(0-2066) {NAME comp.compress:for:if#1:nor TYPE NOR PAR 0-1622 XREFS 4157 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{130 0 0-1720 {}} {258 0 0-2064 {}} {258 0 0-2063 {}} {258 0 0-2062 {}} {258 0 0-2061 {}} {258 0 0-2060 {}} {258 0 0-2059 {}} {258 0 0-2058 {}} {259 0 0-2065 {}}} SUCCS {{259 0 0-2067 {}} {130 0 0-2068 {}}} CYCLES {}}
set a(0-2067) {NAME comp.compress:for:and#1 TYPE AND PAR 0-1622 XREFS 4158 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{130 0 0-1720 {}} {258 0 0-1660 {}} {259 0 0-2066 {}}} SUCCS {{259 0 0-2068 {}}} CYCLES {}}
set a(0-2068) {NAME break(comp.compress:for) TYPE TERMINATE PAR 0-1622 XREFS 4159 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{130 0 0-2058 {}} {130 0 0-2059 {}} {130 0 0-2060 {}} {130 0 0-2061 {}} {130 0 0-2062 {}} {130 0 0-2063 {}} {130 0 0-2064 {}} {130 0 0-2065 {}} {130 0 0-2066 {}} {130 0 0-1720 {}} {259 0 0-2067 {}}} SUCCS {{128 0 0-2070 {}} {128 0 0-2074 {}} {128 0 0-2076 {}} {128 0 0-2078 {}} {128 0 0-2080 {}} {128 0 0-2082 {}} {128 0 0-2084 {}} {128 0 0-2087 {}}} CYCLES {}}
set a(0-2069) {NAME comp.compress:for:c:asn(comp.m_output.index_range.sva) TYPE ASSIGN PAR 0-1622 XREFS 4160 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{258 0 0-1720 {}}} SUCCS {{772 0 0-1628 {}} {259 0 0-2070 {}}} CYCLES {}}
set a(0-2070) {NAME comp.compress:for:c:asn TYPE ASSIGN PAR 0-1622 XREFS 4161 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{128 0 0-2068 {}} {772 0 0-2070 {}} {256 0 0-1627 {}} {259 0 0-2069 {}}} SUCCS {{774 0 0-1627 {}} {772 0 0-2070 {}}} CYCLES {}}
set a(0-2071) {NAME ModelA::getProbability:asn#1 TYPE ASSIGN PAR 0-1622 XREFS 4162 LOC {0 0.999999988 6 0.9951999879807999 6 0.9951999879807999 11 0.9951999879807999} PREDS {{774 0 0-2074 {}}} SUCCS {{258 0 0-2073 {}} {256 0 0-2074 {}}} CYCLES {}}
set a(0-2072) {NAME ModelA::getProbability:asn#2 TYPE ASSIGN PAR 0-1622 XREFS 4163 LOC {0 0.999999988 6 0.9951999879807999 6 0.9951999879807999 11 0.9951999879807999} PREDS {{774 0 0-2074 {}}} SUCCS {{259 0 0-2073 {}} {256 0 0-2074 {}}} CYCLES {}}
set a(0-2073) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME ModelA::getProbability:mux#1 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1622 XREFS 4164 LOC {5 0.14189998856759997 6 0.9951999879807999 6 0.9951999879807999 6 0.9999999579999997 11 0.9999999579999997} PREDS {{258 0 0-1699 {}} {258 0 0-1631 {}} {258 0 0-2071 {}} {259 0 0-2072 {}}} SUCCS {{259 0 0-2074 {}}} CYCLES {}}
set a(0-2074) {NAME ModelA::getProbability:asn#3 TYPE ASSIGN PAR 0-1622 XREFS 4165 LOC {10 0.0 11 0.0 11 0.0 11 0.999999988} PREDS {{128 0 0-2068 {}} {772 0 0-2074 {}} {256 0 0-1667 {}} {256 0 0-2071 {}} {256 0 0-2072 {}} {259 0 0-2073 {}}} SUCCS {{774 0 0-1667 {}} {774 0 0-2071 {}} {774 0 0-2072 {}} {772 0 0-2074 {}}} CYCLES {}}
set a(0-2075) {NAME comp.compress:for:c:asn(comp.m_output.m_NextByte#1.sva) TYPE ASSIGN PAR 0-1622 XREFS 4166 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{258 0 0-1720 {}}} SUCCS {{772 0 0-1626 {}} {259 0 0-2076 {}}} CYCLES {}}
set a(0-2076) {NAME comp.compress:for:c:asn#1 TYPE ASSIGN PAR 0-1622 XREFS 4167 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{128 0 0-2068 {}} {772 0 0-2076 {}} {256 0 0-1625 {}} {259 0 0-2075 {}}} SUCCS {{774 0 0-1625 {}} {772 0 0-2076 {}}} CYCLES {}}
set a(0-2077) {NAME comp.compress:for:c:asn(comp.m_output.m_Mask#1.sva) TYPE ASSIGN PAR 0-1622 XREFS 4168 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{258 0 0-1720 {}}} SUCCS {{772 0 0-1630 {}} {259 0 0-2078 {}}} CYCLES {}}
set a(0-2078) {NAME comp.compress:for:c:asn#2 TYPE ASSIGN PAR 0-1622 XREFS 4169 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{128 0 0-2068 {}} {772 0 0-2078 {}} {256 0 0-1629 {}} {259 0 0-2077 {}}} SUCCS {{774 0 0-1629 {}} {772 0 0-2078 {}}} CYCLES {}}
set a(0-2079) {NAME comp.compress:for:c:asn(comp.compress:pending_bits#1.sva) TYPE ASSIGN PAR 0-1622 XREFS 4170 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{258 0 0-1720 {}}} SUCCS {{772 0 0-1624 {}} {259 0 0-2080 {}}} CYCLES {}}
set a(0-2080) {NAME comp.compress:for:c:asn#3 TYPE ASSIGN PAR 0-1622 XREFS 4171 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{128 0 0-2068 {}} {772 0 0-2080 {}} {256 0 0-1623 {}} {259 0 0-2079 {}}} SUCCS {{774 0 0-1623 {}} {772 0 0-2080 {}}} CYCLES {}}
set a(0-2081) {NAME comp.compress:for:c:asn(comp.compress:low#1.sva) TYPE ASSIGN PAR 0-1622 XREFS 4172 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{258 0 0-1720 {}}} SUCCS {{772 0 0-1719 {}} {259 0 0-2082 {}}} CYCLES {}}
set a(0-2082) {NAME comp.compress:for:c:asn#4 TYPE ASSIGN PAR 0-1622 XREFS 4173 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{128 0 0-2068 {}} {772 0 0-2082 {}} {256 0 0-1700 {}} {256 0 0-1707 {}} {256 0 0-1714 {}} {259 0 0-2081 {}}} SUCCS {{774 0 0-1700 {}} {774 0 0-1707 {}} {774 0 0-1714 {}} {772 0 0-2082 {}}} CYCLES {}}
set a(0-2083) {NAME comp.compress:for:c:asn(comp.compress:high#1.sva) TYPE ASSIGN PAR 0-1622 XREFS 4174 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{258 0 0-1720 {}}} SUCCS {{772 0 0-1713 {}} {259 0 0-2084 {}}} CYCLES {}}
set a(0-2084) {NAME comp.compress:for:c:asn#5 TYPE ASSIGN PAR 0-1622 XREFS 4175 LOC {10 0.999999988 11 0.999999988 11 0.999999988 11 0.999999988} PREDS {{128 0 0-2068 {}} {772 0 0-2084 {}} {256 0 0-1705 {}} {259 0 0-2083 {}}} SUCCS {{774 0 0-1705 {}} {772 0 0-2084 {}}} CYCLES {}}
set a(0-2085) {NAME comp.getByte:asn#1 TYPE ASSIGN PAR 0-1622 XREFS 4176 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 11 0.9951999879807999} PREDS {{774 0 0-2087 {}}} SUCCS {{259 0 0-2086 {}} {256 0 0-2087 {}}} CYCLES {}}
set a(0-2086) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(17,1,2) AREA_SCORE 17.00 QUANTITY 1 NAME comp.getByte:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-1622 XREFS 4177 LOC {1 0.1010999764043999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 11 0.9999999579999997} PREDS {{258 0 0-1637 {}} {258 0 0-1633 {}} {258 0 0-1640 {}} {259 0 0-2085 {}}} SUCCS {{259 0 0-2087 {}}} CYCLES {}}
set a(0-2087) {NAME comp.getByte:asn#2 TYPE ASSIGN PAR 0-1622 XREFS 4178 LOC {10 0.0 11 0.0 11 0.0 11 0.999999988} PREDS {{128 0 0-2068 {}} {772 0 0-2087 {}} {256 0 0-1634 {}} {256 0 0-1639 {}} {256 0 0-1641 {}} {256 0 0-2085 {}} {259 0 0-2086 {}}} SUCCS {{774 0 0-1634 {}} {774 0 0-1639 {}} {774 0 0-1641 {}} {774 0 0-2085 {}} {772 0 0-2087 {}}} CYCLES {}}
set a(0-1622) {CHI {0-1623 0-1624 0-1625 0-1626 0-1627 0-1628 0-1629 0-1630 0-1631 0-1632 0-1633 0-1634 0-1635 0-1636 0-1637 0-1638 0-1639 0-1640 0-1641 0-1642 0-1643 0-1644 0-1645 0-1646 0-1647 0-1648 0-1649 0-1650 0-1651 0-1652 0-1653 0-1654 0-1655 0-1656 0-1657 0-1658 0-1659 0-1660 0-1661 0-1662 0-1663 0-1664 0-1665 0-1666 0-1667 0-1668 0-1669 0-1670 0-1671 0-1672 0-1673 0-1674 0-1675 0-1676 0-1677 0-1678 0-1696 0-1697 0-1698 0-1699 0-1700 0-1701 0-1702 0-1703 0-1704 0-1705 0-1706 0-1707 0-1708 0-1709 0-1710 0-1711 0-1712 0-1713 0-1714 0-1715 0-1716 0-1717 0-1718 0-1719 0-1720 0-2058 0-2059 0-2060 0-2061 0-2062 0-2063 0-2064 0-2065 0-2066 0-2067 0-2068 0-2069 0-2070 0-2071 0-2072 0-2073 0-2074 0-2075 0-2076 0-2077 0-2078 0-2079 0-2080 0-2081 0-2082 0-2083 0-2084 0-2085 0-2086 0-2087} ITERATIONS 76801 RESET_LATENCY 0 CSTEPS 11 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 1612821 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 844811 TOTAL_CYCLES_IN 844811 TOTAL_CYCLES_UNDER 768010 TOTAL_CYCLES 1612821 NAME comp.compress:for TYPE LOOP DELAY {67200916.67 ns} PAR 0-801 XREFS 4179 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{258 0 0-1620 {}} {258 0 0-812 {}} {774 0 0-1622 {}} {774 0 0-2324 {}} {774 0 0-2621 {}} {258 0 0-830 {}} {258 0 0-1618 {}} {258 0 0-1616 {}} {258 0 0-1617 {}} {258 0 0-1615 {}} {258 0 0-1619 {}} {130 0 0-956 {}} {259 0 0-1621 {}}} SUCCS {{772 0 0-812 {}} {772 0 0-1615 {}} {772 0 0-1616 {}} {772 0 0-1617 {}} {772 0 0-1618 {}} {772 0 0-1619 {}} {772 0 0-1620 {}} {772 0 0-1621 {}} {774 0 0-1622 {}} {259 0 0-2088 {}} {130 0 0-2089 {}} {258 0 0-2090 {}} {130 0 0-2091 {}} {258 0 0-2093 {}} {130 0 0-2094 {}} {258 0 0-2095 {}} {130 0 0-2096 {}} {258 0 0-2097 {}} {130 0 0-2098 {}} {258 0 0-2099 {}} {130 0 0-2100 {}} {258 0 0-2101 {}} {130 0 0-2102 {}} {258 0 0-2103 {}} {130 0 0-2104 {}} {258 0 0-2105 {}} {130 0 0-2106 {}} {130 0 0-2107 {}} {258 0 0-2108 {}} {130 0 0-2109 {}} {258 0 0-2111 {}} {130 0 0-2112 {}} {130 0 0-2113 {}} {130 0 0-2114 {}} {258 0 0-2116 {}} {258 0 0-2117 {}} {130 0 0-2118 {}} {130 0 0-2119 {}} {258 0 0-2120 {}} {130 0 0-2121 {}} {258 0 0-2122 {}} {130 0 0-2123 {}} {130 0 0-2124 {}} {130 0 0-2125 {}} {130 0 0-2126 {}} {258 0 0-2127 {}} {130 0 0-2128 {}} {130 0 0-2129 {}} {130 0 0-2130 {}} {258 0 0-2131 {}} {130 0 0-2132 {}} {130 0 0-2133 {}} {130 0 0-2134 {}} {130 0 0-2135 {}} {130 0 0-2136 {}} {130 0 0-2137 {}} {130 0 0-2138 {}} {130 0 0-2139 {}} {130 0 0-2140 {}} {130 0 0-2141 {}} {130 0 0-2142 {}} {258 0 0-2207 {}} {258 0 0-2208 {}} {130 0 0-2209 {}} {258 0 0-2210 {}} {130 0 0-2211 {}} {258 0 0-2212 {}} {130 0 0-2213 {}} {258 0 0-2214 {}} {130 0 0-2215 {}} {258 0 0-2216 {}} {130 0 0-2217 {}} {258 0 0-2218 {}} {130 0 0-2219 {}} {258 0 0-2220 {}} {130 0 0-2221 {}} {258 0 0-2222 {}} {130 0 0-2223 {}} {130 0 0-2224 {}} {258 0 0-2225 {}} {130 0 0-2226 {}} {258 0 0-2228 {}} {130 0 0-2229 {}} {130 0 0-2230 {}} {130 0 0-2231 {}} {258 0 0-2233 {}} {130 0 0-2234 {}} {130 0 0-2235 {}} {258 0 0-2236 {}} {130 0 0-2237 {}} {130 0 0-2238 {}} {130 0 0-2239 {}} {130 0 0-2240 {}} {258 0 0-2241 {}} {130 0 0-2242 {}} {130 0 0-2243 {}} {130 0 0-2244 {}} {130 0 0-2245 {}} {258 0 0-2246 {}} {130 0 0-2247 {}} {130 0 0-2248 {}} {130 0 0-2249 {}} {130 0 0-2250 {}} {130 0 0-2251 {}} {130 0 0-2252 {}} {130 0 0-2253 {}} {130 0 0-2254 {}} {130 0 0-2255 {}} {130 0 0-2256 {}} {130 0 0-2257 {}} {258 0 0-2621 {}} {258 0 0-4370 {}} {256 0 0-4376 {}} {256 0 0-4377 {}}} CYCLES {}}
set a(0-2088) {NAME comp.compress:asn TYPE ASSIGN PAR 0-801 XREFS 4180 LOC {3 0.999999988 4 0.8637999874551999 4 0.8637999874551999 5 0.8637999874551999} PREDS {{259 0 0-1622 {}}} SUCCS {{259 0 0-2089 {}} {130 0 0-2142 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2089) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME comp.compress:acc TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-801 XREFS 4181 LOC {4 0.0 4 0.8637999874551999 4 0.8637999874551999 4 0.9318999577275998 5 0.9318999577275998} PREDS {{130 0 0-1622 {}} {259 0 0-2088 {}}} SUCCS {{258 0 0-2137 {}} {258 0 0-2142 {}} {258 0 0-2252 {}} {258 0 0-2257 {}}} CYCLES {}}
set a(0-2090) {NAME comp.compress:if:asn TYPE ASSIGN PAR 0-801 XREFS 4182 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.7623688590494755} PREDS {{258 0 0-1622 {}}} SUCCS {{259 0 0-2091 {}} {130 0 0-2142 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2091) {NAME comp.compress:if:slc(comp.compress:low)#2 TYPE READSLICE PAR 0-801 XREFS 4183 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.7623688590494755} PREDS {{130 0 0-1622 {}} {259 0 0-2090 {}}} SUCCS {{259 0 0-2092 {}} {130 0 0-2142 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2092) {NAME comp.compress:sel TYPE SELECT PAR 0-801 XREFS 4184 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.7623688590494755} PREDS {{259 0 0-2091 {}}} SUCCS {{146 0 0-2093 {}} {146 0 0-2094 {}} {146 0 0-2095 {}} {146 0 0-2096 {}} {146 0 0-2097 {}} {146 0 0-2098 {}} {146 0 0-2099 {}} {146 0 0-2100 {}} {146 0 0-2101 {}} {146 0 0-2102 {}} {146 0 0-2103 {}} {146 0 0-2104 {}} {146 0 0-2105 {}} {146 0 0-2106 {}} {146 0 0-2107 {}} {146 0 0-2108 {}} {146 0 0-2109 {}} {130 0 0-2110 {}} {146 0 0-2122 {}} {146 0 0-2123 {}} {146 0 0-2124 {}} {146 0 0-2125 {}} {130 0 0-2126 {}} {146 0 0-2127 {}} {146 0 0-2128 {}} {146 0 0-2129 {}} {130 0 0-2130 {}} {146 0 0-2131 {}} {146 0 0-2132 {}} {146 0 0-2133 {}} {146 0 0-2134 {}} {130 0 0-2135 {}} {130 0 0-2136 {}} {146 0 0-2137 {}} {146 0 0-2138 {}} {146 0 0-2139 {}} {146 0 0-2140 {}} {130 0 0-2141 {}} {130 0 0-2142 {}} {146 0 0-2207 {}} {146 0 0-2208 {}} {146 0 0-2209 {}} {146 0 0-2210 {}} {146 0 0-2211 {}} {146 0 0-2212 {}} {146 0 0-2213 {}} {146 0 0-2214 {}} {146 0 0-2215 {}} {146 0 0-2216 {}} {146 0 0-2217 {}} {146 0 0-2218 {}} {146 0 0-2219 {}} {146 0 0-2220 {}} {146 0 0-2221 {}} {146 0 0-2222 {}} {146 0 0-2223 {}} {146 0 0-2224 {}} {146 0 0-2225 {}} {146 0 0-2226 {}} {130 0 0-2227 {}} {146 0 0-2238 {}} {146 0 0-2239 {}} {130 0 0-2240 {}} {146 0 0-2241 {}} {146 0 0-2242 {}} {146 0 0-2243 {}} {146 0 0-2244 {}} {130 0 0-2245 {}} {146 0 0-2246 {}} {146 0 0-2247 {}} {146 0 0-2248 {}} {146 0 0-2249 {}} {130 0 0-2250 {}} {130 0 0-2251 {}} {146 0 0-2252 {}} {146 0 0-2253 {}} {146 0 0-2254 {}} {146 0 0-2255 {}} {130 0 0-2256 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2093) {NAME comp.m_output.put_bit#4:asn TYPE ASSIGN PAR 0-801 XREFS 4185 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2094 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2094) {NAME comp.m_output.put_bit#4:slc(comp.m_output.m_Mask#1)#1 TYPE READSLICE PAR 0-801 XREFS 4186 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2093 {}}} SUCCS {{258 0 0-2107 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2095) {NAME comp.m_output.put_bit#4:asn#1 TYPE ASSIGN PAR 0-801 XREFS 4187 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2096 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2096) {NAME comp.m_output.put_bit#4:slc(comp.m_output.m_Mask#1)#2 TYPE READSLICE PAR 0-801 XREFS 4188 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2095 {}}} SUCCS {{258 0 0-2107 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2097) {NAME comp.m_output.put_bit#4:asn#2 TYPE ASSIGN PAR 0-801 XREFS 4189 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2098 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2098) {NAME comp.m_output.put_bit#4:slc(comp.m_output.m_Mask#1)#3 TYPE READSLICE PAR 0-801 XREFS 4190 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2097 {}}} SUCCS {{258 0 0-2107 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2099) {NAME comp.m_output.put_bit#4:asn#3 TYPE ASSIGN PAR 0-801 XREFS 4191 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2100 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2100) {NAME comp.m_output.put_bit#4:slc(comp.m_output.m_Mask#1)#4 TYPE READSLICE PAR 0-801 XREFS 4192 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2099 {}}} SUCCS {{258 0 0-2107 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2101) {NAME comp.m_output.put_bit#4:asn#4 TYPE ASSIGN PAR 0-801 XREFS 4193 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2102 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2102) {NAME comp.m_output.put_bit#4:slc(comp.m_output.m_Mask#1)#5 TYPE READSLICE PAR 0-801 XREFS 4194 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2101 {}}} SUCCS {{258 0 0-2107 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2103) {NAME comp.m_output.put_bit#4:asn#5 TYPE ASSIGN PAR 0-801 XREFS 4195 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2104 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2104) {NAME comp.m_output.put_bit#4:slc(comp.m_output.m_Mask#1)#6 TYPE READSLICE PAR 0-801 XREFS 4196 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2103 {}}} SUCCS {{258 0 0-2107 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2105) {NAME comp.m_output.put_bit#4:asn#6 TYPE ASSIGN PAR 0-801 XREFS 4197 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2106 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2106) {NAME comp.m_output.put_bit#4:slc(comp.m_output.m_Mask#1)#7 TYPE READSLICE PAR 0-801 XREFS 4198 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2105 {}}} SUCCS {{259 0 0-2107 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2107) {NAME comp.m_output.put_bit#4:or TYPE OR PAR 0-801 XREFS 4199 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2104 {}} {258 0 0-2102 {}} {258 0 0-2100 {}} {258 0 0-2098 {}} {258 0 0-2096 {}} {258 0 0-2094 {}} {259 0 0-2106 {}}} SUCCS {{258 0 0-2123 {}} {258 0 0-2128 {}} {258 0 0-2134 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2108) {NAME comp.m_output.put_bit#4:asn#7 TYPE ASSIGN PAR 0-801 XREFS 4200 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.7623688590494755} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2109 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2109) {NAME comp.m_output.put_bit#4:slc(comp.m_output.m_Mask#1) TYPE READSLICE PAR 0-801 XREFS 4201 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.7623688590494755} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2108 {}}} SUCCS {{259 0 0-2110 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2110) {NAME comp.m_output.put_bit#4:sel#1 TYPE SELECT PAR 0-801 XREFS 4202 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.7623688590494755} PREDS {{130 0 0-2092 {}} {259 0 0-2109 {}}} SUCCS {{146 0 0-2111 {}} {146 0 0-2112 {}} {146 0 0-2113 {}} {146 0 0-2114 {}} {130 0 0-2115 {}}} CYCLES {}}
set a(0-2111) {NAME comp.m_output.putByte#4:if:asn TYPE ASSIGN PAR 0-801 XREFS 4203 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.7623688590494755} PREDS {{146 0 0-2110 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2112 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2112) {NAME comp.m_output.putByte#4:if:slc(comp.m_output.index_range)#1 TYPE READSLICE PAR 0-801 XREFS 4204 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.7623688590494755} PREDS {{146 0 0-2110 {}} {130 0 0-1622 {}} {259 0 0-2111 {}}} SUCCS {{259 0 0-2113 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2113) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(22,0,8,1,23) AREA_SCORE 22.00 QUANTITY 2 NAME comp.m_output.putByte#4:if:acc#2 TYPE ACCU DELAY {1.97 ns} LIBRARY_DELAY {1.97 ns} PAR 0-801 XREFS 4205 LOC {4 0.0 4 0.7623688590494755 4 0.7623688590494755 4 0.8214688292858754 4 0.8214688292858754} PREDS {{146 0 0-2110 {}} {130 0 0-1622 {}} {259 0 0-2112 {}}} SUCCS {{259 0 0-2114 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2114) {NAME comp.m_output.putByte#4:slc TYPE READSLICE PAR 0-801 XREFS 4206 LOC {4 0.059100000236400003 4 0.8214688592858754 4 0.8214688592858754 4 0.8214688592858754} PREDS {{146 0 0-2110 {}} {130 0 0-1622 {}} {259 0 0-2113 {}}} SUCCS {{259 0 0-2115 {}} {258 0 0-2124 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2115) {NAME comp.m_output.putByte#4:sel TYPE SELECT PAR 0-801 XREFS 4207 LOC {4 0.059100000236400003 4 0.8214688592858754 4 0.8214688592858754 4 0.8214688592858754} PREDS {{130 0 0-2110 {}} {259 0 0-2114 {}}} SUCCS {{146 0 0-2116 {}} {146 0 0-2117 {}} {146 0 0-2118 {}} {130 0 0-2119 {}} {146 0 0-2120 {}} {146 0 0-2121 {}}} CYCLES {}}
set a(0-2116) {NAME comp.m_output.putByte#4:if:asn#2 TYPE ASSIGN PAR 0-801 XREFS 4208 LOC {4 0.059100000236400003 4 0.8214688592858754 4 0.8214688592858754 4 0.8214688592858754} PREDS {{146 0 0-2115 {}} {258 0 0-1622 {}}} SUCCS {{258 0 0-2119 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2117) {NAME comp.m_output.putByte#4:if:asn#3 TYPE ASSIGN PAR 0-801 XREFS 4209 LOC {4 0.059100000236400003 4 0.8214688592858754 4 0.8214688592858754 4 0.8214688592858754} PREDS {{146 0 0-2115 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2118 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2118) {NAME comp.m_output.putByte#4:if:slc(comp.m_output.index_range) TYPE READSLICE PAR 0-801 XREFS 4210 LOC {4 0.059100000236400003 4 0.8214688592858754 4 0.8214688592858754 4 0.8214688592858754} PREDS {{146 0 0-2115 {}} {130 0 0-1622 {}} {259 0 0-2117 {}}} SUCCS {{259 0 0-2119 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2119) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME comp.m_output.putByte#4:if:write_mem(Src:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-801 XREFS 4211 LOC {4 1.0 4 1.0 4 1.0 5 0.0029999700119998805 5 0.0029999700119998805} PREDS {{130 0 0-2115 {}} {774 0 0-4376 {}} {256 0 0-830 {}} {256 0 0-956 {}} {130 0 0-1622 {}} {258 0 0-2116 {}} {259 0 0-2118 {}}} SUCCS {{130 0 0-2142 {}} {256 0 0-4376 {}}} CYCLES {}}
set a(0-2120) {NAME comp.m_output.putByte#4:if:asn#4 TYPE ASSIGN PAR 0-801 XREFS 4212 LOC {4 0.059100000236400003 4 0.9270999877084 4 0.9270999877084 5 0.9270999877084} PREDS {{146 0 0-2115 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2121 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2121) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME comp.m_output.putByte#4:if:acc#1 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-801 XREFS 4213 LOC {4 0.059100000236400003 4 0.9270999877084 4 0.9270999877084 4 0.9951999579807999 5 0.9951999579807999} PREDS {{146 0 0-2115 {}} {130 0 0-1622 {}} {259 0 0-2120 {}}} SUCCS {{258 0 0-2125 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2122) {NAME comp.m_output.put_bit#4:asn#8 TYPE ASSIGN PAR 0-801 XREFS 4214 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 5 0.9951999879807999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{258 0 0-2125 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2123) {NAME not#276 TYPE NOT PAR 0-801 XREFS 4215 LOC {3 0.999999988 4 0.8214688592858754 4 0.8214688592858754 5 0.9951999879807999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2107 {}}} SUCCS {{259 0 0-2124 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2124) {NAME comp.m_output.put_bit#4:and#1 TYPE AND PAR 0-801 XREFS 4216 LOC {4 0.059100000236400003 4 0.8214688592858754 4 0.8214688592858754 5 0.9951999879807999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2114 {}} {258 0 0-803 {}} {259 0 0-2123 {}}} SUCCS {{259 0 0-2125 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2125) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME comp.m_output.put_bit#4:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-801 XREFS 4217 LOC {4 0.1272000005088 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 5 0.9999999579999997} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2122 {}} {258 0 0-2121 {}} {258 0 0-808 {}} {259 0 0-2124 {}}} SUCCS {{259 0 0-2126 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2126) {NAME comp.m_output.put_bit#4:asn#9 TYPE ASSIGN PAR 0-801 XREFS 4218 LOC {4 0.13200000052799998 4 0.999999988 4 0.999999988 5 0.999999988} PREDS {{130 0 0-2092 {}} {130 0 0-1622 {}} {772 0 0-2142 {}} {259 0 0-2125 {}}} SUCCS {{258 0 0-2142 {}}} CYCLES {}}
set a(0-2127) {NAME comp.m_output.put_bit#4:asn#10 TYPE ASSIGN PAR 0-801 XREFS 4219 LOC {3 0.999999988 4 0.9810999879243999 4 0.9810999879243999 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{258 0 0-2129 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2128) {NAME comp.m_output.put_bit#4:exs TYPE SIGNEXTEND PAR 0-801 XREFS 4220 LOC {3 0.999999988 4 0.9810999879243999 4 0.9810999879243999 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2107 {}}} SUCCS {{259 0 0-2129 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2129) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_and(8,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit#4:and TYPE AND DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-801 XREFS 4221 LOC {4 0.0 4 0.9810999879243999 4 0.9810999879243999 4 0.9999999579999997 5 0.9999999579999997} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2127 {}} {259 0 0-2128 {}}} SUCCS {{259 0 0-2130 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2130) {NAME comp.m_output.put_bit#4:asn#11 TYPE ASSIGN PAR 0-801 XREFS 4222 LOC {4 0.018900000075600002 4 0.999999988 4 0.999999988 5 0.999999988} PREDS {{130 0 0-2092 {}} {130 0 0-1622 {}} {772 0 0-2142 {}} {259 0 0-2129 {}}} SUCCS {{258 0 0-2142 {}}} CYCLES {}}
set a(0-2131) {NAME comp.m_output.put_bit#4:asn#12 TYPE ASSIGN PAR 0-801 XREFS 4223 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9951999879807999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2132 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2132) {NAME comp.m_output.put_bit#4:slc(comp.m_output.m_Mask) TYPE READSLICE PAR 0-801 XREFS 4224 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9951999879807999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2131 {}}} SUCCS {{259 0 0-2133 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2133) {NAME comp.m_output.put_bit#4:exu#9 TYPE PADZEROES PAR 0-801 XREFS 4225 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 5 0.9951999879807999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2132 {}}} SUCCS {{259 0 0-2134 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2134) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit#4:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-801 XREFS 4226 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 5 0.9999999579999997} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2107 {}} {259 0 0-2133 {}}} SUCCS {{259 0 0-2135 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2135) {NAME comp.m_output.put_bit#4:asn#13 TYPE ASSIGN PAR 0-801 XREFS 4227 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 5 0.999999988} PREDS {{130 0 0-2092 {}} {130 0 0-1622 {}} {772 0 0-2142 {}} {259 0 0-2134 {}}} SUCCS {{258 0 0-2142 {}}} CYCLES {}}
set a(0-2136) {NAME comp.put_bit_plus_pending#2:for:i:asn(comp.put_bit_plus_pending#2:for:i) TYPE ASSIGN PAR 0-801 XREFS 4228 LOC {3 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2092 {}} {130 0 0-1622 {}} {772 0 0-2142 {}}} SUCCS {{258 0 0-2142 {}}} CYCLES {}}
set a(0-2137) {NAME comp.put_bit_plus_pending#2:for:not#3 TYPE NOT PAR 0-801 XREFS 4229 LOC {4 0.0681000002724 4 0.9318999877276 4 0.9318999877276 5 0.9318999877276} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2089 {}}} SUCCS {{259 0 0-2138 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2138) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,1,2,1,33) AREA_SCORE 32.00 QUANTITY 5 NAME comp.put_bit_plus_pending#2:for:acc#2 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-801 XREFS 4230 LOC {4 0.0681000002724 4 0.9318999877276 4 0.9318999877276 4 0.9999999579999999 5 0.9999999579999999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2137 {}}} SUCCS {{259 0 0-2139 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2139) {NAME comp.put_bit_plus_pending#2:for:slc#1 TYPE READSLICE PAR 0-801 XREFS 4231 LOC {4 0.1362000005448 4 0.999999988 4 0.999999988 5 0.999999988} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2138 {}}} SUCCS {{259 0 0-2140 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2140) {NAME comp.put_bit_plus_pending#2:for:not#2 TYPE NOT PAR 0-801 XREFS 4232 LOC {4 0.1362000005448 4 0.999999988 4 0.999999988 5 0.999999988} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2139 {}}} SUCCS {{259 0 0-2141 {}} {130 0 0-2142 {}}} CYCLES {}}
set a(0-2141) {NAME comp.put_bit_plus_pending#2:for:asn TYPE ASSIGN PAR 0-801 XREFS 4233 LOC {4 0.1362000005448 4 0.999999988 4 0.999999988 5 0.999999988} PREDS {{130 0 0-2092 {}} {130 0 0-1622 {}} {772 0 0-2142 {}} {259 0 0-2140 {}}} SUCCS {{259 0 0-2142 {}}} CYCLES {}}
set a(0-2143) {NAME comp.m_output.putByte#5:if:asn(comp.m_output.putByte#5:slc.svs) TYPE ASSIGN PAR 0-2142 XREFS 4234 LOC {0 0.999999988 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2187 {}}} CYCLES {}}
set a(0-2144) {NAME comp.m_output.index_range:asn(comp.m_output.index_range.lpi#6) TYPE ASSIGN PAR 0-2142 XREFS 4235 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-2189 {}}} SUCCS {{130 0 0-2147 {}} {256 0 0-2189 {}}} CYCLES {}}
set a(0-2145) {NAME comp.m_output.index_range:asn(comp.m_output.index_range.sva#6) TYPE ASSIGN PAR 0-2142 XREFS 4236 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2183 {}}} CYCLES {}}
set a(0-2146) {NAME comp.put_bit_plus_pending#2:for:asn#1 TYPE ASSIGN PAR 0-2142 XREFS 4237 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-2206 {}}} SUCCS {{259 0 0-2147 {}} {256 0 0-2206 {}}} CYCLES {}}
set a(0-2147) {NAME break(comp.put_bit_plus_pending#2:for) TYPE TERMINATE PAR 0-2142 XREFS 4238 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{130 0 0-2144 {}} {259 0 0-2146 {}}} SUCCS {{128 0 0-2176 {}} {128 0 0-2189 {}} {128 0 0-2190 {}} {128 0 0-2193 {}} {128 0 0-2198 {}} {128 0 0-2206 {}}} CYCLES {}}
set a(0-2148) {NAME comp.m_output.put_bit#5:if:asn TYPE ASSIGN PAR 0-2142 XREFS 4239 LOC {0 0.999999988 1 0.8025688592102754 1 0.8025688592102754 1 0.8025688592102754} PREDS {{774 0 0-2193 {}}} SUCCS {{258 0 0-2150 {}} {256 0 0-2193 {}}} CYCLES {}}
set a(0-2149) {NAME comp.m_output.put_bit#5:if:asn#1 TYPE ASSIGN PAR 0-2142 XREFS 4240 LOC {0 0.999999988 1 0.8025688592102754 1 0.8025688592102754 1 0.8025688592102754} PREDS {{774 0 0-2198 {}}} SUCCS {{259 0 0-2150 {}} {256 0 0-2198 {}}} CYCLES {}}
set a(0-2150) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_or(8,2) AREA_SCORE 8.00 QUANTITY 1 NAME comp.m_output.put_bit#5:if:or TYPE OR DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-2142 XREFS 4241 LOC {1 0.0 1 0.8025688592102754 1 0.8025688592102754 1 0.8214688292858753 1 0.8214688292858753} PREDS {{258 0 0-2148 {}} {259 0 0-2149 {}}} SUCCS {{258 0 0-2176 {}} {258 0 0-2192 {}}} CYCLES {}}
set a(0-2151) {NAME comp.m_output.put_bit#5:asn TYPE ASSIGN PAR 0-2142 XREFS 4242 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2198 {}}} SUCCS {{259 0 0-2152 {}} {256 0 0-2198 {}}} CYCLES {}}
set a(0-2152) {NAME comp.m_output.put_bit#5:slc(comp.m_output.m_Mask)#1 TYPE READSLICE PAR 0-2142 XREFS 4243 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2151 {}}} SUCCS {{258 0 0-2165 {}}} CYCLES {}}
set a(0-2153) {NAME comp.m_output.put_bit#5:asn#1 TYPE ASSIGN PAR 0-2142 XREFS 4244 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2198 {}}} SUCCS {{259 0 0-2154 {}} {256 0 0-2198 {}}} CYCLES {}}
set a(0-2154) {NAME comp.m_output.put_bit#5:slc(comp.m_output.m_Mask)#2 TYPE READSLICE PAR 0-2142 XREFS 4245 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2153 {}}} SUCCS {{258 0 0-2165 {}}} CYCLES {}}
set a(0-2155) {NAME comp.m_output.put_bit#5:asn#2 TYPE ASSIGN PAR 0-2142 XREFS 4246 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2198 {}}} SUCCS {{259 0 0-2156 {}} {256 0 0-2198 {}}} CYCLES {}}
set a(0-2156) {NAME comp.m_output.put_bit#5:slc(comp.m_output.m_Mask)#3 TYPE READSLICE PAR 0-2142 XREFS 4247 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2155 {}}} SUCCS {{258 0 0-2165 {}}} CYCLES {}}
set a(0-2157) {NAME comp.m_output.put_bit#5:asn#3 TYPE ASSIGN PAR 0-2142 XREFS 4248 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2198 {}}} SUCCS {{259 0 0-2158 {}} {256 0 0-2198 {}}} CYCLES {}}
set a(0-2158) {NAME comp.m_output.put_bit#5:slc(comp.m_output.m_Mask)#4 TYPE READSLICE PAR 0-2142 XREFS 4249 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2157 {}}} SUCCS {{258 0 0-2165 {}}} CYCLES {}}
set a(0-2159) {NAME comp.m_output.put_bit#5:asn#4 TYPE ASSIGN PAR 0-2142 XREFS 4250 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2198 {}}} SUCCS {{259 0 0-2160 {}} {256 0 0-2198 {}}} CYCLES {}}
set a(0-2160) {NAME comp.m_output.put_bit#5:slc(comp.m_output.m_Mask)#5 TYPE READSLICE PAR 0-2142 XREFS 4251 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2159 {}}} SUCCS {{258 0 0-2165 {}}} CYCLES {}}
set a(0-2161) {NAME comp.m_output.put_bit#5:asn#5 TYPE ASSIGN PAR 0-2142 XREFS 4252 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2198 {}}} SUCCS {{259 0 0-2162 {}} {256 0 0-2198 {}}} CYCLES {}}
set a(0-2162) {NAME comp.m_output.put_bit#5:slc(comp.m_output.m_Mask)#6 TYPE READSLICE PAR 0-2142 XREFS 4253 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2161 {}}} SUCCS {{258 0 0-2165 {}}} CYCLES {}}
set a(0-2163) {NAME comp.m_output.put_bit#5:asn#6 TYPE ASSIGN PAR 0-2142 XREFS 4254 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2198 {}}} SUCCS {{259 0 0-2164 {}} {256 0 0-2198 {}}} CYCLES {}}
set a(0-2164) {NAME comp.m_output.put_bit#5:slc(comp.m_output.m_Mask)#7 TYPE READSLICE PAR 0-2142 XREFS 4255 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2163 {}}} SUCCS {{259 0 0-2165 {}}} CYCLES {}}
set a(0-2165) {NAME comp.m_output.put_bit#5:or TYPE OR PAR 0-2142 XREFS 4256 LOC {1 0.0 1 0.0 1 0.0 2 0.9810999879243999} PREDS {{258 0 0-2162 {}} {258 0 0-2160 {}} {258 0 0-2158 {}} {258 0 0-2156 {}} {258 0 0-2154 {}} {258 0 0-2152 {}} {259 0 0-2164 {}}} SUCCS {{258 0 0-2186 {}} {258 0 0-2191 {}} {258 0 0-2197 {}}} CYCLES {}}
set a(0-2166) {NAME comp.m_output.put_bit#5:asn#7 TYPE ASSIGN PAR 0-2142 XREFS 4257 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{774 0 0-2198 {}}} SUCCS {{259 0 0-2167 {}} {256 0 0-2198 {}}} CYCLES {}}
set a(0-2167) {NAME comp.m_output.put_bit#5:slc(comp.m_output.m_Mask)#8 TYPE READSLICE PAR 0-2142 XREFS 4258 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{259 0 0-2166 {}}} SUCCS {{259 0 0-2168 {}}} CYCLES {}}
set a(0-2168) {NAME comp.m_output.put_bit#5:sel#1 TYPE SELECT PAR 0-2142 XREFS 4259 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{259 0 0-2167 {}}} SUCCS {{146 0 0-2169 {}} {146 0 0-2170 {}} {146 0 0-2171 {}} {146 0 0-2172 {}} {130 0 0-2173 {}}} CYCLES {}}
set a(0-2169) {NAME comp.m_output.putByte#5:if:asn TYPE ASSIGN PAR 0-2142 XREFS 4260 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{146 0 0-2168 {}} {774 0 0-2189 {}}} SUCCS {{259 0 0-2170 {}} {256 0 0-2189 {}}} CYCLES {}}
set a(0-2170) {NAME comp.m_output.putByte#5:if:slc(comp.m_output.index_range)#1 TYPE READSLICE PAR 0-2142 XREFS 4261 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{146 0 0-2168 {}} {259 0 0-2169 {}}} SUCCS {{259 0 0-2171 {}}} CYCLES {}}
set a(0-2171) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(22,0,8,1,23) AREA_SCORE 22.00 QUANTITY 2 NAME comp.m_output.putByte#5:if:acc#2 TYPE ACCU DELAY {1.97 ns} LIBRARY_DELAY {1.97 ns} PAR 0-2142 XREFS 4262 LOC {1 0.0 1 0.7623688590494755 1 0.7623688590494755 1 0.8214688292858754 1 0.8214688292858754} PREDS {{146 0 0-2168 {}} {259 0 0-2170 {}}} SUCCS {{259 0 0-2172 {}}} CYCLES {}}
set a(0-2172) {NAME comp.m_output.putByte#5:slc TYPE READSLICE PAR 0-2142 XREFS 4263 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-2168 {}} {259 0 0-2171 {}}} SUCCS {{259 0 0-2173 {}} {258 0 0-2187 {}}} CYCLES {}}
set a(0-2173) {NAME comp.m_output.putByte#5:sel TYPE SELECT PAR 0-2142 XREFS 4264 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{130 0 0-2168 {}} {259 0 0-2172 {}}} SUCCS {{146 0 0-2174 {}} {146 0 0-2175 {}} {130 0 0-2176 {}} {146 0 0-2177 {}} {146 0 0-2178 {}} {146 0 0-2179 {}} {146 0 0-2180 {}}} CYCLES {}}
set a(0-2174) {NAME comp.m_output.putByte#5:if:asn#2 TYPE ASSIGN PAR 0-2142 XREFS 4265 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-2173 {}} {774 0 0-2189 {}}} SUCCS {{259 0 0-2175 {}} {256 0 0-2189 {}}} CYCLES {}}
set a(0-2175) {NAME comp.m_output.putByte#5:if:slc(comp.m_output.index_range) TYPE READSLICE PAR 0-2142 XREFS 4266 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-2173 {}} {259 0 0-2174 {}}} SUCCS {{259 0 0-2176 {}}} CYCLES {}}
set a(0-2176) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME comp.m_output.putByte#5:if:write_mem(Src:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-2142 XREFS 4267 LOC {1 1.0 1 1.0 1 1.0 2 0.0029999700119998805 2 0.0029999700119998805} PREDS {{130 0 0-2173 {}} {128 0 0-2147 {}} {774 0 0-2176 {}} {258 0 0-2150 {}} {259 0 0-2175 {}}} SUCCS {{774 0 0-2176 {}}} CYCLES {}}
set a(0-2177) {NAME comp.m_output.index_range:asn#3 TYPE ASSIGN PAR 0-2142 XREFS 4268 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 2 0.9405999997623999} PREDS {{146 0 0-2173 {}} {774 0 0-2189 {}}} SUCCS {{259 0 0-2178 {}} {256 0 0-2189 {}}} CYCLES {}}
set a(0-2178) {NAME comp.m_output.index_range:slc(comp.m_output.index_range)#2 TYPE READSLICE PAR 0-2142 XREFS 4269 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 2 0.9405999997623999} PREDS {{146 0 0-2173 {}} {259 0 0-2177 {}}} SUCCS {{259 0 0-2179 {}}} CYCLES {}}
set a(0-2179) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,2,1,17) AREA_SCORE 17.00 QUANTITY 4 NAME comp.m_output.putByte#5:if:acc#1 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-2142 XREFS 4270 LOC {1 0.059100000236400003 1 0.9405999997623999 1 0.9405999997623999 1 0.9951999699807998 2 0.9951999699807998} PREDS {{146 0 0-2173 {}} {259 0 0-2178 {}}} SUCCS {{259 0 0-2180 {}}} CYCLES {}}
set a(0-2180) {NAME comp.m_output.putByte#5:if:conc TYPE CONCATENATE PAR 0-2142 XREFS 4271 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{146 0 0-2173 {}} {259 0 0-2179 {}}} SUCCS {{258 0 0-2183 {}}} CYCLES {}}
set a(0-2181) {NAME comp.put_bit_plus_pending#2:for:asn#2 TYPE ASSIGN PAR 0-2142 XREFS 4272 LOC {0 0.999999988 1 0.8628999994516 1 0.8628999994516 2 0.8628999994516} PREDS {{774 0 0-2190 {}}} SUCCS {{259 0 0-2182 {}} {256 0 0-2190 {}}} CYCLES {}}
set a(0-2182) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME comp.put_bit_plus_pending#2:for:acc#1 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-2142 XREFS 4273 LOC {1 0.0 1 0.8628999994516 1 0.8628999994516 1 0.9309999697239999 2 0.9309999697239999} PREDS {{259 0 0-2181 {}}} SUCCS {{258 0 0-2190 {}} {258 0 0-2199 {}}} CYCLES {}}
set a(0-2183) {NAME comp.m_output.put_bit#5:slc(comp.m_output.index_range.sva#6) TYPE READSLICE PAR 0-2142 XREFS 4274 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{258 0 0-2180 {}} {258 0 0-2145 {}}} SUCCS {{259 0 0-2184 {}}} CYCLES {}}
set a(0-2184) {NAME comp.m_output.put_bit#5:exu TYPE PADZEROES PAR 0-2142 XREFS 4275 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{259 0 0-2183 {}}} SUCCS {{258 0 0-2188 {}}} CYCLES {}}
set a(0-2185) {NAME comp.m_output.put_bit#5:asn#8 TYPE ASSIGN PAR 0-2142 XREFS 4276 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{774 0 0-2189 {}}} SUCCS {{258 0 0-2188 {}} {256 0 0-2189 {}}} CYCLES {}}
set a(0-2186) {NAME not#277 TYPE NOT PAR 0-2142 XREFS 4277 LOC {1 0.0 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {{258 0 0-2165 {}}} SUCCS {{259 0 0-2187 {}}} CYCLES {}}
set a(0-2187) {NAME comp.m_output.put_bit#5:and#1 TYPE AND PAR 0-2142 XREFS 4278 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {{258 0 0-2172 {}} {258 0 0-2143 {}} {259 0 0-2186 {}}} SUCCS {{259 0 0-2188 {}}} CYCLES {}}
set a(0-2188) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME comp.m_output.put_bit#5:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2142 XREFS 4279 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2185 {}} {258 0 0-2184 {}} {259 0 0-2187 {}}} SUCCS {{259 0 0-2189 {}}} CYCLES {}}
set a(0-2189) {NAME comp.m_output.put_bit#5:asn#9 TYPE ASSIGN PAR 0-2142 XREFS 4280 LOC {1 0.11849998847399995 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-2147 {}} {772 0 0-2189 {}} {256 0 0-2174 {}} {256 0 0-2177 {}} {256 0 0-2169 {}} {256 0 0-2144 {}} {256 0 0-2185 {}} {259 0 0-2188 {}}} SUCCS {{774 0 0-2144 {}} {774 0 0-2169 {}} {774 0 0-2174 {}} {774 0 0-2177 {}} {774 0 0-2185 {}} {772 0 0-2189 {}}} CYCLES {}}
set a(0-2190) {NAME comp.put_bit_plus_pending#2:for:asn(comp.put_bit_plus_pending#2:for:i.sva) TYPE ASSIGN PAR 0-2142 XREFS 4281 LOC {1 0.0681000002724 1 0.9309999997239999 1 0.9309999997239999 2 0.999999988} PREDS {{128 0 0-2147 {}} {772 0 0-2190 {}} {256 0 0-2181 {}} {258 0 0-2182 {}}} SUCCS {{774 0 0-2181 {}} {772 0 0-2190 {}}} CYCLES {}}
set a(0-2191) {NAME comp.m_output.put_bit#5:exs TYPE SIGNEXTEND PAR 0-2142 XREFS 4282 LOC {1 0.0 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{258 0 0-2165 {}}} SUCCS {{259 0 0-2192 {}}} CYCLES {}}
set a(0-2192) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_and(8,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit#5:and TYPE AND DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-2142 XREFS 4283 LOC {1 0.018900000075600002 1 0.9810999879243999 1 0.9810999879243999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2150 {}} {259 0 0-2191 {}}} SUCCS {{259 0 0-2193 {}}} CYCLES {}}
set a(0-2193) {NAME comp.m_output.put_bit#5:asn#10 TYPE ASSIGN PAR 0-2142 XREFS 4284 LOC {1 0.037800000151200004 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-2147 {}} {772 0 0-2193 {}} {256 0 0-2148 {}} {259 0 0-2192 {}}} SUCCS {{774 0 0-2148 {}} {772 0 0-2193 {}}} CYCLES {}}
set a(0-2194) {NAME comp.m_output.put_bit#5:asn#11 TYPE ASSIGN PAR 0-2142 XREFS 4285 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2198 {}}} SUCCS {{259 0 0-2195 {}} {256 0 0-2198 {}}} CYCLES {}}
set a(0-2195) {NAME comp.m_output.put_bit#5:slc(comp.m_output.m_Mask) TYPE READSLICE PAR 0-2142 XREFS 4286 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2194 {}}} SUCCS {{259 0 0-2196 {}}} CYCLES {}}
set a(0-2196) {NAME comp.m_output.put_bit#5:exu#1 TYPE PADZEROES PAR 0-2142 XREFS 4287 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{259 0 0-2195 {}}} SUCCS {{259 0 0-2197 {}}} CYCLES {}}
set a(0-2197) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit#5:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2142 XREFS 4288 LOC {1 0.0 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2165 {}} {259 0 0-2196 {}}} SUCCS {{259 0 0-2198 {}}} CYCLES {}}
set a(0-2198) {NAME comp.m_output.put_bit#5:asn#12 TYPE ASSIGN PAR 0-2142 XREFS 4289 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-2147 {}} {772 0 0-2198 {}} {256 0 0-2149 {}} {256 0 0-2151 {}} {256 0 0-2153 {}} {256 0 0-2155 {}} {256 0 0-2157 {}} {256 0 0-2159 {}} {256 0 0-2161 {}} {256 0 0-2163 {}} {256 0 0-2166 {}} {256 0 0-2194 {}} {259 0 0-2197 {}}} SUCCS {{774 0 0-2149 {}} {774 0 0-2151 {}} {774 0 0-2153 {}} {774 0 0-2155 {}} {774 0 0-2157 {}} {774 0 0-2159 {}} {774 0 0-2161 {}} {774 0 0-2163 {}} {774 0 0-2166 {}} {774 0 0-2194 {}} {772 0 0-2198 {}}} CYCLES {}}
set a(0-2199) {NAME comp.put_bit_plus_pending#2:for:conc TYPE CONCATENATE PAR 0-2142 XREFS 4290 LOC {1 0.0681000002724 1 0.9309999997239999 1 0.9309999997239999 2 0.9309999997239999} PREDS {{258 0 0-2182 {}}} SUCCS {{258 0 0-2202 {}}} CYCLES {}}
set a(0-2200) {NAME comp.put_bit_plus_pending#2:for:not#1 TYPE NOT PAR 0-2142 XREFS 4291 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 2 0.9309999997239999} PREDS {} SUCCS {{259 0 0-2201 {}}} CYCLES {}}
set a(0-2201) {NAME comp.put_bit_plus_pending#2:for:conc#1 TYPE CONCATENATE PAR 0-2142 XREFS 4292 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 2 0.9309999997239999} PREDS {{259 0 0-2200 {}}} SUCCS {{259 0 0-2202 {}}} CYCLES {}}
set a(0-2202) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(33,1,33,1,34) AREA_SCORE 33.00 QUANTITY 1 NAME comp.put_bit_plus_pending#2:for:acc#3 TYPE ACCU DELAY {2.30 ns} LIBRARY_DELAY {2.30 ns} PAR 0-2142 XREFS 4293 LOC {1 0.0681000002724 1 0.9309999997239999 1 0.9309999997239999 1 0.9999999699999998 2 0.9999999699999998} PREDS {{258 0 0-2199 {}} {259 0 0-2201 {}}} SUCCS {{259 0 0-2203 {}}} CYCLES {}}
set a(0-2203) {NAME comp.put_bit_plus_pending#2:for:slc#2 TYPE READSLICE PAR 0-2142 XREFS 4294 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2202 {}}} SUCCS {{259 0 0-2204 {}}} CYCLES {}}
set a(0-2204) {NAME comp.put_bit_plus_pending#2:for:slc TYPE READSLICE PAR 0-2142 XREFS 4295 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2203 {}}} SUCCS {{259 0 0-2205 {}}} CYCLES {}}
set a(0-2205) {NAME comp.put_bit_plus_pending#2:for:not TYPE NOT PAR 0-2142 XREFS 4296 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2204 {}}} SUCCS {{259 0 0-2206 {}}} CYCLES {}}
set a(0-2206) {NAME comp.put_bit_plus_pending#2:for:asn#3 TYPE ASSIGN PAR 0-2142 XREFS 4297 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-2147 {}} {772 0 0-2206 {}} {256 0 0-2146 {}} {259 0 0-2205 {}}} SUCCS {{774 0 0-2146 {}} {772 0 0-2206 {}}} CYCLES {}}
set a(0-2142) {CHI {0-2143 0-2144 0-2145 0-2146 0-2147 0-2148 0-2149 0-2150 0-2151 0-2152 0-2153 0-2154 0-2155 0-2156 0-2157 0-2158 0-2159 0-2160 0-2161 0-2162 0-2163 0-2164 0-2165 0-2166 0-2167 0-2168 0-2169 0-2170 0-2171 0-2172 0-2173 0-2174 0-2175 0-2176 0-2177 0-2178 0-2179 0-2180 0-2181 0-2182 0-2183 0-2184 0-2185 0-2186 0-2187 0-2188 0-2189 0-2190 0-2191 0-2192 0-2193 0-2194 0-2195 0-2196 0-2197 0-2198 0-2199 0-2200 0-2201 0-2202 0-2203 0-2204 0-2205 0-2206} ITERATIONS ? RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 2 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2 NAME comp.put_bit_plus_pending#2:for TYPE LOOP DELAY {125.00 ns} PAR 0-801 XREFS 4298 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{130 0 0-2092 {}} {130 0 0-2116 {}} {130 0 0-2117 {}} {130 0 0-2118 {}} {130 0 0-2119 {}} {130 0 0-2120 {}} {130 0 0-2121 {}} {130 0 0-2111 {}} {130 0 0-2112 {}} {130 0 0-2113 {}} {130 0 0-2114 {}} {130 0 0-2088 {}} {130 0 0-2090 {}} {130 0 0-2091 {}} {130 0 0-2093 {}} {130 0 0-2094 {}} {130 0 0-2095 {}} {130 0 0-2096 {}} {130 0 0-2097 {}} {130 0 0-2098 {}} {130 0 0-2099 {}} {130 0 0-2100 {}} {130 0 0-2101 {}} {130 0 0-2102 {}} {130 0 0-2103 {}} {130 0 0-2104 {}} {130 0 0-2105 {}} {130 0 0-2106 {}} {130 0 0-2107 {}} {130 0 0-2108 {}} {130 0 0-2109 {}} {130 0 0-2122 {}} {130 0 0-2123 {}} {130 0 0-2124 {}} {130 0 0-2125 {}} {130 0 0-2127 {}} {130 0 0-2128 {}} {130 0 0-2129 {}} {130 0 0-2131 {}} {130 0 0-2132 {}} {130 0 0-2133 {}} {130 0 0-2134 {}} {130 0 0-2137 {}} {130 0 0-2138 {}} {130 0 0-2139 {}} {130 0 0-2140 {}} {258 0 0-2089 {}} {258 0 0-2136 {}} {258 0 0-2135 {}} {258 0 0-2130 {}} {258 0 0-2126 {}} {130 0 0-1622 {}} {259 0 0-2141 {}}} SUCCS {{772 0 0-2126 {}} {772 0 0-2130 {}} {772 0 0-2135 {}} {772 0 0-2136 {}} {772 0 0-2141 {}} {131 0 0-2321 {}} {130 0 0-2322 {}} {130 0 0-2323 {}} {130 0 0-2324 {}} {258 0 0-4372 {}} {256 0 0-4376 {}}} CYCLES {}}
set a(0-2207) {NAME comp.m_output.put_bit#6:if:asn TYPE ASSIGN PAR 0-801 XREFS 4299 LOC {3 0.999999988 4 0.8025688592102754 4 0.8025688592102754 4 0.8025688592102754} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{258 0 0-2209 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2208) {NAME comp.m_output.put_bit#6:if:asn#1 TYPE ASSIGN PAR 0-801 XREFS 4300 LOC {3 0.999999988 4 0.8025688592102754 4 0.8025688592102754 4 0.8025688592102754} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2209 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2209) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_or(8,2) AREA_SCORE 8.00 QUANTITY 1 NAME comp.m_output.put_bit#6:if:or TYPE OR DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-801 XREFS 4301 LOC {4 0.0 4 0.8025688592102754 4 0.8025688592102754 4 0.8214688292858753 4 0.8214688292858753} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2207 {}} {259 0 0-2208 {}}} SUCCS {{258 0 0-2235 {}} {258 0 0-2239 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2210) {NAME comp.m_output.put_bit#6:asn TYPE ASSIGN PAR 0-801 XREFS 4302 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2211 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2211) {NAME comp.m_output.put_bit#6:slc(comp.m_output.m_Mask#1)#1 TYPE READSLICE PAR 0-801 XREFS 4303 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2210 {}}} SUCCS {{258 0 0-2224 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2212) {NAME comp.m_output.put_bit#6:asn#1 TYPE ASSIGN PAR 0-801 XREFS 4304 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2213 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2213) {NAME comp.m_output.put_bit#6:slc(comp.m_output.m_Mask#1)#2 TYPE READSLICE PAR 0-801 XREFS 4305 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2212 {}}} SUCCS {{258 0 0-2224 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2214) {NAME comp.m_output.put_bit#6:asn#2 TYPE ASSIGN PAR 0-801 XREFS 4306 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2215 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2215) {NAME comp.m_output.put_bit#6:slc(comp.m_output.m_Mask#1)#3 TYPE READSLICE PAR 0-801 XREFS 4307 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2214 {}}} SUCCS {{258 0 0-2224 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2216) {NAME comp.m_output.put_bit#6:asn#3 TYPE ASSIGN PAR 0-801 XREFS 4308 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2217 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2217) {NAME comp.m_output.put_bit#6:slc(comp.m_output.m_Mask#1)#4 TYPE READSLICE PAR 0-801 XREFS 4309 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2216 {}}} SUCCS {{258 0 0-2224 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2218) {NAME comp.m_output.put_bit#6:asn#4 TYPE ASSIGN PAR 0-801 XREFS 4310 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2219 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2219) {NAME comp.m_output.put_bit#6:slc(comp.m_output.m_Mask#1)#5 TYPE READSLICE PAR 0-801 XREFS 4311 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2218 {}}} SUCCS {{258 0 0-2224 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2220) {NAME comp.m_output.put_bit#6:asn#5 TYPE ASSIGN PAR 0-801 XREFS 4312 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2221 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2221) {NAME comp.m_output.put_bit#6:slc(comp.m_output.m_Mask#1)#6 TYPE READSLICE PAR 0-801 XREFS 4313 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2220 {}}} SUCCS {{258 0 0-2224 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2222) {NAME comp.m_output.put_bit#6:asn#6 TYPE ASSIGN PAR 0-801 XREFS 4314 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2223 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2223) {NAME comp.m_output.put_bit#6:slc(comp.m_output.m_Mask#1)#7 TYPE READSLICE PAR 0-801 XREFS 4315 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2222 {}}} SUCCS {{259 0 0-2224 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2224) {NAME comp.m_output.put_bit#6:or TYPE OR PAR 0-801 XREFS 4316 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2221 {}} {258 0 0-2219 {}} {258 0 0-2217 {}} {258 0 0-2215 {}} {258 0 0-2213 {}} {258 0 0-2211 {}} {259 0 0-2223 {}}} SUCCS {{258 0 0-2238 {}} {258 0 0-2244 {}} {258 0 0-2247 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2225) {NAME comp.m_output.put_bit#6:asn#7 TYPE ASSIGN PAR 0-801 XREFS 4317 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.7623688590494755} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2226 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2226) {NAME comp.m_output.put_bit#6:slc(comp.m_output.m_Mask#1) TYPE READSLICE PAR 0-801 XREFS 4318 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.7623688590494755} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2225 {}}} SUCCS {{259 0 0-2227 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2227) {NAME comp.m_output.put_bit#6:sel#1 TYPE SELECT PAR 0-801 XREFS 4319 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.7623688590494755} PREDS {{130 0 0-2092 {}} {259 0 0-2226 {}}} SUCCS {{146 0 0-2228 {}} {146 0 0-2229 {}} {146 0 0-2230 {}} {146 0 0-2231 {}} {130 0 0-2232 {}}} CYCLES {}}
set a(0-2228) {NAME comp.m_output.putByte#6:if:asn TYPE ASSIGN PAR 0-801 XREFS 4320 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.7623688590494755} PREDS {{146 0 0-2227 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2229 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2229) {NAME comp.m_output.putByte#6:if:slc(comp.m_output.index_range)#1 TYPE READSLICE PAR 0-801 XREFS 4321 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.7623688590494755} PREDS {{146 0 0-2227 {}} {130 0 0-1622 {}} {259 0 0-2228 {}}} SUCCS {{259 0 0-2230 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2230) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(22,0,8,1,23) AREA_SCORE 22.00 QUANTITY 2 NAME comp.m_output.putByte#6:if:acc#2 TYPE ACCU DELAY {1.97 ns} LIBRARY_DELAY {1.97 ns} PAR 0-801 XREFS 4322 LOC {4 0.0 4 0.7623688590494755 4 0.7623688590494755 4 0.8214688292858754 4 0.8214688292858754} PREDS {{146 0 0-2227 {}} {130 0 0-1622 {}} {259 0 0-2229 {}}} SUCCS {{259 0 0-2231 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2231) {NAME comp.m_output.putByte#6:slc TYPE READSLICE PAR 0-801 XREFS 4323 LOC {4 0.059100000236400003 4 0.8214688592858754 4 0.8214688592858754 4 0.8214688592858754} PREDS {{146 0 0-2227 {}} {130 0 0-1622 {}} {259 0 0-2230 {}}} SUCCS {{259 0 0-2232 {}} {258 0 0-2248 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2232) {NAME comp.m_output.putByte#6:sel TYPE SELECT PAR 0-801 XREFS 4324 LOC {4 0.059100000236400003 4 0.8214688592858754 4 0.8214688592858754 4 0.8214688592858754} PREDS {{130 0 0-2227 {}} {259 0 0-2231 {}}} SUCCS {{146 0 0-2233 {}} {146 0 0-2234 {}} {130 0 0-2235 {}} {146 0 0-2236 {}} {146 0 0-2237 {}}} CYCLES {}}
set a(0-2233) {NAME comp.m_output.putByte#6:if:asn#2 TYPE ASSIGN PAR 0-801 XREFS 4325 LOC {4 0.059100000236400003 4 0.8214688592858754 4 0.8214688592858754 4 0.8214688592858754} PREDS {{146 0 0-2232 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2234 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2234) {NAME comp.m_output.putByte#6:if:slc(comp.m_output.index_range) TYPE READSLICE PAR 0-801 XREFS 4326 LOC {4 0.059100000236400003 4 0.8214688592858754 4 0.8214688592858754 4 0.8214688592858754} PREDS {{146 0 0-2232 {}} {130 0 0-1622 {}} {259 0 0-2233 {}}} SUCCS {{259 0 0-2235 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2235) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME comp.m_output.putByte#6:if:write_mem(Src:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-801 XREFS 4327 LOC {4 1.0 4 1.0 4 1.0 5 0.0029999700119998805 5 0.0029999700119998805} PREDS {{130 0 0-2232 {}} {774 0 0-4376 {}} {256 0 0-830 {}} {256 0 0-956 {}} {130 0 0-1622 {}} {258 0 0-2209 {}} {259 0 0-2234 {}}} SUCCS {{130 0 0-2257 {}} {256 0 0-4376 {}}} CYCLES {}}
set a(0-2236) {NAME comp.m_output.putByte#6:if:asn#3 TYPE ASSIGN PAR 0-801 XREFS 4328 LOC {4 0.059100000236400003 4 0.9270999877084 4 0.9270999877084 5 0.9270999877084} PREDS {{146 0 0-2232 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2237 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2237) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME comp.m_output.putByte#6:if:acc#1 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-801 XREFS 4329 LOC {4 0.059100000236400003 4 0.9270999877084 4 0.9270999877084 4 0.9951999579807999 5 0.9951999579807999} PREDS {{146 0 0-2232 {}} {130 0 0-1622 {}} {259 0 0-2236 {}}} SUCCS {{258 0 0-2249 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2238) {NAME comp.m_output.put_bit#6:exs TYPE SIGNEXTEND PAR 0-801 XREFS 4330 LOC {3 0.999999988 4 0.9810999879243999 4 0.9810999879243999 5 0.9810999879243999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2224 {}}} SUCCS {{259 0 0-2239 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2239) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_and(8,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit#6:and TYPE AND DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-801 XREFS 4331 LOC {4 0.018900000075600002 4 0.9810999879243999 4 0.9810999879243999 4 0.9999999579999997 5 0.9999999579999997} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2209 {}} {259 0 0-2238 {}}} SUCCS {{259 0 0-2240 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2240) {NAME comp.m_output.put_bit#6:asn#8 TYPE ASSIGN PAR 0-801 XREFS 4332 LOC {4 0.037800000151200004 4 0.999999988 4 0.999999988 5 0.999999988} PREDS {{130 0 0-2092 {}} {130 0 0-1622 {}} {772 0 0-2257 {}} {259 0 0-2239 {}}} SUCCS {{258 0 0-2257 {}}} CYCLES {}}
set a(0-2241) {NAME comp.m_output.put_bit#6:asn#9 TYPE ASSIGN PAR 0-801 XREFS 4333 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9951999879807999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{259 0 0-2242 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2242) {NAME comp.m_output.put_bit#6:slc(comp.m_output.m_Mask) TYPE READSLICE PAR 0-801 XREFS 4334 LOC {3 0.999999988 3 0.999999988 3 0.999999988 5 0.9951999879807999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2241 {}}} SUCCS {{259 0 0-2243 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2243) {NAME comp.m_output.put_bit#6:exu#9 TYPE PADZEROES PAR 0-801 XREFS 4335 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 5 0.9951999879807999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2242 {}}} SUCCS {{259 0 0-2244 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2244) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit#6:mux#1 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-801 XREFS 4336 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 5 0.9999999579999997} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2224 {}} {259 0 0-2243 {}}} SUCCS {{259 0 0-2245 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2245) {NAME comp.m_output.put_bit#6:asn#10 TYPE ASSIGN PAR 0-801 XREFS 4337 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 5 0.999999988} PREDS {{130 0 0-2092 {}} {130 0 0-1622 {}} {772 0 0-2257 {}} {259 0 0-2244 {}}} SUCCS {{258 0 0-2257 {}}} CYCLES {}}
set a(0-2246) {NAME comp.m_output.put_bit#6:asn#11 TYPE ASSIGN PAR 0-801 XREFS 4338 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 5 0.9951999879807999} PREDS {{146 0 0-2092 {}} {258 0 0-1622 {}}} SUCCS {{258 0 0-2249 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2247) {NAME not#278 TYPE NOT PAR 0-801 XREFS 4339 LOC {3 0.999999988 4 0.8214688592858754 4 0.8214688592858754 5 0.9951999879807999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2224 {}}} SUCCS {{259 0 0-2248 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2248) {NAME comp.m_output.put_bit#6:and#1 TYPE AND PAR 0-801 XREFS 4340 LOC {4 0.059100000236400003 4 0.8214688592858754 4 0.8214688592858754 5 0.9951999879807999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2231 {}} {258 0 0-802 {}} {259 0 0-2247 {}}} SUCCS {{259 0 0-2249 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2249) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME comp.m_output.put_bit#6:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-801 XREFS 4341 LOC {4 0.1272000005088 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 5 0.9999999579999997} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2246 {}} {258 0 0-2237 {}} {258 0 0-807 {}} {259 0 0-2248 {}}} SUCCS {{259 0 0-2250 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2250) {NAME comp.m_output.put_bit#6:asn#12 TYPE ASSIGN PAR 0-801 XREFS 4342 LOC {4 0.13200000052799998 4 0.999999988 4 0.999999988 5 0.999999988} PREDS {{130 0 0-2092 {}} {130 0 0-1622 {}} {772 0 0-2257 {}} {259 0 0-2249 {}}} SUCCS {{258 0 0-2257 {}}} CYCLES {}}
set a(0-2251) {NAME comp.put_bit_plus_pending#3:for:i:asn(comp.put_bit_plus_pending#3:for:i) TYPE ASSIGN PAR 0-801 XREFS 4343 LOC {3 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2092 {}} {130 0 0-1622 {}} {772 0 0-2257 {}}} SUCCS {{258 0 0-2257 {}}} CYCLES {}}
set a(0-2252) {NAME comp.put_bit_plus_pending#3:for:not#3 TYPE NOT PAR 0-801 XREFS 4344 LOC {4 0.0681000002724 4 0.9318999877276 4 0.9318999877276 5 0.9318999877276} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {258 0 0-2089 {}}} SUCCS {{259 0 0-2253 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2253) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,1,2,1,33) AREA_SCORE 32.00 QUANTITY 5 NAME comp.put_bit_plus_pending#3:for:acc#2 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-801 XREFS 4345 LOC {4 0.0681000002724 4 0.9318999877276 4 0.9318999877276 4 0.9999999579999999 5 0.9999999579999999} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2252 {}}} SUCCS {{259 0 0-2254 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2254) {NAME comp.put_bit_plus_pending#3:for:slc#1 TYPE READSLICE PAR 0-801 XREFS 4346 LOC {4 0.1362000005448 4 0.999999988 4 0.999999988 5 0.999999988} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2253 {}}} SUCCS {{259 0 0-2255 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2255) {NAME comp.put_bit_plus_pending#3:for:not#2 TYPE NOT PAR 0-801 XREFS 4347 LOC {4 0.1362000005448 4 0.999999988 4 0.999999988 5 0.999999988} PREDS {{146 0 0-2092 {}} {130 0 0-1622 {}} {259 0 0-2254 {}}} SUCCS {{259 0 0-2256 {}} {130 0 0-2257 {}}} CYCLES {}}
set a(0-2256) {NAME comp.put_bit_plus_pending#3:for:asn TYPE ASSIGN PAR 0-801 XREFS 4348 LOC {4 0.1362000005448 4 0.999999988 4 0.999999988 5 0.999999988} PREDS {{130 0 0-2092 {}} {130 0 0-1622 {}} {772 0 0-2257 {}} {259 0 0-2255 {}}} SUCCS {{259 0 0-2257 {}}} CYCLES {}}
set a(0-2258) {NAME comp.m_output.putByte#7:if:asn(comp.m_output.putByte#7:slc.svs) TYPE ASSIGN PAR 0-2257 XREFS 4349 LOC {0 0.999999988 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2309 {}}} CYCLES {}}
set a(0-2259) {NAME comp.m_output.index_range:asn(comp.m_output.index_range.lpi#7) TYPE ASSIGN PAR 0-2257 XREFS 4350 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-2311 {}}} SUCCS {{130 0 0-2262 {}} {256 0 0-2311 {}}} CYCLES {}}
set a(0-2260) {NAME comp.m_output.index_range:asn(comp.m_output.index_range.sva#8) TYPE ASSIGN PAR 0-2257 XREFS 4351 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2305 {}}} CYCLES {}}
set a(0-2261) {NAME comp.put_bit_plus_pending#3:for:asn#1 TYPE ASSIGN PAR 0-2257 XREFS 4352 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-2320 {}}} SUCCS {{259 0 0-2262 {}} {256 0 0-2320 {}}} CYCLES {}}
set a(0-2262) {NAME break(comp.put_bit_plus_pending#3:for) TYPE TERMINATE PAR 0-2257 XREFS 4353 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{130 0 0-2259 {}} {259 0 0-2261 {}}} SUCCS {{128 0 0-2289 {}} {128 0 0-2299 {}} {128 0 0-2304 {}} {128 0 0-2311 {}} {128 0 0-2312 {}} {128 0 0-2320 {}}} CYCLES {}}
set a(0-2263) {NAME comp.m_output.put_bit#7:asn TYPE ASSIGN PAR 0-2257 XREFS 4354 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2304 {}}} SUCCS {{259 0 0-2264 {}} {256 0 0-2304 {}}} CYCLES {}}
set a(0-2264) {NAME comp.m_output.put_bit#7:slc(comp.m_output.m_Mask)#9 TYPE READSLICE PAR 0-2257 XREFS 4355 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2263 {}}} SUCCS {{258 0 0-2277 {}}} CYCLES {}}
set a(0-2265) {NAME comp.m_output.put_bit#7:asn#1 TYPE ASSIGN PAR 0-2257 XREFS 4356 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2304 {}}} SUCCS {{259 0 0-2266 {}} {256 0 0-2304 {}}} CYCLES {}}
set a(0-2266) {NAME comp.m_output.put_bit#7:slc(comp.m_output.m_Mask)#10 TYPE READSLICE PAR 0-2257 XREFS 4357 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2265 {}}} SUCCS {{258 0 0-2277 {}}} CYCLES {}}
set a(0-2267) {NAME comp.m_output.put_bit#7:asn#2 TYPE ASSIGN PAR 0-2257 XREFS 4358 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2304 {}}} SUCCS {{259 0 0-2268 {}} {256 0 0-2304 {}}} CYCLES {}}
set a(0-2268) {NAME comp.m_output.put_bit#7:slc(comp.m_output.m_Mask)#11 TYPE READSLICE PAR 0-2257 XREFS 4359 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2267 {}}} SUCCS {{258 0 0-2277 {}}} CYCLES {}}
set a(0-2269) {NAME comp.m_output.put_bit#7:asn#3 TYPE ASSIGN PAR 0-2257 XREFS 4360 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2304 {}}} SUCCS {{259 0 0-2270 {}} {256 0 0-2304 {}}} CYCLES {}}
set a(0-2270) {NAME comp.m_output.put_bit#7:slc(comp.m_output.m_Mask)#12 TYPE READSLICE PAR 0-2257 XREFS 4361 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2269 {}}} SUCCS {{258 0 0-2277 {}}} CYCLES {}}
set a(0-2271) {NAME comp.m_output.put_bit#7:asn#4 TYPE ASSIGN PAR 0-2257 XREFS 4362 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2304 {}}} SUCCS {{259 0 0-2272 {}} {256 0 0-2304 {}}} CYCLES {}}
set a(0-2272) {NAME comp.m_output.put_bit#7:slc(comp.m_output.m_Mask)#13 TYPE READSLICE PAR 0-2257 XREFS 4363 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2271 {}}} SUCCS {{258 0 0-2277 {}}} CYCLES {}}
set a(0-2273) {NAME comp.m_output.put_bit#7:asn#5 TYPE ASSIGN PAR 0-2257 XREFS 4364 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2304 {}}} SUCCS {{259 0 0-2274 {}} {256 0 0-2304 {}}} CYCLES {}}
set a(0-2274) {NAME comp.m_output.put_bit#7:slc(comp.m_output.m_Mask)#14 TYPE READSLICE PAR 0-2257 XREFS 4365 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2273 {}}} SUCCS {{258 0 0-2277 {}}} CYCLES {}}
set a(0-2275) {NAME comp.m_output.put_bit#7:asn#6 TYPE ASSIGN PAR 0-2257 XREFS 4366 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2304 {}}} SUCCS {{259 0 0-2276 {}} {256 0 0-2304 {}}} CYCLES {}}
set a(0-2276) {NAME comp.m_output.put_bit#7:slc(comp.m_output.m_Mask)#15 TYPE READSLICE PAR 0-2257 XREFS 4367 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2275 {}}} SUCCS {{259 0 0-2277 {}}} CYCLES {}}
set a(0-2277) {NAME comp.m_output.put_bit#7:or TYPE OR PAR 0-2257 XREFS 4368 LOC {1 0.0 1 0.0 1 0.0 2 0.9810999879243999} PREDS {{258 0 0-2274 {}} {258 0 0-2272 {}} {258 0 0-2270 {}} {258 0 0-2268 {}} {258 0 0-2266 {}} {258 0 0-2264 {}} {259 0 0-2276 {}}} SUCCS {{258 0 0-2297 {}} {258 0 0-2303 {}} {258 0 0-2308 {}}} CYCLES {}}
set a(0-2278) {NAME comp.m_output.put_bit#7:asn#7 TYPE ASSIGN PAR 0-2257 XREFS 4369 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{774 0 0-2304 {}}} SUCCS {{259 0 0-2279 {}} {256 0 0-2304 {}}} CYCLES {}}
set a(0-2279) {NAME comp.m_output.put_bit#7:slc(comp.m_output.m_Mask)#16 TYPE READSLICE PAR 0-2257 XREFS 4370 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{259 0 0-2278 {}}} SUCCS {{259 0 0-2280 {}}} CYCLES {}}
set a(0-2280) {NAME comp.m_output.put_bit#7:sel#1 TYPE SELECT PAR 0-2257 XREFS 4371 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{259 0 0-2279 {}}} SUCCS {{146 0 0-2281 {}} {146 0 0-2282 {}} {146 0 0-2283 {}} {146 0 0-2284 {}} {130 0 0-2285 {}}} CYCLES {}}
set a(0-2281) {NAME comp.m_output.putByte#7:if:asn TYPE ASSIGN PAR 0-2257 XREFS 4372 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{146 0 0-2280 {}} {774 0 0-2311 {}}} SUCCS {{259 0 0-2282 {}} {256 0 0-2311 {}}} CYCLES {}}
set a(0-2282) {NAME comp.m_output.putByte#7:if:slc(comp.m_output.index_range)#1 TYPE READSLICE PAR 0-2257 XREFS 4373 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7623688590494755} PREDS {{146 0 0-2280 {}} {259 0 0-2281 {}}} SUCCS {{259 0 0-2283 {}}} CYCLES {}}
set a(0-2283) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(22,0,8,1,23) AREA_SCORE 22.00 QUANTITY 2 NAME comp.m_output.putByte#7:if:acc#2 TYPE ACCU DELAY {1.97 ns} LIBRARY_DELAY {1.97 ns} PAR 0-2257 XREFS 4374 LOC {1 0.0 1 0.7623688590494755 1 0.7623688590494755 1 0.8214688292858754 1 0.8214688292858754} PREDS {{146 0 0-2280 {}} {259 0 0-2282 {}}} SUCCS {{259 0 0-2284 {}}} CYCLES {}}
set a(0-2284) {NAME comp.m_output.putByte#7:slc TYPE READSLICE PAR 0-2257 XREFS 4375 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-2280 {}} {259 0 0-2283 {}}} SUCCS {{259 0 0-2285 {}} {258 0 0-2309 {}}} CYCLES {}}
set a(0-2285) {NAME comp.m_output.putByte#7:sel TYPE SELECT PAR 0-2257 XREFS 4376 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{130 0 0-2280 {}} {259 0 0-2284 {}}} SUCCS {{146 0 0-2286 {}} {146 0 0-2287 {}} {146 0 0-2288 {}} {130 0 0-2289 {}} {146 0 0-2290 {}} {146 0 0-2291 {}} {146 0 0-2292 {}} {146 0 0-2293 {}}} CYCLES {}}
set a(0-2286) {NAME comp.m_output.putByte#7:if:asn#2 TYPE ASSIGN PAR 0-2257 XREFS 4377 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-2285 {}} {774 0 0-2299 {}}} SUCCS {{258 0 0-2289 {}} {256 0 0-2299 {}}} CYCLES {}}
set a(0-2287) {NAME comp.m_output.putByte#7:if:asn#3 TYPE ASSIGN PAR 0-2257 XREFS 4378 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-2285 {}} {774 0 0-2311 {}}} SUCCS {{259 0 0-2288 {}} {256 0 0-2311 {}}} CYCLES {}}
set a(0-2288) {NAME comp.m_output.putByte#7:if:slc(comp.m_output.index_range) TYPE READSLICE PAR 0-2257 XREFS 4379 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-2285 {}} {259 0 0-2287 {}}} SUCCS {{259 0 0-2289 {}}} CYCLES {}}
set a(0-2289) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME comp.m_output.putByte#7:if:write_mem(Src:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-2257 XREFS 4380 LOC {1 1.0 1 1.0 1 1.0 2 0.0029999700119998805 2 0.0029999700119998805} PREDS {{130 0 0-2285 {}} {128 0 0-2262 {}} {774 0 0-2289 {}} {258 0 0-2286 {}} {259 0 0-2288 {}}} SUCCS {{774 0 0-2289 {}}} CYCLES {}}
set a(0-2290) {NAME comp.m_output.index_range:asn#4 TYPE ASSIGN PAR 0-2257 XREFS 4381 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 2 0.9405999997623999} PREDS {{146 0 0-2285 {}} {774 0 0-2311 {}}} SUCCS {{259 0 0-2291 {}} {256 0 0-2311 {}}} CYCLES {}}
set a(0-2291) {NAME comp.m_output.index_range:slc(comp.m_output.index_range)#3 TYPE READSLICE PAR 0-2257 XREFS 4382 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 2 0.9405999997623999} PREDS {{146 0 0-2285 {}} {259 0 0-2290 {}}} SUCCS {{259 0 0-2292 {}}} CYCLES {}}
set a(0-2292) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,2,1,17) AREA_SCORE 17.00 QUANTITY 4 NAME comp.m_output.putByte#7:if:acc#1 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-2257 XREFS 4383 LOC {1 0.059100000236400003 1 0.9405999997623999 1 0.9405999997623999 1 0.9951999699807998 2 0.9951999699807998} PREDS {{146 0 0-2285 {}} {259 0 0-2291 {}}} SUCCS {{259 0 0-2293 {}}} CYCLES {}}
set a(0-2293) {NAME comp.m_output.putByte#7:if:conc TYPE CONCATENATE PAR 0-2257 XREFS 4384 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{146 0 0-2285 {}} {259 0 0-2292 {}}} SUCCS {{258 0 0-2305 {}}} CYCLES {}}
set a(0-2294) {NAME comp.put_bit_plus_pending#3:for:asn#2 TYPE ASSIGN PAR 0-2257 XREFS 4385 LOC {0 0.999999988 1 0.8628999994516 1 0.8628999994516 2 0.8628999994516} PREDS {{774 0 0-2312 {}}} SUCCS {{259 0 0-2295 {}} {256 0 0-2312 {}}} CYCLES {}}
set a(0-2295) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME comp.put_bit_plus_pending#3:for:acc#1 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-2257 XREFS 4386 LOC {1 0.0 1 0.8628999994516 1 0.8628999994516 1 0.9309999697239999 2 0.9309999697239999} PREDS {{259 0 0-2294 {}}} SUCCS {{258 0 0-2312 {}} {258 0 0-2313 {}}} CYCLES {}}
set a(0-2296) {NAME comp.m_output.put_bit#7:asn#8 TYPE ASSIGN PAR 0-2257 XREFS 4387 LOC {0 0.999999988 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{774 0 0-2299 {}}} SUCCS {{258 0 0-2298 {}} {256 0 0-2299 {}}} CYCLES {}}
set a(0-2297) {NAME comp.m_output.put_bit#7:exs TYPE SIGNEXTEND PAR 0-2257 XREFS 4388 LOC {1 0.0 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{258 0 0-2277 {}}} SUCCS {{259 0 0-2298 {}}} CYCLES {}}
set a(0-2298) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_and(8,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit#7:and TYPE AND DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-2257 XREFS 4389 LOC {1 0.0 1 0.9810999879243999 1 0.9810999879243999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2296 {}} {259 0 0-2297 {}}} SUCCS {{259 0 0-2299 {}}} CYCLES {}}
set a(0-2299) {NAME comp.m_output.put_bit#7:asn#9 TYPE ASSIGN PAR 0-2257 XREFS 4390 LOC {1 0.018900000075600002 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-2262 {}} {772 0 0-2299 {}} {256 0 0-2286 {}} {256 0 0-2296 {}} {259 0 0-2298 {}}} SUCCS {{774 0 0-2286 {}} {774 0 0-2296 {}} {772 0 0-2299 {}}} CYCLES {}}
set a(0-2300) {NAME comp.m_output.put_bit#7:asn#10 TYPE ASSIGN PAR 0-2257 XREFS 4391 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2304 {}}} SUCCS {{259 0 0-2301 {}} {256 0 0-2304 {}}} CYCLES {}}
set a(0-2301) {NAME comp.m_output.put_bit#7:slc(comp.m_output.m_Mask) TYPE READSLICE PAR 0-2257 XREFS 4392 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2300 {}}} SUCCS {{259 0 0-2302 {}}} CYCLES {}}
set a(0-2302) {NAME comp.m_output.put_bit#7:exu#1 TYPE PADZEROES PAR 0-2257 XREFS 4393 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{259 0 0-2301 {}}} SUCCS {{259 0 0-2303 {}}} CYCLES {}}
set a(0-2303) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 2 NAME comp.m_output.put_bit#7:mux#1 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2257 XREFS 4394 LOC {1 0.0 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2277 {}} {259 0 0-2302 {}}} SUCCS {{259 0 0-2304 {}}} CYCLES {}}
set a(0-2304) {NAME comp.m_output.put_bit#7:asn#11 TYPE ASSIGN PAR 0-2257 XREFS 4395 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-2262 {}} {772 0 0-2304 {}} {256 0 0-2263 {}} {256 0 0-2265 {}} {256 0 0-2267 {}} {256 0 0-2269 {}} {256 0 0-2271 {}} {256 0 0-2273 {}} {256 0 0-2275 {}} {256 0 0-2278 {}} {256 0 0-2300 {}} {259 0 0-2303 {}}} SUCCS {{774 0 0-2263 {}} {774 0 0-2265 {}} {774 0 0-2267 {}} {774 0 0-2269 {}} {774 0 0-2271 {}} {774 0 0-2273 {}} {774 0 0-2275 {}} {774 0 0-2278 {}} {774 0 0-2300 {}} {772 0 0-2304 {}}} CYCLES {}}
set a(0-2305) {NAME comp.m_output.put_bit#7:slc(comp.m_output.index_range.sva#8) TYPE READSLICE PAR 0-2257 XREFS 4396 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{258 0 0-2293 {}} {258 0 0-2260 {}}} SUCCS {{259 0 0-2306 {}}} CYCLES {}}
set a(0-2306) {NAME comp.m_output.put_bit#7:exu TYPE PADZEROES PAR 0-2257 XREFS 4397 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{259 0 0-2305 {}}} SUCCS {{258 0 0-2310 {}}} CYCLES {}}
set a(0-2307) {NAME comp.m_output.put_bit#7:asn#12 TYPE ASSIGN PAR 0-2257 XREFS 4398 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{774 0 0-2311 {}}} SUCCS {{258 0 0-2310 {}} {256 0 0-2311 {}}} CYCLES {}}
set a(0-2308) {NAME not#279 TYPE NOT PAR 0-2257 XREFS 4399 LOC {1 0.0 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {{258 0 0-2277 {}}} SUCCS {{259 0 0-2309 {}}} CYCLES {}}
set a(0-2309) {NAME comp.m_output.put_bit#7:and#1 TYPE AND PAR 0-2257 XREFS 4400 LOC {1 0.059100000236400003 1 0.8214688592858754 1 0.8214688592858754 2 0.9951999879807999} PREDS {{258 0 0-2284 {}} {258 0 0-2258 {}} {259 0 0-2308 {}}} SUCCS {{259 0 0-2310 {}}} CYCLES {}}
set a(0-2310) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME comp.m_output.put_bit#7:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2257 XREFS 4401 LOC {1 0.11369998845479995 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2307 {}} {258 0 0-2306 {}} {259 0 0-2309 {}}} SUCCS {{259 0 0-2311 {}}} CYCLES {}}
set a(0-2311) {NAME comp.m_output.put_bit#7:asn#13 TYPE ASSIGN PAR 0-2257 XREFS 4402 LOC {1 0.11849998847399995 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-2262 {}} {772 0 0-2311 {}} {256 0 0-2287 {}} {256 0 0-2290 {}} {256 0 0-2281 {}} {256 0 0-2259 {}} {256 0 0-2307 {}} {259 0 0-2310 {}}} SUCCS {{774 0 0-2259 {}} {774 0 0-2281 {}} {774 0 0-2287 {}} {774 0 0-2290 {}} {774 0 0-2307 {}} {772 0 0-2311 {}}} CYCLES {}}
set a(0-2312) {NAME comp.put_bit_plus_pending#3:for:asn(comp.put_bit_plus_pending#3:for:i.sva) TYPE ASSIGN PAR 0-2257 XREFS 4403 LOC {1 0.0681000002724 1 0.9309999997239999 1 0.9309999997239999 2 0.999999988} PREDS {{128 0 0-2262 {}} {772 0 0-2312 {}} {256 0 0-2294 {}} {258 0 0-2295 {}}} SUCCS {{774 0 0-2294 {}} {772 0 0-2312 {}}} CYCLES {}}
set a(0-2313) {NAME comp.put_bit_plus_pending#3:for:conc TYPE CONCATENATE PAR 0-2257 XREFS 4404 LOC {1 0.0681000002724 1 0.9309999997239999 1 0.9309999997239999 2 0.9309999997239999} PREDS {{258 0 0-2295 {}}} SUCCS {{258 0 0-2316 {}}} CYCLES {}}
set a(0-2314) {NAME comp.put_bit_plus_pending#3:for:not#1 TYPE NOT PAR 0-2257 XREFS 4405 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 2 0.9309999997239999} PREDS {} SUCCS {{259 0 0-2315 {}}} CYCLES {}}
set a(0-2315) {NAME comp.put_bit_plus_pending#3:for:conc#1 TYPE CONCATENATE PAR 0-2257 XREFS 4406 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 2 0.9309999997239999} PREDS {{259 0 0-2314 {}}} SUCCS {{259 0 0-2316 {}}} CYCLES {}}
set a(0-2316) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(33,1,33,1,34) AREA_SCORE 33.00 QUANTITY 1 NAME comp.put_bit_plus_pending#3:for:acc#3 TYPE ACCU DELAY {2.30 ns} LIBRARY_DELAY {2.30 ns} PAR 0-2257 XREFS 4407 LOC {1 0.0681000002724 1 0.9309999997239999 1 0.9309999997239999 1 0.9999999699999998 2 0.9999999699999998} PREDS {{258 0 0-2313 {}} {259 0 0-2315 {}}} SUCCS {{259 0 0-2317 {}}} CYCLES {}}
set a(0-2317) {NAME comp.put_bit_plus_pending#3:for:slc#2 TYPE READSLICE PAR 0-2257 XREFS 4408 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2316 {}}} SUCCS {{259 0 0-2318 {}}} CYCLES {}}
set a(0-2318) {NAME comp.put_bit_plus_pending#3:for:slc TYPE READSLICE PAR 0-2257 XREFS 4409 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2317 {}}} SUCCS {{259 0 0-2319 {}}} CYCLES {}}
set a(0-2319) {NAME comp.put_bit_plus_pending#3:for:not TYPE NOT PAR 0-2257 XREFS 4410 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2318 {}}} SUCCS {{259 0 0-2320 {}}} CYCLES {}}
set a(0-2320) {NAME comp.put_bit_plus_pending#3:for:asn#3 TYPE ASSIGN PAR 0-2257 XREFS 4411 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-2262 {}} {772 0 0-2320 {}} {256 0 0-2261 {}} {259 0 0-2319 {}}} SUCCS {{774 0 0-2261 {}} {772 0 0-2320 {}}} CYCLES {}}
set a(0-2257) {CHI {0-2258 0-2259 0-2260 0-2261 0-2262 0-2263 0-2264 0-2265 0-2266 0-2267 0-2268 0-2269 0-2270 0-2271 0-2272 0-2273 0-2274 0-2275 0-2276 0-2277 0-2278 0-2279 0-2280 0-2281 0-2282 0-2283 0-2284 0-2285 0-2286 0-2287 0-2288 0-2289 0-2290 0-2291 0-2292 0-2293 0-2294 0-2295 0-2296 0-2297 0-2298 0-2299 0-2300 0-2301 0-2302 0-2303 0-2304 0-2305 0-2306 0-2307 0-2308 0-2309 0-2310 0-2311 0-2312 0-2313 0-2314 0-2315 0-2316 0-2317 0-2318 0-2319 0-2320} ITERATIONS ? RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 2 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2 NAME comp.put_bit_plus_pending#3:for TYPE LOOP DELAY {125.00 ns} PAR 0-801 XREFS 4412 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{130 0 0-2092 {}} {130 0 0-2233 {}} {130 0 0-2234 {}} {130 0 0-2235 {}} {130 0 0-2236 {}} {130 0 0-2237 {}} {130 0 0-2228 {}} {130 0 0-2229 {}} {130 0 0-2230 {}} {130 0 0-2231 {}} {130 0 0-2088 {}} {130 0 0-2090 {}} {130 0 0-2091 {}} {130 0 0-2207 {}} {130 0 0-2208 {}} {130 0 0-2209 {}} {130 0 0-2210 {}} {130 0 0-2211 {}} {130 0 0-2212 {}} {130 0 0-2213 {}} {130 0 0-2214 {}} {130 0 0-2215 {}} {130 0 0-2216 {}} {130 0 0-2217 {}} {130 0 0-2218 {}} {130 0 0-2219 {}} {130 0 0-2220 {}} {130 0 0-2221 {}} {130 0 0-2222 {}} {130 0 0-2223 {}} {130 0 0-2224 {}} {130 0 0-2225 {}} {130 0 0-2226 {}} {130 0 0-2238 {}} {130 0 0-2239 {}} {130 0 0-2241 {}} {130 0 0-2242 {}} {130 0 0-2243 {}} {130 0 0-2244 {}} {130 0 0-2246 {}} {130 0 0-2247 {}} {130 0 0-2248 {}} {130 0 0-2249 {}} {130 0 0-2252 {}} {130 0 0-2253 {}} {130 0 0-2254 {}} {130 0 0-2255 {}} {258 0 0-2089 {}} {258 0 0-2251 {}} {258 0 0-2240 {}} {258 0 0-2245 {}} {258 0 0-2250 {}} {130 0 0-1622 {}} {259 0 0-2256 {}}} SUCCS {{772 0 0-2240 {}} {772 0 0-2245 {}} {772 0 0-2250 {}} {772 0 0-2251 {}} {772 0 0-2256 {}} {131 0 0-2321 {}} {130 0 0-2322 {}} {130 0 0-2323 {}} {130 0 0-2324 {}} {258 0 0-4372 {}} {256 0 0-4376 {}}} CYCLES {}}
set a(0-2321) {NAME copy_x#2:asn(trans_ond.image_copy#2:y) TYPE ASSIGN PAR 0-801 XREFS 4413 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{772 0 0-2324 {}} {131 0 0-2257 {}} {131 0 0-2142 {}}} SUCCS {{258 0 0-2324 {}}} CYCLES {}}
set a(0-2322) {NAME copy_x#2:asn(exit:copy_x#2)#1 TYPE ASSIGN PAR 0-801 XREFS 4414 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2142 {}} {130 0 0-2257 {}} {772 0 0-2324 {}}} SUCCS {{258 0 0-2324 {}}} CYCLES {}}
set a(0-2323) {NAME cmodel.reset#1:for:asn(cmodel.cumulative_frequency:vinit.ndx#1) TYPE ASSIGN PAR 0-801 XREFS 4415 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2142 {}} {130 0 0-2257 {}} {772 0 0-2324 {}}} SUCCS {{259 0 0-2324 {}}} CYCLES {}}
set a(0-2325) {NAME copy_x#2:asn(exit:copy_x#2.sva#1) TYPE ASSIGN PAR 0-2324 XREFS 4416 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2363 {}}} CYCLES {}}
set a(0-2326) {NAME trans_ond.image_copy#2:y:asn(trans_ond.image_copy#2:y#1.sva#1) TYPE ASSIGN PAR 0-2324 XREFS 4417 LOC {0 0.999999988 1 0.9513999998056 1 0.9513999998056 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2436 {}}} CYCLES {}}
set a(0-2327) {NAME copy_x#2:asn TYPE ASSIGN PAR 0-2324 XREFS 4418 LOC {0 0.999999988 0 0.999999988 0 0.999999988 0 0.999999988} PREDS {{774 0 0-2441 {}}} SUCCS {{259 0 0-2328 {}} {130 0 0-2330 {}} {130 0 0-2433 {}} {256 0 0-2441 {}}} CYCLES {}}
set a(0-2328) {NAME copy_x#2:select TYPE SELECT PAR 0-2324 XREFS 4419 LOC {0 0.999999988 0 0.999999988 0 0.999999988 0 0.999999988} PREDS {{259 0 0-2327 {}}} SUCCS {{131 0 0-2329 {}} {130 0 0-2330 {}} {146 0 0-2354 {}} {146 0 0-2355 {}} {146 0 0-2356 {}} {146 0 0-2357 {}} {146 0 0-2358 {}} {146 0 0-2359 {}} {146 0 0-2360 {}}} CYCLES {}}
set a(0-2329) {NAME copy_y#2:asn(trans_ond.image_copy#2:x) TYPE ASSIGN PAR 0-2324 XREFS 4420 LOC {0 0.999999988 0 0.999999988 0 0.999999988 0 0.999999988} PREDS {{772 0 0-2330 {}} {131 0 0-2328 {}}} SUCCS {{259 0 0-2330 {}}} CYCLES {}}
set a(0-2331) {NAME copy_y#2:asn TYPE ASSIGN PAR 0-2330 XREFS 4421 LOC {0 0.999999988 1 0.765393747061575 1 0.765393747061575 1 0.765393747061575} PREDS {} SUCCS {{258 0 0-2334 {}} {130 0 0-2352 {}}} CYCLES {}}
set a(0-2332) {NAME trans_ond.image_copy#2:x:asn TYPE ASSIGN PAR 0-2330 XREFS 4422 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.765393747061575} PREDS {{774 0 0-2353 {}}} SUCCS {{259 0 0-2333 {}} {130 0 0-2352 {}} {256 0 0-2353 {}}} CYCLES {}}
set a(0-2333) {NAME trans_ond.image_copy#2:x:slc(trans_ond.image_copy#2:x)#4 TYPE READSLICE PAR 0-2330 XREFS 4423 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.765393747061575} PREDS {{259 0 0-2332 {}}} SUCCS {{259 0 0-2334 {}} {130 0 0-2352 {}}} CYCLES {}}
set a(0-2334) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME copy_y#2:acc#7 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-2330 XREFS 4424 LOC {1 0.0 1 0.765393747061575 1 0.765393747061575 1 0.8118937172475749 1 0.8118937172475749} PREDS {{258 0 0-2331 {}} {259 0 0-2333 {}}} SUCCS {{258 0 0-2337 {}} {130 0 0-2352 {}}} CYCLES {}}
set a(0-2335) {NAME copy_y#2:asn#1 TYPE ASSIGN PAR 0-2330 XREFS 4425 LOC {0 0.999999988 1 0.8118937352475749 1 0.8118937352475749 1 0.8118937352475749} PREDS {} SUCCS {{259 0 0-2336 {}} {130 0 0-2352 {}}} CYCLES {}}
set a(0-2336) {NAME copy_y#2:conc#3 TYPE CONCATENATE PAR 0-2330 XREFS 4426 LOC {0 0.999999988 1 0.8118937352475749 1 0.8118937352475749 1 0.8118937352475749} PREDS {{259 0 0-2335 {}}} SUCCS {{259 0 0-2337 {}} {130 0 0-2352 {}}} CYCLES {}}
set a(0-2337) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME copy_y#2:acc#6 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-2330 XREFS 4427 LOC {1 0.04649998818599996 1 0.8118937352475749 1 0.8118937352475749 1 0.8601937054407748 1 0.8601937054407748} PREDS {{258 0 0-2334 {}} {259 0 0-2336 {}}} SUCCS {{258 0 0-2340 {}} {258 0 0-2344 {}} {130 0 0-2352 {}}} CYCLES {}}
set a(0-2338) {NAME trans_ond.image_copy#2:x:asn#1 TYPE ASSIGN PAR 0-2330 XREFS 4428 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8601937234407748} PREDS {{774 0 0-2353 {}}} SUCCS {{259 0 0-2339 {}} {130 0 0-2352 {}} {256 0 0-2353 {}}} CYCLES {}}
set a(0-2339) {NAME trans_ond.image_copy#2:x:slc(trans_ond.image_copy#2:x)#2 TYPE READSLICE PAR 0-2330 XREFS 4429 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8601937234407748} PREDS {{259 0 0-2338 {}}} SUCCS {{259 0 0-2340 {}} {130 0 0-2352 {}}} CYCLES {}}
set a(0-2340) {NAME copy_y#2:conc#1 TYPE CONCATENATE PAR 0-2330 XREFS 4430 LOC {1 0.0947999763791999 1 0.8601937234407748 1 0.8601937234407748 1 0.8601937234407748} PREDS {{258 0 0-2337 {}} {259 0 0-2339 {}}} SUCCS {{259 0 0-2341 {}} {130 0 0-2352 {}}} CYCLES {}}
set a(0-2341) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y#2:read_mem(Src:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-2330 XREFS 4431 LOC {1 1.0 1 1.0 1 1.0 2 0.07379997029519988 2 0.07379997029519988} PREDS {{259 0 0-2340 {}}} SUCCS {{258 0 0-2345 {}} {130 0 0-2352 {}}} CYCLES {}}
set a(0-2342) {NAME trans_ond.image_copy#2:x:asn#2 TYPE ASSIGN PAR 0-2330 XREFS 4432 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.8214688592858754} PREDS {{774 0 0-2353 {}}} SUCCS {{259 0 0-2343 {}} {130 0 0-2352 {}} {256 0 0-2353 {}}} CYCLES {}}
set a(0-2343) {NAME trans_ond.image_copy#2:x:slc(trans_ond.image_copy#2:x)#1 TYPE READSLICE PAR 0-2330 XREFS 4433 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.8214688592858754} PREDS {{259 0 0-2342 {}}} SUCCS {{259 0 0-2344 {}} {130 0 0-2352 {}}} CYCLES {}}
set a(0-2344) {NAME copy_y#2:conc TYPE CONCATENATE PAR 0-2330 XREFS 4434 LOC {1 0.0947999763791999 2 0.8214688592858754 2 0.8214688592858754 2 0.8214688592858754} PREDS {{258 0 0-2337 {}} {259 0 0-2343 {}}} SUCCS {{259 0 0-2345 {}} {130 0 0-2352 {}}} CYCLES {}}
set a(0-2345) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y#2:write_mem(Comp:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-2330 XREFS 4435 LOC {2 1.0 2 1.0 2 1.0 3 0.0029999700119998805 3 0.0029999700119998805} PREDS {{774 0 0-2345 {}} {258 0 0-2341 {}} {259 0 0-2344 {}}} SUCCS {{774 0 0-2345 {}} {130 0 0-2352 {}}} CYCLES {}}
set a(0-2346) {NAME copy_y#2:asn#2 TYPE ASSIGN PAR 0-2330 XREFS 4436 LOC {0 0.999999988 1 0.9096999876388 1 0.9096999876388 3 0.9096999876388} PREDS {{774 0 0-2353 {}}} SUCCS {{259 0 0-2347 {}} {130 0 0-2352 {}} {256 0 0-2353 {}}} CYCLES {}}
set a(0-2347) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 2 NAME copy_y#2:acc#5 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-2330 XREFS 4437 LOC {1 0.0 1 0.9096999876388 1 0.9096999876388 1 0.9570999578283998 3 0.9570999578283998} PREDS {{259 0 0-2346 {}}} SUCCS {{259 0 0-2348 {}} {130 0 0-2352 {}} {258 0 0-2353 {}}} CYCLES {}}
set a(0-2348) {NAME trans_ond.image_copy#2:x:slc(trans_ond.image_copy#2:x)#3 TYPE READSLICE PAR 0-2330 XREFS 4438 LOC {1 0.0474000001896 1 0.9570999878283999 1 0.9570999878283999 3 0.9570999878283999} PREDS {{259 0 0-2347 {}}} SUCCS {{259 0 0-2349 {}} {130 0 0-2352 {}}} CYCLES {}}
set a(0-2349) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(4,0,3,0,4) AREA_SCORE 4.00 QUANTITY 1 NAME copy_y#2:acc TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-2330 XREFS 4439 LOC {1 0.0474000001896 1 0.9570999878283999 1 0.9570999878283999 1 0.9999999579999997 3 0.9999999579999997} PREDS {{259 0 0-2348 {}}} SUCCS {{259 0 0-2350 {}} {130 0 0-2352 {}}} CYCLES {}}
set a(0-2350) {NAME copy_y#2:slc TYPE READSLICE PAR 0-2330 XREFS 4440 LOC {1 0.0903000003612 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{259 0 0-2349 {}}} SUCCS {{259 0 0-2351 {}} {130 0 0-2352 {}}} CYCLES {}}
set a(0-2351) {NAME copy_y#2:not TYPE NOT PAR 0-2330 XREFS 4441 LOC {1 0.0903000003612 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{259 0 0-2350 {}}} SUCCS {{259 0 0-2352 {}}} CYCLES {}}
set a(0-2352) {NAME break(copy_y#2) TYPE TERMINATE PAR 0-2330 XREFS 4442 LOC {3 0.003000000012 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-2331 {}} {130 0 0-2332 {}} {130 0 0-2333 {}} {130 0 0-2334 {}} {130 0 0-2335 {}} {130 0 0-2336 {}} {130 0 0-2337 {}} {130 0 0-2338 {}} {130 0 0-2339 {}} {130 0 0-2340 {}} {130 0 0-2341 {}} {130 0 0-2342 {}} {130 0 0-2343 {}} {130 0 0-2344 {}} {130 0 0-2345 {}} {130 0 0-2346 {}} {130 0 0-2347 {}} {130 0 0-2348 {}} {130 0 0-2349 {}} {130 0 0-2350 {}} {259 0 0-2351 {}}} SUCCS {{129 0 0-2353 {}}} CYCLES {}}
set a(0-2353) {NAME copy_y#2:asn(trans_ond.image_copy#2:x#1.sva) TYPE ASSIGN PAR 0-2330 XREFS 4443 LOC {3 0.0 3 0.0 3 0.0 3 0.999999988} PREDS {{772 0 0-2353 {}} {256 0 0-2332 {}} {256 0 0-2338 {}} {256 0 0-2342 {}} {256 0 0-2346 {}} {258 0 0-2347 {}} {129 0 0-2352 {}}} SUCCS {{774 0 0-2332 {}} {774 0 0-2338 {}} {774 0 0-2342 {}} {774 0 0-2346 {}} {772 0 0-2353 {}}} CYCLES {}}
set a(0-2330) {CHI {0-2331 0-2332 0-2333 0-2334 0-2335 0-2336 0-2337 0-2338 0-2339 0-2340 0-2341 0-2342 0-2343 0-2344 0-2345 0-2346 0-2347 0-2348 0-2349 0-2350 0-2351 0-2352 0-2353} ITERATIONS 320 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 247680 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 960 TOTAL_CYCLES_IN 247680 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 247680 NAME copy_y#2 TYPE LOOP DELAY {10320041.67 ns} PAR 0-2324 XREFS 4444 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{130 0 0-2328 {}} {130 0 0-2327 {}} {774 0 0-2437 {}} {259 0 0-2329 {}}} SUCCS {{772 0 0-2329 {}} {131 0 0-2354 {}} {130 0 0-2355 {}} {130 0 0-2356 {}} {130 0 0-2357 {}} {130 0 0-2358 {}} {130 0 0-2359 {}} {130 0 0-2360 {}} {130 0 0-2361 {}} {130 0 0-2362 {}} {130 0 0-2363 {}} {130 0 0-2364 {}} {130 0 0-2365 {}} {130 0 0-2366 {}} {130 0 0-2367 {}} {130 0 0-2368 {}} {130 0 0-2369 {}} {130 0 0-2370 {}} {130 0 0-2371 {}} {130 0 0-2372 {}} {130 0 0-2373 {}} {130 0 0-2374 {}} {130 0 0-2375 {}} {130 0 0-2376 {}} {130 0 0-2377 {}} {130 0 0-2378 {}} {130 0 0-2379 {}} {130 0 0-2380 {}} {130 0 0-2381 {}} {130 0 0-2382 {}} {130 0 0-2383 {}} {130 0 0-2384 {}} {130 0 0-2385 {}} {130 0 0-2386 {}} {130 0 0-2387 {}} {130 0 0-2388 {}} {130 0 0-2389 {}} {130 0 0-2390 {}} {130 0 0-2391 {}} {130 0 0-2392 {}} {130 0 0-2393 {}} {130 0 0-2394 {}} {130 0 0-2395 {}} {130 0 0-2396 {}} {130 0 0-2397 {}} {130 0 0-2398 {}} {130 0 0-2399 {}} {130 0 0-2400 {}} {130 0 0-2401 {}} {130 0 0-2402 {}} {130 0 0-2403 {}} {130 0 0-2404 {}} {130 0 0-2405 {}} {130 0 0-2406 {}} {130 0 0-2407 {}} {130 0 0-2408 {}} {130 0 0-2409 {}} {130 0 0-2410 {}} {130 0 0-2411 {}} {130 0 0-2412 {}} {130 0 0-2413 {}} {130 0 0-2414 {}} {130 0 0-2415 {}} {130 0 0-2416 {}} {130 0 0-2417 {}} {130 0 0-2418 {}} {130 0 0-2419 {}} {130 0 0-2420 {}} {130 0 0-2421 {}} {130 0 0-2422 {}} {130 0 0-2423 {}} {130 0 0-2424 {}} {130 0 0-2425 {}} {130 0 0-2426 {}} {130 0 0-2427 {}} {130 0 0-2428 {}} {130 0 0-2429 {}} {130 0 0-2430 {}} {130 0 0-2431 {}} {130 0 0-2432 {}} {130 0 0-2433 {}} {256 0 0-2437 {}}} CYCLES {}}
set a(0-2354) {NAME copy_x#2:asn#1 TYPE ASSIGN PAR 0-2324 XREFS 4445 LOC {0 0.999999988 1 0.9049000116196 1 0.9049000116196 2 0.9049000116196} PREDS {{146 0 0-2328 {}} {774 0 0-2437 {}} {131 0 0-2330 {}}} SUCCS {{259 0 0-2355 {}} {130 0 0-2433 {}} {256 0 0-2437 {}}} CYCLES {}}
set a(0-2355) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME copy_x#2:acc#1 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-2324 XREFS 4446 LOC {1 0.0 1 0.9049000116196 1 0.9049000116196 1 0.9513999818055998 2 0.9513999818055998} PREDS {{146 0 0-2328 {}} {130 0 0-2330 {}} {259 0 0-2354 {}}} SUCCS {{259 0 0-2356 {}} {130 0 0-2433 {}} {258 0 0-2436 {}}} CYCLES {}}
set a(0-2356) {NAME trans_ond.image_copy#2:y:slc(trans_ond.image_copy#2:y)#1 TYPE READSLICE PAR 0-2324 XREFS 4447 LOC {1 0.04649998818599996 1 0.9513999998056 1 0.9513999998056 2 0.9513999998056} PREDS {{146 0 0-2328 {}} {130 0 0-2330 {}} {259 0 0-2355 {}}} SUCCS {{259 0 0-2357 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2357) {NAME copy_x#2:conc TYPE CONCATENATE PAR 0-2324 XREFS 4448 LOC {1 0.04649998818599996 1 0.9513999998056 1 0.9513999998056 2 0.9513999998056} PREDS {{146 0 0-2328 {}} {130 0 0-2330 {}} {259 0 0-2356 {}}} SUCCS {{259 0 0-2358 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2358) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(5,0,5,0,5) AREA_SCORE 5.00 QUANTITY 1 NAME copy_x#2:acc TYPE ACCU DELAY {1.46 ns} LIBRARY_DELAY {1.46 ns} PAR 0-2324 XREFS 4449 LOC {1 0.04649998818599996 1 0.9513999998056 1 0.9513999998056 1 0.9951999699807998 2 0.9951999699807998} PREDS {{146 0 0-2328 {}} {130 0 0-2330 {}} {259 0 0-2357 {}}} SUCCS {{259 0 0-2359 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2359) {NAME copy_x#2:slc TYPE READSLICE PAR 0-2324 XREFS 4450 LOC {1 0.09029997636119991 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{146 0 0-2328 {}} {130 0 0-2330 {}} {259 0 0-2358 {}}} SUCCS {{259 0 0-2360 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2360) {NAME copy_x#2:not TYPE NOT PAR 0-2324 XREFS 4451 LOC {1 0.09029997636119991 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{146 0 0-2328 {}} {130 0 0-2330 {}} {259 0 0-2359 {}}} SUCCS {{258 0 0-2363 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2361) {NAME copy_x#2:asn#2 TYPE ASSIGN PAR 0-2324 XREFS 4452 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{130 0 0-2330 {}} {774 0 0-2441 {}}} SUCCS {{258 0 0-2363 {}} {130 0 0-2433 {}} {256 0 0-2441 {}}} CYCLES {}}
set a(0-2362) {NAME copy_x#2:asn#3 TYPE ASSIGN PAR 0-2324 XREFS 4453 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{130 0 0-2330 {}} {774 0 0-2441 {}}} SUCCS {{259 0 0-2363 {}} {130 0 0-2433 {}} {256 0 0-2441 {}}} CYCLES {}}
set a(0-2363) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#2:mux#3 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2324 XREFS 4454 LOC {1 0.09029997636119991 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{130 0 0-2330 {}} {258 0 0-2325 {}} {258 0 0-2360 {}} {258 0 0-2361 {}} {259 0 0-2362 {}}} SUCCS {{258 0 0-2432 {}} {130 0 0-2433 {}} {258 0 0-2441 {}}} CYCLES {}}
set a(0-2364) {NAME cmodel.reset#1:for:asn TYPE ASSIGN PAR 0-2324 XREFS 4455 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2365 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2365) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#15 TYPE READSLICE PAR 0-2324 XREFS 4456 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2364 {}}} SUCCS {{258 0 0-2410 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2366) {NAME cmodel.reset#1:for:asn#1 TYPE ASSIGN PAR 0-2324 XREFS 4457 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2367 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2367) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#13 TYPE READSLICE PAR 0-2324 XREFS 4458 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2366 {}}} SUCCS {{258 0 0-2371 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2368) {NAME cmodel.reset#1:for:asn#2 TYPE ASSIGN PAR 0-2324 XREFS 4459 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2369 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2369) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#14 TYPE READSLICE PAR 0-2324 XREFS 4460 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2368 {}}} SUCCS {{259 0 0-2370 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2370) {NAME cmodel.reset#1:for:not#6 TYPE NOT PAR 0-2324 XREFS 4461 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2369 {}}} SUCCS {{259 0 0-2371 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2371) {NAME and#13 TYPE AND PAR 0-2324 XREFS 4462 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {258 0 0-2367 {}} {259 0 0-2370 {}}} SUCCS {{258 0 0-2410 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2372) {NAME cmodel.reset#1:for:asn#3 TYPE ASSIGN PAR 0-2324 XREFS 4463 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2373 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2373) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#11 TYPE READSLICE PAR 0-2324 XREFS 4464 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2372 {}}} SUCCS {{258 0 0-2377 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2374) {NAME cmodel.reset#1:for:asn#4 TYPE ASSIGN PAR 0-2324 XREFS 4465 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2375 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2375) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#12 TYPE READSLICE PAR 0-2324 XREFS 4466 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2374 {}}} SUCCS {{259 0 0-2376 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2376) {NAME cmodel.reset#1:for:not#5 TYPE NOT PAR 0-2324 XREFS 4467 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2375 {}}} SUCCS {{259 0 0-2377 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2377) {NAME and#12 TYPE AND PAR 0-2324 XREFS 4468 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {258 0 0-2373 {}} {259 0 0-2376 {}}} SUCCS {{258 0 0-2410 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2378) {NAME cmodel.reset#1:for:asn#5 TYPE ASSIGN PAR 0-2324 XREFS 4469 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2379 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2379) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#9 TYPE READSLICE PAR 0-2324 XREFS 4470 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2378 {}}} SUCCS {{258 0 0-2383 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2380) {NAME cmodel.reset#1:for:asn#6 TYPE ASSIGN PAR 0-2324 XREFS 4471 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2381 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2381) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#10 TYPE READSLICE PAR 0-2324 XREFS 4472 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2380 {}}} SUCCS {{259 0 0-2382 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2382) {NAME cmodel.reset#1:for:not#4 TYPE NOT PAR 0-2324 XREFS 4473 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2381 {}}} SUCCS {{259 0 0-2383 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2383) {NAME and#11 TYPE AND PAR 0-2324 XREFS 4474 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {258 0 0-2379 {}} {259 0 0-2382 {}}} SUCCS {{258 0 0-2410 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2384) {NAME cmodel.reset#1:for:asn#7 TYPE ASSIGN PAR 0-2324 XREFS 4475 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2385 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2385) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#7 TYPE READSLICE PAR 0-2324 XREFS 4476 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2384 {}}} SUCCS {{258 0 0-2389 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2386) {NAME cmodel.reset#1:for:asn#8 TYPE ASSIGN PAR 0-2324 XREFS 4477 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2387 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2387) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#8 TYPE READSLICE PAR 0-2324 XREFS 4478 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2386 {}}} SUCCS {{259 0 0-2388 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2388) {NAME cmodel.reset#1:for:not#3 TYPE NOT PAR 0-2324 XREFS 4479 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2387 {}}} SUCCS {{259 0 0-2389 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2389) {NAME and#10 TYPE AND PAR 0-2324 XREFS 4480 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {258 0 0-2385 {}} {259 0 0-2388 {}}} SUCCS {{258 0 0-2410 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2390) {NAME cmodel.reset#1:for:asn#9 TYPE ASSIGN PAR 0-2324 XREFS 4481 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2391 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2391) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#5 TYPE READSLICE PAR 0-2324 XREFS 4482 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2390 {}}} SUCCS {{258 0 0-2395 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2392) {NAME cmodel.reset#1:for:asn#10 TYPE ASSIGN PAR 0-2324 XREFS 4483 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2393 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2393) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#6 TYPE READSLICE PAR 0-2324 XREFS 4484 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2392 {}}} SUCCS {{259 0 0-2394 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2394) {NAME cmodel.reset#1:for:not#2 TYPE NOT PAR 0-2324 XREFS 4485 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2393 {}}} SUCCS {{259 0 0-2395 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2395) {NAME and#9 TYPE AND PAR 0-2324 XREFS 4486 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {258 0 0-2391 {}} {259 0 0-2394 {}}} SUCCS {{258 0 0-2410 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2396) {NAME cmodel.reset#1:for:asn#11 TYPE ASSIGN PAR 0-2324 XREFS 4487 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2397 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2397) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#3 TYPE READSLICE PAR 0-2324 XREFS 4488 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2396 {}}} SUCCS {{258 0 0-2401 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2398) {NAME cmodel.reset#1:for:asn#12 TYPE ASSIGN PAR 0-2324 XREFS 4489 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2399 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2399) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#4 TYPE READSLICE PAR 0-2324 XREFS 4490 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2398 {}}} SUCCS {{259 0 0-2400 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2400) {NAME cmodel.reset#1:for:not#1 TYPE NOT PAR 0-2324 XREFS 4491 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2399 {}}} SUCCS {{259 0 0-2401 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2401) {NAME and#8 TYPE AND PAR 0-2324 XREFS 4492 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {258 0 0-2397 {}} {259 0 0-2400 {}}} SUCCS {{258 0 0-2410 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2402) {NAME cmodel.reset#1:for:asn#13 TYPE ASSIGN PAR 0-2324 XREFS 4493 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2403 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2403) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#1 TYPE READSLICE PAR 0-2324 XREFS 4494 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2402 {}}} SUCCS {{258 0 0-2407 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2404) {NAME cmodel.reset#1:for:asn#14 TYPE ASSIGN PAR 0-2324 XREFS 4495 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2405 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2405) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#2 TYPE READSLICE PAR 0-2324 XREFS 4496 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2404 {}}} SUCCS {{259 0 0-2406 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2406) {NAME cmodel.reset#1:for:not TYPE NOT PAR 0-2324 XREFS 4497 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2405 {}}} SUCCS {{259 0 0-2407 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2407) {NAME and#7 TYPE AND PAR 0-2324 XREFS 4498 LOC {1 0.0 1 0.0 1 0.0 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {258 0 0-2403 {}} {259 0 0-2406 {}}} SUCCS {{258 0 0-2410 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2408) {NAME cmodel.reset#1:for:asn#15 TYPE ASSIGN PAR 0-2324 XREFS 4499 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2409 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2409) {NAME slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp) TYPE READSLICE PAR 0-2324 XREFS 4500 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {259 0 0-2408 {}}} SUCCS {{259 0 0-2410 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2410) {NAME cmodel.reset#1:for:conc TYPE CONCATENATE PAR 0-2324 XREFS 4501 LOC {1 0.0 1 0.9003999876015999 1 0.9003999876015999 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {258 0 0-2407 {}} {258 0 0-2401 {}} {258 0 0-2395 {}} {258 0 0-2389 {}} {258 0 0-2383 {}} {258 0 0-2377 {}} {258 0 0-2371 {}} {258 0 0-2365 {}} {259 0 0-2409 {}}} SUCCS {{258 0 0-2412 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2411) {NAME cmodel.reset#1:for:asn#16 TYPE ASSIGN PAR 0-2324 XREFS 4502 LOC {0 0.999999988 1 0.9003999876015999 1 0.9003999876015999 1 0.9003999876015999} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2412 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2412) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) AREA_SCORE 0.00 QUANTITY 1 NAME cmodel.reset#1:for:write_mem(cmodel.cumulative_frequency:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-2324 XREFS 4503 LOC {1 1.0 1 1.0 1 1.0 2 0.0029999700119998805 2 0.0029999700119998805} PREDS {{130 0 0-2330 {}} {774 0 0-2412 {}} {258 0 0-2410 {}} {259 0 0-2411 {}}} SUCCS {{774 0 0-2412 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2413) {NAME cmodel.reset#1:for:asn#17 TYPE ASSIGN PAR 0-2324 XREFS 4504 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2414 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2414) {NAME cmodel.reset#1:for:slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp) TYPE READSLICE PAR 0-2324 XREFS 4505 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {259 0 0-2413 {}}} SUCCS {{258 0 0-2431 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2415) {NAME cmodel.reset#1:for:asn#18 TYPE ASSIGN PAR 0-2324 XREFS 4506 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2416 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2416) {NAME cmodel.reset#1:for:slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#1 TYPE READSLICE PAR 0-2324 XREFS 4507 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {259 0 0-2415 {}}} SUCCS {{258 0 0-2431 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2417) {NAME cmodel.reset#1:for:asn#19 TYPE ASSIGN PAR 0-2324 XREFS 4508 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2418 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2418) {NAME cmodel.reset#1:for:slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#2 TYPE READSLICE PAR 0-2324 XREFS 4509 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {259 0 0-2417 {}}} SUCCS {{258 0 0-2431 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2419) {NAME cmodel.reset#1:for:asn#20 TYPE ASSIGN PAR 0-2324 XREFS 4510 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2420 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2420) {NAME cmodel.reset#1:for:slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#3 TYPE READSLICE PAR 0-2324 XREFS 4511 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {259 0 0-2419 {}}} SUCCS {{258 0 0-2431 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2421) {NAME cmodel.reset#1:for:asn#21 TYPE ASSIGN PAR 0-2324 XREFS 4512 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2422 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2422) {NAME cmodel.reset#1:for:slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#4 TYPE READSLICE PAR 0-2324 XREFS 4513 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {259 0 0-2421 {}}} SUCCS {{258 0 0-2431 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2423) {NAME cmodel.reset#1:for:asn#22 TYPE ASSIGN PAR 0-2324 XREFS 4514 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2424 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2424) {NAME cmodel.reset#1:for:slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#5 TYPE READSLICE PAR 0-2324 XREFS 4515 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {259 0 0-2423 {}}} SUCCS {{258 0 0-2431 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2425) {NAME cmodel.reset#1:for:asn#23 TYPE ASSIGN PAR 0-2324 XREFS 4516 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2426 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2426) {NAME cmodel.reset#1:for:slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#6 TYPE READSLICE PAR 0-2324 XREFS 4517 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {259 0 0-2425 {}}} SUCCS {{258 0 0-2431 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2427) {NAME cmodel.reset#1:for:asn#24 TYPE ASSIGN PAR 0-2324 XREFS 4518 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2428 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2428) {NAME cmodel.reset#1:for:slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#7 TYPE READSLICE PAR 0-2324 XREFS 4519 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {259 0 0-2427 {}}} SUCCS {{258 0 0-2431 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2429) {NAME cmodel.reset#1:for:asn#25 TYPE ASSIGN PAR 0-2324 XREFS 4520 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {774 0 0-2440 {}}} SUCCS {{259 0 0-2430 {}} {130 0 0-2433 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2430) {NAME cmodel.reset#1:for:slc(cmodel.reset#1:for:asn(cmodel.cumulative_frequency).rlp)#8 TYPE READSLICE PAR 0-2324 XREFS 4521 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {259 0 0-2429 {}}} SUCCS {{259 0 0-2431 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2431) {NAME cmodel.reset#1:for:nor TYPE NOR PAR 0-2324 XREFS 4522 LOC {1 0.0 1 0.0 1 0.0 2 0.999999988} PREDS {{130 0 0-2330 {}} {258 0 0-2428 {}} {258 0 0-2426 {}} {258 0 0-2424 {}} {258 0 0-2422 {}} {258 0 0-2420 {}} {258 0 0-2418 {}} {258 0 0-2416 {}} {258 0 0-2414 {}} {259 0 0-2430 {}}} SUCCS {{259 0 0-2432 {}} {130 0 0-2433 {}}} CYCLES {}}
set a(0-2432) {NAME copy_x#2:and TYPE AND PAR 0-2324 XREFS 4523 LOC {1 0.09509997638039991 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-2330 {}} {258 0 0-2363 {}} {259 0 0-2431 {}}} SUCCS {{259 0 0-2433 {}}} CYCLES {}}
set a(0-2433) {NAME copy_x#2:break(copy_x#2) TYPE TERMINATE PAR 0-2324 XREFS 4524 LOC {2 0.003000000012 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-2327 {}} {130 0 0-2354 {}} {130 0 0-2355 {}} {130 0 0-2356 {}} {130 0 0-2357 {}} {130 0 0-2358 {}} {130 0 0-2359 {}} {130 0 0-2360 {}} {130 0 0-2361 {}} {130 0 0-2362 {}} {130 0 0-2363 {}} {130 0 0-2364 {}} {130 0 0-2365 {}} {130 0 0-2366 {}} {130 0 0-2367 {}} {130 0 0-2368 {}} {130 0 0-2369 {}} {130 0 0-2370 {}} {130 0 0-2371 {}} {130 0 0-2372 {}} {130 0 0-2373 {}} {130 0 0-2374 {}} {130 0 0-2375 {}} {130 0 0-2376 {}} {130 0 0-2377 {}} {130 0 0-2378 {}} {130 0 0-2379 {}} {130 0 0-2380 {}} {130 0 0-2381 {}} {130 0 0-2382 {}} {130 0 0-2383 {}} {130 0 0-2384 {}} {130 0 0-2385 {}} {130 0 0-2386 {}} {130 0 0-2387 {}} {130 0 0-2388 {}} {130 0 0-2389 {}} {130 0 0-2390 {}} {130 0 0-2391 {}} {130 0 0-2392 {}} {130 0 0-2393 {}} {130 0 0-2394 {}} {130 0 0-2395 {}} {130 0 0-2396 {}} {130 0 0-2397 {}} {130 0 0-2398 {}} {130 0 0-2399 {}} {130 0 0-2400 {}} {130 0 0-2401 {}} {130 0 0-2402 {}} {130 0 0-2403 {}} {130 0 0-2404 {}} {130 0 0-2405 {}} {130 0 0-2406 {}} {130 0 0-2407 {}} {130 0 0-2408 {}} {130 0 0-2409 {}} {130 0 0-2410 {}} {130 0 0-2411 {}} {130 0 0-2412 {}} {130 0 0-2413 {}} {130 0 0-2414 {}} {130 0 0-2415 {}} {130 0 0-2416 {}} {130 0 0-2417 {}} {130 0 0-2418 {}} {130 0 0-2419 {}} {130 0 0-2420 {}} {130 0 0-2421 {}} {130 0 0-2422 {}} {130 0 0-2423 {}} {130 0 0-2424 {}} {130 0 0-2425 {}} {130 0 0-2426 {}} {130 0 0-2427 {}} {130 0 0-2428 {}} {130 0 0-2429 {}} {130 0 0-2430 {}} {130 0 0-2431 {}} {130 0 0-2330 {}} {259 0 0-2432 {}}} SUCCS {{128 0 0-2437 {}} {128 0 0-2440 {}} {128 0 0-2441 {}}} CYCLES {}}
set a(0-2434) {NAME copy_x#2:asn#4 TYPE ASSIGN PAR 0-2324 XREFS 4525 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{774 0 0-2437 {}}} SUCCS {{258 0 0-2436 {}} {256 0 0-2437 {}}} CYCLES {}}
set a(0-2435) {NAME copy_x#2:asn#5 TYPE ASSIGN PAR 0-2324 XREFS 4526 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{774 0 0-2441 {}}} SUCCS {{259 0 0-2436 {}} {256 0 0-2441 {}}} CYCLES {}}
set a(0-2436) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 2 NAME copy_x#2:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2324 XREFS 4527 LOC {1 0.04649998818599996 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2326 {}} {258 0 0-2355 {}} {258 0 0-2434 {}} {259 0 0-2435 {}}} SUCCS {{259 0 0-2437 {}}} CYCLES {}}
set a(0-2437) {NAME copy_x#2:asn#6 TYPE ASSIGN PAR 0-2324 XREFS 4528 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2433 {}} {772 0 0-2437 {}} {256 0 0-2330 {}} {256 0 0-2354 {}} {256 0 0-2434 {}} {259 0 0-2436 {}}} SUCCS {{774 0 0-2330 {}} {774 0 0-2354 {}} {774 0 0-2434 {}} {772 0 0-2437 {}}} CYCLES {}}
set a(0-2438) {NAME cmodel.reset#1:for:asn#26 TYPE ASSIGN PAR 0-2324 XREFS 4529 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 2 0.9525999878104} PREDS {{774 0 0-2440 {}}} SUCCS {{259 0 0-2439 {}} {256 0 0-2440 {}}} CYCLES {}}
set a(0-2439) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 2 NAME cmodel.reset#1:for:acc TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-2324 XREFS 4530 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9999999579999999 2 0.9999999579999999} PREDS {{259 0 0-2438 {}}} SUCCS {{259 0 0-2440 {}}} CYCLES {}}
set a(0-2440) {NAME cmodel.reset#1:for:asn#27 TYPE ASSIGN PAR 0-2324 XREFS 4531 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2433 {}} {772 0 0-2440 {}} {256 0 0-2364 {}} {256 0 0-2366 {}} {256 0 0-2368 {}} {256 0 0-2372 {}} {256 0 0-2374 {}} {256 0 0-2378 {}} {256 0 0-2380 {}} {256 0 0-2384 {}} {256 0 0-2386 {}} {256 0 0-2390 {}} {256 0 0-2392 {}} {256 0 0-2396 {}} {256 0 0-2398 {}} {256 0 0-2402 {}} {256 0 0-2404 {}} {256 0 0-2408 {}} {256 0 0-2411 {}} {256 0 0-2413 {}} {256 0 0-2415 {}} {256 0 0-2417 {}} {256 0 0-2419 {}} {256 0 0-2421 {}} {256 0 0-2423 {}} {256 0 0-2425 {}} {256 0 0-2427 {}} {256 0 0-2429 {}} {256 0 0-2438 {}} {259 0 0-2439 {}}} SUCCS {{774 0 0-2364 {}} {774 0 0-2366 {}} {774 0 0-2368 {}} {774 0 0-2372 {}} {774 0 0-2374 {}} {774 0 0-2378 {}} {774 0 0-2380 {}} {774 0 0-2384 {}} {774 0 0-2386 {}} {774 0 0-2390 {}} {774 0 0-2392 {}} {774 0 0-2396 {}} {774 0 0-2398 {}} {774 0 0-2402 {}} {774 0 0-2404 {}} {774 0 0-2408 {}} {774 0 0-2411 {}} {774 0 0-2413 {}} {774 0 0-2415 {}} {774 0 0-2417 {}} {774 0 0-2419 {}} {774 0 0-2421 {}} {774 0 0-2423 {}} {774 0 0-2425 {}} {774 0 0-2427 {}} {774 0 0-2429 {}} {774 0 0-2438 {}} {772 0 0-2440 {}}} CYCLES {}}
set a(0-2441) {NAME asn(exit:copy_x#2.sva) TYPE ASSIGN PAR 0-2324 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2433 {}} {772 0 0-2441 {}} {256 0 0-2327 {}} {256 0 0-2361 {}} {256 0 0-2362 {}} {256 0 0-2435 {}} {258 0 0-2363 {}}} SUCCS {{774 0 0-2327 {}} {774 0 0-2361 {}} {774 0 0-2362 {}} {774 0 0-2435 {}} {772 0 0-2441 {}}} CYCLES {}}
set a(0-2324) {CHI {0-2325 0-2326 0-2327 0-2328 0-2329 0-2330 0-2354 0-2355 0-2356 0-2357 0-2358 0-2359 0-2360 0-2361 0-2362 0-2363 0-2364 0-2365 0-2366 0-2367 0-2368 0-2369 0-2370 0-2371 0-2372 0-2373 0-2374 0-2375 0-2376 0-2377 0-2378 0-2379 0-2380 0-2381 0-2382 0-2383 0-2384 0-2385 0-2386 0-2387 0-2388 0-2389 0-2390 0-2391 0-2392 0-2393 0-2394 0-2395 0-2396 0-2397 0-2398 0-2399 0-2400 0-2401 0-2402 0-2403 0-2404 0-2405 0-2406 0-2407 0-2408 0-2409 0-2410 0-2411 0-2412 0-2413 0-2414 0-2415 0-2416 0-2417 0-2418 0-2419 0-2420 0-2421 0-2422 0-2423 0-2424 0-2425 0-2426 0-2427 0-2428 0-2429 0-2430 0-2431 0-2432 0-2433 0-2434 0-2435 0-2436 0-2437 0-2438 0-2439 0-2440 0-2441} ITERATIONS 258 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 248196 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 516 TOTAL_CYCLES_IN 516 TOTAL_CYCLES_UNDER 247680 TOTAL_CYCLES 248196 NAME copy_x#2 TYPE LOOP DELAY {10341541.67 ns} PAR 0-801 XREFS 4532 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{258 0 0-2321 {}} {258 0 0-2322 {}} {130 0 0-2257 {}} {130 0 0-2142 {}} {259 0 0-2323 {}}} SUCCS {{774 0 0-1622 {}} {772 0 0-2321 {}} {772 0 0-2322 {}} {772 0 0-2323 {}} {131 0 0-2442 {}} {130 0 0-2443 {}} {130 0 0-2444 {}} {130 0 0-2445 {}} {130 0 0-2446 {}} {130 0 0-2447 {}} {130 0 0-2448 {}} {130 0 0-2449 {}} {130 0 0-2450 {}} {130 0 0-2451 {}} {130 0 0-2452 {}} {130 0 0-2453 {}} {130 0 0-2454 {}} {130 0 0-2455 {}} {130 0 0-2456 {}} {130 0 0-2457 {}} {130 0 0-2458 {}} {130 0 0-2459 {}} {130 0 0-2460 {}} {130 0 0-2461 {}} {130 0 0-2462 {}} {130 0 0-2463 {}} {130 0 0-2464 {}} {130 0 0-2465 {}} {258 0 0-2621 {}} {256 0 0-4376 {}} {256 0 0-4377 {}}} CYCLES {}}
set a(0-2442) {NAME cmodel.reset#1:asn(cmodel.m_frozen) TYPE ASSIGN PAR 0-801 XREFS 4533 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{772 0 0-2621 {}} {131 0 0-2324 {}}} SUCCS {{130 0 0-2465 {}} {258 0 0-2621 {}}} CYCLES {}}
set a(0-2443) {NAME dec.m_input.Input:asn(dec.m_input.m_CurrentByte) TYPE ASSIGN PAR 0-801 XREFS 4534 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2444) {NAME dec.m_input.Input:asn(dec.m_input.m_LastMask) TYPE ASSIGN PAR 0-801 XREFS 4535 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2445) {NAME dec.m_input.Input:asn(dec.m_input.input_byte) TYPE ASSIGN PAR 0-801 XREFS 4536 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2446) {NAME dec.m_output.Output:asn(dec.m_output.index_range) TYPE ASSIGN PAR 0-801 XREFS 4537 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2621 {}}} SUCCS {{130 0 0-2465 {}} {258 0 0-2621 {}}} CYCLES {}}
set a(0-2447) {NAME dec.decompress:high:asn(dec.decompress:high) TYPE ASSIGN PAR 0-801 XREFS 4538 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2621 {}}} SUCCS {{130 0 0-2465 {}} {258 0 0-2621 {}}} CYCLES {}}
set a(0-2448) {NAME dec.decompress:low:asn(dec.decompress:low) TYPE ASSIGN PAR 0-801 XREFS 4539 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2621 {}}} SUCCS {{130 0 0-2465 {}} {258 0 0-2621 {}}} CYCLES {}}
set a(0-2449) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg7) TYPE ASSIGN PAR 0-801 XREFS 4540 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2450) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg6) TYPE ASSIGN PAR 0-801 XREFS 4541 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2451) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg8) TYPE ASSIGN PAR 0-801 XREFS 4542 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2452) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg5) TYPE ASSIGN PAR 0-801 XREFS 4543 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2453) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg9) TYPE ASSIGN PAR 0-801 XREFS 4544 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2454) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg4) TYPE ASSIGN PAR 0-801 XREFS 4545 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2455) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg10) TYPE ASSIGN PAR 0-801 XREFS 4546 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2456) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg3) TYPE ASSIGN PAR 0-801 XREFS 4547 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2457) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg11) TYPE ASSIGN PAR 0-801 XREFS 4548 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2458) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg2) TYPE ASSIGN PAR 0-801 XREFS 4549 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2459) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg12) TYPE ASSIGN PAR 0-801 XREFS 4550 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2460) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg1) TYPE ASSIGN PAR 0-801 XREFS 4551 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2461) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg13) TYPE ASSIGN PAR 0-801 XREFS 4552 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2462) {NAME dec.decompress:value:asn(dec.decompress:value#1) TYPE ASSIGN PAR 0-801 XREFS 4553 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2463) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg14) TYPE ASSIGN PAR 0-801 XREFS 4554 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{258 0 0-2465 {}}} CYCLES {}}
set a(0-2464) {NAME dec.decompress:for:i:asn(dec.decompress:for:i) TYPE ASSIGN PAR 0-801 XREFS 4555 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2324 {}} {772 0 0-2465 {}}} SUCCS {{259 0 0-2465 {}}} CYCLES {}}
set a(0-2466) {NAME dec.m_input.m_CurrentByte:asn(dec.m_input.m_CurrentByte#1.sva#1) TYPE ASSIGN PAR 0-2465 XREFS 4556 LOC {0 0.999999988 2 0.07379998829519994 2 0.07379998829519994 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2498 {}}} CYCLES {}}
set a(0-2467) {NAME dec.m_input.input_byte:asn(dec.m_input.input_byte#1.sva#1) TYPE ASSIGN PAR 0-2465 XREFS 4557 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2501 {}}} CYCLES {}}
set a(0-2468) {NAME dec.m_input.get_bit:asn TYPE ASSIGN PAR 0-2465 XREFS 4558 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2582 {}}} SUCCS {{259 0 0-2469 {}} {130 0 0-2580 {}} {256 0 0-2582 {}}} CYCLES {}}
set a(0-2469) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask.lpi#2.svs) TYPE READSLICE PAR 0-2465 XREFS 4559 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2468 {}}} SUCCS {{258 0 0-2485 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2470) {NAME dec.m_input.get_bit:asn#1 TYPE ASSIGN PAR 0-2465 XREFS 4560 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2582 {}}} SUCCS {{259 0 0-2471 {}} {130 0 0-2580 {}} {256 0 0-2582 {}}} CYCLES {}}
set a(0-2471) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask.lpi#2.svs)#1 TYPE READSLICE PAR 0-2465 XREFS 4561 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2470 {}}} SUCCS {{258 0 0-2484 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2472) {NAME dec.m_input.get_bit:asn#2 TYPE ASSIGN PAR 0-2465 XREFS 4562 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2582 {}}} SUCCS {{259 0 0-2473 {}} {130 0 0-2580 {}} {256 0 0-2582 {}}} CYCLES {}}
set a(0-2473) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask.lpi#2.svs)#2 TYPE READSLICE PAR 0-2465 XREFS 4563 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2472 {}}} SUCCS {{258 0 0-2484 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2474) {NAME dec.m_input.get_bit:asn#3 TYPE ASSIGN PAR 0-2465 XREFS 4564 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2582 {}}} SUCCS {{259 0 0-2475 {}} {130 0 0-2580 {}} {256 0 0-2582 {}}} CYCLES {}}
set a(0-2475) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask.lpi#2.svs)#3 TYPE READSLICE PAR 0-2465 XREFS 4565 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2474 {}}} SUCCS {{258 0 0-2484 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2476) {NAME dec.m_input.get_bit:asn#4 TYPE ASSIGN PAR 0-2465 XREFS 4566 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2582 {}}} SUCCS {{259 0 0-2477 {}} {130 0 0-2580 {}} {256 0 0-2582 {}}} CYCLES {}}
set a(0-2477) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask.lpi#2.svs)#4 TYPE READSLICE PAR 0-2465 XREFS 4567 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2476 {}}} SUCCS {{258 0 0-2484 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2478) {NAME dec.m_input.get_bit:asn#5 TYPE ASSIGN PAR 0-2465 XREFS 4568 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2582 {}}} SUCCS {{259 0 0-2479 {}} {130 0 0-2580 {}} {256 0 0-2582 {}}} CYCLES {}}
set a(0-2479) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask.lpi#2.svs)#5 TYPE READSLICE PAR 0-2465 XREFS 4569 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2478 {}}} SUCCS {{258 0 0-2484 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2480) {NAME dec.m_input.get_bit:asn#6 TYPE ASSIGN PAR 0-2465 XREFS 4570 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2582 {}}} SUCCS {{259 0 0-2481 {}} {130 0 0-2580 {}} {256 0 0-2582 {}}} CYCLES {}}
set a(0-2481) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask.lpi#2.svs)#6 TYPE READSLICE PAR 0-2465 XREFS 4571 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2480 {}}} SUCCS {{258 0 0-2484 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2482) {NAME dec.m_input.get_bit:asn#7 TYPE ASSIGN PAR 0-2465 XREFS 4572 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2582 {}}} SUCCS {{259 0 0-2483 {}} {130 0 0-2580 {}} {256 0 0-2582 {}}} CYCLES {}}
set a(0-2483) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask.lpi#2.svs)#7 TYPE READSLICE PAR 0-2465 XREFS 4573 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2482 {}}} SUCCS {{259 0 0-2484 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2484) {NAME dec.m_input.get_bit:nor TYPE NOR PAR 0-2465 XREFS 4574 LOC {1 0.0 1 0.0 1 0.0 2 0.9951999879807999} PREDS {{258 0 0-2481 {}} {258 0 0-2479 {}} {258 0 0-2477 {}} {258 0 0-2475 {}} {258 0 0-2473 {}} {258 0 0-2471 {}} {259 0 0-2483 {}}} SUCCS {{259 0 0-2485 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2485) {NAME dec.m_input.get_bit:nand TYPE NAND PAR 0-2465 XREFS 4575 LOC {1 0.0 1 0.0 1 0.0 2 0.9951999879807999} PREDS {{258 0 0-2469 {}} {259 0 0-2484 {}}} SUCCS {{258 0 0-2495 {}} {258 0 0-2498 {}} {258 0 0-2501 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2486) {NAME dec.m_input.get_bit:asn#8 TYPE ASSIGN PAR 0-2465 XREFS 4576 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8214688592858754} PREDS {{774 0 0-2582 {}}} SUCCS {{259 0 0-2487 {}} {130 0 0-2580 {}} {256 0 0-2582 {}}} CYCLES {}}
set a(0-2487) {NAME dec.m_input.get_bit:sel TYPE SELECT PAR 0-2465 XREFS 4577 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8214688592858754} PREDS {{259 0 0-2486 {}}} SUCCS {{146 0 0-2488 {}} {146 0 0-2489 {}} {146 0 0-2490 {}} {146 0 0-2491 {}}} CYCLES {}}
set a(0-2488) {NAME dec.m_input.get_bit:if:asn#1 TYPE ASSIGN PAR 0-2465 XREFS 4578 LOC {0 0.999999988 1 0.9405999997623999 1 0.9405999997623999 2 0.9405999997623999} PREDS {{146 0 0-2487 {}} {774 0 0-2586 {}}} SUCCS {{259 0 0-2489 {}} {130 0 0-2580 {}} {256 0 0-2586 {}}} CYCLES {}}
set a(0-2489) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,2,1,17) AREA_SCORE 17.00 QUANTITY 4 NAME dec.m_input.get_bit:if:acc TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-2465 XREFS 4579 LOC {1 0.0 1 0.9405999997623999 1 0.9405999997623999 1 0.9951999699807998 2 0.9951999699807998} PREDS {{146 0 0-2487 {}} {259 0 0-2488 {}}} SUCCS {{258 0 0-2501 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2490) {NAME dec.m_input.get_bit:if:asn TYPE ASSIGN PAR 0-2465 XREFS 4580 LOC {0 0.999999988 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-2487 {}} {774 0 0-2586 {}}} SUCCS {{259 0 0-2491 {}} {130 0 0-2580 {}} {256 0 0-2586 {}}} CYCLES {}}
set a(0-2491) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME dec.m_input.get_bit:if:read_mem(Comp:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-2465 XREFS 4581 LOC {1 1.0 1 1.0 1 1.0 2 0.07379997029519988 2 0.07379997029519988} PREDS {{146 0 0-2487 {}} {259 0 0-2490 {}}} SUCCS {{258 0 0-2498 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2492) {NAME dec.m_input.get_bit:else:asn TYPE ASSIGN PAR 0-2465 XREFS 4582 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2582 {}}} SUCCS {{259 0 0-2493 {}} {130 0 0-2580 {}} {256 0 0-2582 {}}} CYCLES {}}
set a(0-2493) {NAME dec.m_input.get_bit:else:slc(dec.m_input.m_LastMask) TYPE READSLICE PAR 0-2465 XREFS 4583 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2492 {}}} SUCCS {{259 0 0-2494 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2494) {NAME dec.m_input.get_bit:else:exu TYPE PADZEROES PAR 0-2465 XREFS 4584 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{259 0 0-2493 {}}} SUCCS {{259 0 0-2495 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2495) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 2 NAME dec.m_input.get_bit:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2465 XREFS 4585 LOC {1 0.0 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2485 {}} {259 0 0-2494 {}}} SUCCS {{259 0 0-2496 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2496) {NAME dec.m_input.get_bit:asn#9 TYPE ASSIGN PAR 0-2465 XREFS 4586 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{772 0 0-2496 {}} {772 0 0-2536 {}} {772 0 0-2541 {}} {772 0 0-2546 {}} {772 0 0-2551 {}} {772 0 0-2556 {}} {772 0 0-2561 {}} {772 0 0-2566 {}} {772 0 0-2571 {}} {772 0 0-2581 {}} {259 0 0-2495 {}}} SUCCS {{772 0 0-2496 {}} {258 0 0-2536 {}} {258 0 0-2541 {}} {258 0 0-2546 {}} {258 0 0-2551 {}} {258 0 0-2556 {}} {258 0 0-2561 {}} {258 0 0-2566 {}} {258 0 0-2571 {}} {130 0 0-2580 {}} {258 0 0-2581 {}}} CYCLES {}}
set a(0-2497) {NAME dec.m_input.get_bit:asn#10 TYPE ASSIGN PAR 0-2465 XREFS 4587 LOC {0 0.999999988 2 0.9951999879807999 2 0.9951999879807999 2 0.9951999879807999} PREDS {{774 0 0-2584 {}}} SUCCS {{259 0 0-2498 {}} {130 0 0-2580 {}} {256 0 0-2584 {}}} CYCLES {}}
set a(0-2498) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 2 NAME dec.m_input.get_bit:mux#1 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2465 XREFS 4588 LOC {2 0.07379998829519994 2 0.9951999879807999 2 0.9951999879807999 2 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2485 {}} {258 0 0-2491 {}} {258 0 0-2466 {}} {259 0 0-2497 {}}} SUCCS {{259 0 0-2499 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2499) {NAME dec.m_input.get_bit:asn#11 TYPE ASSIGN PAR 0-2465 XREFS 4589 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{772 0 0-2499 {}} {772 0 0-2534 {}} {772 0 0-2539 {}} {772 0 0-2544 {}} {772 0 0-2549 {}} {772 0 0-2554 {}} {772 0 0-2559 {}} {772 0 0-2564 {}} {772 0 0-2569 {}} {772 0 0-2583 {}} {259 0 0-2498 {}}} SUCCS {{772 0 0-2499 {}} {258 0 0-2534 {}} {258 0 0-2539 {}} {258 0 0-2544 {}} {258 0 0-2549 {}} {258 0 0-2554 {}} {258 0 0-2559 {}} {258 0 0-2564 {}} {258 0 0-2569 {}} {130 0 0-2580 {}} {258 0 0-2583 {}}} CYCLES {}}
set a(0-2500) {NAME dec.m_input.get_bit:asn#12 TYPE ASSIGN PAR 0-2465 XREFS 4590 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{774 0 0-2586 {}}} SUCCS {{259 0 0-2501 {}} {130 0 0-2580 {}} {256 0 0-2586 {}}} CYCLES {}}
set a(0-2501) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(17,1,2) AREA_SCORE 17.00 QUANTITY 1 NAME dec.m_input.get_bit:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2465 XREFS 4591 LOC {1 0.05459998821839995 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2485 {}} {258 0 0-2489 {}} {258 0 0-2467 {}} {259 0 0-2500 {}}} SUCCS {{259 0 0-2502 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2502) {NAME dec.m_input.get_bit:asn#13 TYPE ASSIGN PAR 0-2465 XREFS 4592 LOC {1 0.059399988237599954 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{772 0 0-2502 {}} {772 0 0-2585 {}} {259 0 0-2501 {}}} SUCCS {{772 0 0-2502 {}} {130 0 0-2580 {}} {258 0 0-2585 {}}} CYCLES {}}
set a(0-2503) {NAME dec.decompress:value:asn TYPE ASSIGN PAR 0-2465 XREFS 4593 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2591 {}}} SUCCS {{259 0 0-2504 {}} {130 0 0-2580 {}} {256 0 0-2591 {}}} CYCLES {}}
set a(0-2504) {NAME dec.decompress:value:slc(dec.decompress:value#1.sg14)#2 TYPE READSLICE PAR 0-2465 XREFS 4594 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{259 0 0-2503 {}}} SUCCS {{258 0 0-2506 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2505) {NAME dec.decompress:for:asn#1 TYPE ASSIGN PAR 0-2465 XREFS 4595 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2593 {}}} SUCCS {{259 0 0-2506 {}} {130 0 0-2580 {}} {256 0 0-2593 {}}} CYCLES {}}
set a(0-2506) {NAME dec.decompress:for:conc#1 TYPE CONCATENATE PAR 0-2465 XREFS 4596 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{258 0 0-2504 {}} {259 0 0-2505 {}}} SUCCS {{259 0 0-2507 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2507) {NAME dec.decompress:for:asn TYPE ASSIGN PAR 0-2465 XREFS 4597 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2507 {}} {259 0 0-2506 {}}} SUCCS {{772 0 0-2507 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2508) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg13) TYPE ASSIGN PAR 0-2465 XREFS 4598 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2595 {}}} SUCCS {{259 0 0-2509 {}} {130 0 0-2580 {}} {256 0 0-2595 {}}} CYCLES {}}
set a(0-2509) {NAME dec.decompress:for:asn#2 TYPE ASSIGN PAR 0-2465 XREFS 4599 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2509 {}} {259 0 0-2508 {}}} SUCCS {{772 0 0-2509 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2510) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg12) TYPE ASSIGN PAR 0-2465 XREFS 4600 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2597 {}}} SUCCS {{259 0 0-2511 {}} {130 0 0-2580 {}} {256 0 0-2597 {}}} CYCLES {}}
set a(0-2511) {NAME dec.decompress:for:asn#3 TYPE ASSIGN PAR 0-2465 XREFS 4601 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2511 {}} {259 0 0-2510 {}}} SUCCS {{772 0 0-2511 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2512) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg11) TYPE ASSIGN PAR 0-2465 XREFS 4602 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2599 {}}} SUCCS {{259 0 0-2513 {}} {130 0 0-2580 {}} {256 0 0-2599 {}}} CYCLES {}}
set a(0-2513) {NAME dec.decompress:for:asn#4 TYPE ASSIGN PAR 0-2465 XREFS 4603 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2513 {}} {259 0 0-2512 {}}} SUCCS {{772 0 0-2513 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2514) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg10) TYPE ASSIGN PAR 0-2465 XREFS 4604 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2601 {}}} SUCCS {{259 0 0-2515 {}} {130 0 0-2580 {}} {256 0 0-2601 {}}} CYCLES {}}
set a(0-2515) {NAME dec.decompress:for:asn#5 TYPE ASSIGN PAR 0-2465 XREFS 4605 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2515 {}} {259 0 0-2514 {}}} SUCCS {{772 0 0-2515 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2516) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg9) TYPE ASSIGN PAR 0-2465 XREFS 4606 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2603 {}}} SUCCS {{259 0 0-2517 {}} {130 0 0-2580 {}} {256 0 0-2603 {}}} CYCLES {}}
set a(0-2517) {NAME dec.decompress:for:asn#6 TYPE ASSIGN PAR 0-2465 XREFS 4607 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2517 {}} {259 0 0-2516 {}}} SUCCS {{772 0 0-2517 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2518) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg8) TYPE ASSIGN PAR 0-2465 XREFS 4608 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2605 {}}} SUCCS {{259 0 0-2519 {}} {130 0 0-2580 {}} {256 0 0-2605 {}}} CYCLES {}}
set a(0-2519) {NAME dec.decompress:for:asn#7 TYPE ASSIGN PAR 0-2465 XREFS 4609 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2519 {}} {259 0 0-2518 {}}} SUCCS {{772 0 0-2519 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2520) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg7) TYPE ASSIGN PAR 0-2465 XREFS 4610 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2607 {}}} SUCCS {{259 0 0-2521 {}} {130 0 0-2580 {}} {256 0 0-2607 {}}} CYCLES {}}
set a(0-2521) {NAME dec.decompress:for:asn#8 TYPE ASSIGN PAR 0-2465 XREFS 4611 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2521 {}} {259 0 0-2520 {}}} SUCCS {{772 0 0-2521 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2522) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg6) TYPE ASSIGN PAR 0-2465 XREFS 4612 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2609 {}}} SUCCS {{259 0 0-2523 {}} {130 0 0-2580 {}} {256 0 0-2609 {}}} CYCLES {}}
set a(0-2523) {NAME dec.decompress:for:asn#9 TYPE ASSIGN PAR 0-2465 XREFS 4613 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2523 {}} {259 0 0-2522 {}}} SUCCS {{772 0 0-2523 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2524) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg5) TYPE ASSIGN PAR 0-2465 XREFS 4614 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2611 {}}} SUCCS {{259 0 0-2525 {}} {130 0 0-2580 {}} {256 0 0-2611 {}}} CYCLES {}}
set a(0-2525) {NAME dec.decompress:for:asn#10 TYPE ASSIGN PAR 0-2465 XREFS 4615 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2525 {}} {259 0 0-2524 {}}} SUCCS {{772 0 0-2525 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2526) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg4) TYPE ASSIGN PAR 0-2465 XREFS 4616 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2613 {}}} SUCCS {{259 0 0-2527 {}} {130 0 0-2580 {}} {256 0 0-2613 {}}} CYCLES {}}
set a(0-2527) {NAME dec.decompress:for:asn#11 TYPE ASSIGN PAR 0-2465 XREFS 4617 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2527 {}} {259 0 0-2526 {}}} SUCCS {{772 0 0-2527 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2528) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg3) TYPE ASSIGN PAR 0-2465 XREFS 4618 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2615 {}}} SUCCS {{259 0 0-2529 {}} {130 0 0-2580 {}} {256 0 0-2615 {}}} CYCLES {}}
set a(0-2529) {NAME dec.decompress:for:asn#12 TYPE ASSIGN PAR 0-2465 XREFS 4619 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2529 {}} {259 0 0-2528 {}}} SUCCS {{772 0 0-2529 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2530) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg2) TYPE ASSIGN PAR 0-2465 XREFS 4620 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2617 {}}} SUCCS {{259 0 0-2531 {}} {130 0 0-2580 {}} {256 0 0-2617 {}}} CYCLES {}}
set a(0-2531) {NAME dec.decompress:for:asn#13 TYPE ASSIGN PAR 0-2465 XREFS 4621 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2531 {}} {259 0 0-2530 {}}} SUCCS {{772 0 0-2531 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2532) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg1) TYPE ASSIGN PAR 0-2465 XREFS 4622 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2619 {}}} SUCCS {{259 0 0-2533 {}} {130 0 0-2580 {}} {256 0 0-2619 {}}} CYCLES {}}
set a(0-2533) {NAME dec.decompress:for:asn#14 TYPE ASSIGN PAR 0-2465 XREFS 4623 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{772 0 0-2533 {}} {259 0 0-2532 {}}} SUCCS {{772 0 0-2533 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2534) {NAME dec.m_input.get_bit:asn#14 TYPE ASSIGN PAR 0-2465 XREFS 4624 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2499 {}}} SUCCS {{772 0 0-2499 {}} {259 0 0-2535 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2535) {NAME dec.m_input.get_bit:slc(dec.m_input.m_CurrentByte#1) TYPE READSLICE PAR 0-2465 XREFS 4625 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{259 0 0-2534 {}}} SUCCS {{258 0 0-2538 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2536) {NAME dec.m_input.get_bit:asn#15 TYPE ASSIGN PAR 0-2465 XREFS 4626 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2496 {}}} SUCCS {{772 0 0-2496 {}} {259 0 0-2537 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2537) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask) TYPE READSLICE PAR 0-2465 XREFS 4627 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2536 {}}} SUCCS {{259 0 0-2538 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2538) {NAME dec.m_input.get_bit:and TYPE AND PAR 0-2465 XREFS 4628 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2535 {}} {259 0 0-2537 {}}} SUCCS {{258 0 0-2574 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2539) {NAME dec.m_input.get_bit:asn#16 TYPE ASSIGN PAR 0-2465 XREFS 4629 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2499 {}}} SUCCS {{772 0 0-2499 {}} {259 0 0-2540 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2540) {NAME dec.m_input.get_bit:slc(dec.m_input.m_CurrentByte#1)#1 TYPE READSLICE PAR 0-2465 XREFS 4630 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{259 0 0-2539 {}}} SUCCS {{258 0 0-2543 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2541) {NAME dec.m_input.get_bit:asn#17 TYPE ASSIGN PAR 0-2465 XREFS 4631 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2496 {}}} SUCCS {{772 0 0-2496 {}} {259 0 0-2542 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2542) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask)#1 TYPE READSLICE PAR 0-2465 XREFS 4632 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2541 {}}} SUCCS {{259 0 0-2543 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2543) {NAME dec.m_input.get_bit:and#2 TYPE AND PAR 0-2465 XREFS 4633 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2540 {}} {259 0 0-2542 {}}} SUCCS {{258 0 0-2574 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2544) {NAME dec.m_input.get_bit:asn#18 TYPE ASSIGN PAR 0-2465 XREFS 4634 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2499 {}}} SUCCS {{772 0 0-2499 {}} {259 0 0-2545 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2545) {NAME dec.m_input.get_bit:slc(dec.m_input.m_CurrentByte#1)#2 TYPE READSLICE PAR 0-2465 XREFS 4635 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{259 0 0-2544 {}}} SUCCS {{258 0 0-2548 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2546) {NAME dec.m_input.get_bit:asn#19 TYPE ASSIGN PAR 0-2465 XREFS 4636 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2496 {}}} SUCCS {{772 0 0-2496 {}} {259 0 0-2547 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2547) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask)#2 TYPE READSLICE PAR 0-2465 XREFS 4637 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2546 {}}} SUCCS {{259 0 0-2548 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2548) {NAME dec.m_input.get_bit:and#3 TYPE AND PAR 0-2465 XREFS 4638 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2545 {}} {259 0 0-2547 {}}} SUCCS {{258 0 0-2574 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2549) {NAME dec.m_input.get_bit:asn#20 TYPE ASSIGN PAR 0-2465 XREFS 4639 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2499 {}}} SUCCS {{772 0 0-2499 {}} {259 0 0-2550 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2550) {NAME dec.m_input.get_bit:slc(dec.m_input.m_CurrentByte#1)#3 TYPE READSLICE PAR 0-2465 XREFS 4640 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{259 0 0-2549 {}}} SUCCS {{258 0 0-2553 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2551) {NAME dec.m_input.get_bit:asn#21 TYPE ASSIGN PAR 0-2465 XREFS 4641 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2496 {}}} SUCCS {{772 0 0-2496 {}} {259 0 0-2552 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2552) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask)#3 TYPE READSLICE PAR 0-2465 XREFS 4642 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2551 {}}} SUCCS {{259 0 0-2553 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2553) {NAME dec.m_input.get_bit:and#4 TYPE AND PAR 0-2465 XREFS 4643 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2550 {}} {259 0 0-2552 {}}} SUCCS {{258 0 0-2574 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2554) {NAME dec.m_input.get_bit:asn#22 TYPE ASSIGN PAR 0-2465 XREFS 4644 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2499 {}}} SUCCS {{772 0 0-2499 {}} {259 0 0-2555 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2555) {NAME dec.m_input.get_bit:slc(dec.m_input.m_CurrentByte#1)#4 TYPE READSLICE PAR 0-2465 XREFS 4645 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{259 0 0-2554 {}}} SUCCS {{258 0 0-2558 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2556) {NAME dec.m_input.get_bit:asn#23 TYPE ASSIGN PAR 0-2465 XREFS 4646 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2496 {}}} SUCCS {{772 0 0-2496 {}} {259 0 0-2557 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2557) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask)#4 TYPE READSLICE PAR 0-2465 XREFS 4647 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2556 {}}} SUCCS {{259 0 0-2558 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2558) {NAME dec.m_input.get_bit:and#5 TYPE AND PAR 0-2465 XREFS 4648 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2555 {}} {259 0 0-2557 {}}} SUCCS {{258 0 0-2574 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2559) {NAME dec.m_input.get_bit:asn#24 TYPE ASSIGN PAR 0-2465 XREFS 4649 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2499 {}}} SUCCS {{772 0 0-2499 {}} {259 0 0-2560 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2560) {NAME dec.m_input.get_bit:slc(dec.m_input.m_CurrentByte#1)#5 TYPE READSLICE PAR 0-2465 XREFS 4650 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{259 0 0-2559 {}}} SUCCS {{258 0 0-2563 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2561) {NAME dec.m_input.get_bit:asn#25 TYPE ASSIGN PAR 0-2465 XREFS 4651 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2496 {}}} SUCCS {{772 0 0-2496 {}} {259 0 0-2562 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2562) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask)#5 TYPE READSLICE PAR 0-2465 XREFS 4652 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2561 {}}} SUCCS {{259 0 0-2563 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2563) {NAME dec.m_input.get_bit:and#6 TYPE AND PAR 0-2465 XREFS 4653 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2560 {}} {259 0 0-2562 {}}} SUCCS {{258 0 0-2574 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2564) {NAME dec.m_input.get_bit:asn#26 TYPE ASSIGN PAR 0-2465 XREFS 4654 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2499 {}}} SUCCS {{772 0 0-2499 {}} {259 0 0-2565 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2565) {NAME dec.m_input.get_bit:slc(dec.m_input.m_CurrentByte#1)#6 TYPE READSLICE PAR 0-2465 XREFS 4655 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{259 0 0-2564 {}}} SUCCS {{258 0 0-2568 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2566) {NAME dec.m_input.get_bit:asn#27 TYPE ASSIGN PAR 0-2465 XREFS 4656 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2496 {}}} SUCCS {{772 0 0-2496 {}} {259 0 0-2567 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2567) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask)#6 TYPE READSLICE PAR 0-2465 XREFS 4657 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2566 {}}} SUCCS {{259 0 0-2568 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2568) {NAME dec.m_input.get_bit:and#7 TYPE AND PAR 0-2465 XREFS 4658 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2565 {}} {259 0 0-2567 {}}} SUCCS {{258 0 0-2574 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2569) {NAME dec.m_input.get_bit:asn#28 TYPE ASSIGN PAR 0-2465 XREFS 4659 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2499 {}}} SUCCS {{772 0 0-2499 {}} {259 0 0-2570 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2570) {NAME dec.m_input.get_bit:slc(dec.m_input.m_CurrentByte#1)#7 TYPE READSLICE PAR 0-2465 XREFS 4660 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{259 0 0-2569 {}}} SUCCS {{258 0 0-2573 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2571) {NAME dec.m_input.get_bit:asn#29 TYPE ASSIGN PAR 0-2465 XREFS 4661 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2496 {}}} SUCCS {{772 0 0-2496 {}} {259 0 0-2572 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2572) {NAME dec.m_input.get_bit:slc(dec.m_input.m_LastMask)#7 TYPE READSLICE PAR 0-2465 XREFS 4662 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2571 {}}} SUCCS {{259 0 0-2573 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2573) {NAME dec.m_input.get_bit:and#8 TYPE AND PAR 0-2465 XREFS 4663 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2570 {}} {259 0 0-2572 {}}} SUCCS {{259 0 0-2574 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2574) {NAME dec.m_input.get_bit:or TYPE OR PAR 0-2465 XREFS 4664 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2568 {}} {258 0 0-2563 {}} {258 0 0-2558 {}} {258 0 0-2553 {}} {258 0 0-2548 {}} {258 0 0-2543 {}} {258 0 0-2538 {}} {259 0 0-2573 {}}} SUCCS {{259 0 0-2575 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2575) {NAME dec.m_input.get_bit:asn#30 TYPE ASSIGN PAR 0-2465 XREFS 4665 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{772 0 0-2575 {}} {772 0 0-2618 {}} {259 0 0-2574 {}}} SUCCS {{772 0 0-2575 {}} {130 0 0-2580 {}} {258 0 0-2618 {}}} CYCLES {}}
set a(0-2576) {NAME dec.decompress:for:i:asn TYPE ASSIGN PAR 0-2465 XREFS 4666 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9570999878283999} PREDS {{774 0 0-2620 {}}} SUCCS {{259 0 0-2577 {}} {130 0 0-2580 {}} {256 0 0-2620 {}}} CYCLES {}}
set a(0-2577) {NAME dec.decompress:for:i:slc(dec.decompress:for:i) TYPE READSLICE PAR 0-2465 XREFS 4667 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9570999878283999} PREDS {{259 0 0-2576 {}}} SUCCS {{259 0 0-2578 {}} {130 0 0-2580 {}}} CYCLES {}}
set a(0-2578) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(4,0,2,1,5) AREA_SCORE 4.00 QUANTITY 1 NAME dec.decompress:for:acc#2 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-2465 XREFS 4668 LOC {1 0.0 1 0.9570999878283999 1 0.9570999878283999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{259 0 0-2577 {}}} SUCCS {{259 0 0-2579 {}} {130 0 0-2580 {}} {258 0 0-2620 {}}} CYCLES {}}
set a(0-2579) {NAME dec.decompress:for:i:slc(dec.decompress:for:i)#1 TYPE READSLICE PAR 0-2465 XREFS 4669 LOC {1 0.0429000001716 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{259 0 0-2578 {}}} SUCCS {{259 0 0-2580 {}}} CYCLES {}}
set a(0-2580) {NAME break(dec.decompress:for) TYPE TERMINATE PAR 0-2465 XREFS 4670 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-2488 {}} {130 0 0-2489 {}} {130 0 0-2490 {}} {130 0 0-2491 {}} {130 0 0-2468 {}} {130 0 0-2469 {}} {130 0 0-2470 {}} {130 0 0-2471 {}} {130 0 0-2472 {}} {130 0 0-2473 {}} {130 0 0-2474 {}} {130 0 0-2475 {}} {130 0 0-2476 {}} {130 0 0-2477 {}} {130 0 0-2478 {}} {130 0 0-2479 {}} {130 0 0-2480 {}} {130 0 0-2481 {}} {130 0 0-2482 {}} {130 0 0-2483 {}} {130 0 0-2484 {}} {130 0 0-2485 {}} {130 0 0-2486 {}} {130 0 0-2492 {}} {130 0 0-2493 {}} {130 0 0-2494 {}} {130 0 0-2495 {}} {130 0 0-2496 {}} {130 0 0-2497 {}} {130 0 0-2498 {}} {130 0 0-2499 {}} {130 0 0-2500 {}} {130 0 0-2501 {}} {130 0 0-2502 {}} {130 0 0-2503 {}} {130 0 0-2504 {}} {130 0 0-2505 {}} {130 0 0-2506 {}} {130 0 0-2507 {}} {130 0 0-2508 {}} {130 0 0-2509 {}} {130 0 0-2510 {}} {130 0 0-2511 {}} {130 0 0-2512 {}} {130 0 0-2513 {}} {130 0 0-2514 {}} {130 0 0-2515 {}} {130 0 0-2516 {}} {130 0 0-2517 {}} {130 0 0-2518 {}} {130 0 0-2519 {}} {130 0 0-2520 {}} {130 0 0-2521 {}} {130 0 0-2522 {}} {130 0 0-2523 {}} {130 0 0-2524 {}} {130 0 0-2525 {}} {130 0 0-2526 {}} {130 0 0-2527 {}} {130 0 0-2528 {}} {130 0 0-2529 {}} {130 0 0-2530 {}} {130 0 0-2531 {}} {130 0 0-2532 {}} {130 0 0-2533 {}} {130 0 0-2534 {}} {130 0 0-2535 {}} {130 0 0-2536 {}} {130 0 0-2537 {}} {130 0 0-2538 {}} {130 0 0-2539 {}} {130 0 0-2540 {}} {130 0 0-2541 {}} {130 0 0-2542 {}} {130 0 0-2543 {}} {130 0 0-2544 {}} {130 0 0-2545 {}} {130 0 0-2546 {}} {130 0 0-2547 {}} {130 0 0-2548 {}} {130 0 0-2549 {}} {130 0 0-2550 {}} {130 0 0-2551 {}} {130 0 0-2552 {}} {130 0 0-2553 {}} {130 0 0-2554 {}} {130 0 0-2555 {}} {130 0 0-2556 {}} {130 0 0-2557 {}} {130 0 0-2558 {}} {130 0 0-2559 {}} {130 0 0-2560 {}} {130 0 0-2561 {}} {130 0 0-2562 {}} {130 0 0-2563 {}} {130 0 0-2564 {}} {130 0 0-2565 {}} {130 0 0-2566 {}} {130 0 0-2567 {}} {130 0 0-2568 {}} {130 0 0-2569 {}} {130 0 0-2570 {}} {130 0 0-2571 {}} {130 0 0-2572 {}} {130 0 0-2573 {}} {130 0 0-2574 {}} {130 0 0-2575 {}} {130 0 0-2576 {}} {130 0 0-2577 {}} {130 0 0-2578 {}} {259 0 0-2579 {}}} SUCCS {{128 0 0-2582 {}} {128 0 0-2584 {}} {128 0 0-2586 {}} {128 0 0-2591 {}} {128 0 0-2593 {}} {128 0 0-2595 {}} {128 0 0-2597 {}} {128 0 0-2599 {}} {128 0 0-2601 {}} {128 0 0-2603 {}} {128 0 0-2605 {}} {128 0 0-2607 {}} {128 0 0-2609 {}} {128 0 0-2611 {}} {128 0 0-2613 {}} {128 0 0-2615 {}} {128 0 0-2617 {}} {128 0 0-2619 {}} {128 0 0-2620 {}}} CYCLES {}}
set a(0-2581) {NAME dec.decompress:for:asn(dec.m_input.m_LastMask.sva) TYPE ASSIGN PAR 0-2465 XREFS 4671 LOC {1 0.0048000000192000005 2 0.0 2 0.0 2 0.999999988} PREDS {{258 0 0-2496 {}}} SUCCS {{772 0 0-2496 {}} {259 0 0-2582 {}}} CYCLES {}}
set a(0-2582) {NAME dec.decompress:for:asn#15 TYPE ASSIGN PAR 0-2465 XREFS 4672 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2582 {}} {256 0 0-2468 {}} {256 0 0-2470 {}} {256 0 0-2472 {}} {256 0 0-2474 {}} {256 0 0-2476 {}} {256 0 0-2478 {}} {256 0 0-2480 {}} {256 0 0-2482 {}} {256 0 0-2486 {}} {256 0 0-2492 {}} {259 0 0-2581 {}}} SUCCS {{774 0 0-2468 {}} {774 0 0-2470 {}} {774 0 0-2472 {}} {774 0 0-2474 {}} {774 0 0-2476 {}} {774 0 0-2478 {}} {774 0 0-2480 {}} {774 0 0-2482 {}} {774 0 0-2486 {}} {774 0 0-2492 {}} {772 0 0-2582 {}}} CYCLES {}}
set a(0-2583) {NAME dec.decompress:for:asn(dec.m_input.m_CurrentByte#1.sva) TYPE ASSIGN PAR 0-2465 XREFS 4673 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2499 {}}} SUCCS {{772 0 0-2499 {}} {259 0 0-2584 {}}} CYCLES {}}
set a(0-2584) {NAME dec.decompress:for:asn#16 TYPE ASSIGN PAR 0-2465 XREFS 4674 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2584 {}} {256 0 0-2497 {}} {259 0 0-2583 {}}} SUCCS {{774 0 0-2497 {}} {772 0 0-2584 {}}} CYCLES {}}
set a(0-2585) {NAME dec.decompress:for:asn(dec.m_input.input_byte#1.sva) TYPE ASSIGN PAR 0-2465 XREFS 4675 LOC {1 0.059399988237599954 2 0.0 2 0.0 2 0.999999988} PREDS {{258 0 0-2502 {}}} SUCCS {{772 0 0-2502 {}} {259 0 0-2586 {}}} CYCLES {}}
set a(0-2586) {NAME dec.decompress:for:asn#17 TYPE ASSIGN PAR 0-2465 XREFS 4676 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2586 {}} {256 0 0-2488 {}} {256 0 0-2490 {}} {256 0 0-2500 {}} {259 0 0-2585 {}}} SUCCS {{774 0 0-2488 {}} {774 0 0-2490 {}} {774 0 0-2500 {}} {772 0 0-2586 {}}} CYCLES {}}
set a(0-2587) {NAME dec.decompress:value:asn#1 TYPE ASSIGN PAR 0-2465 XREFS 4677 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2591 {}}} SUCCS {{259 0 0-2588 {}} {256 0 0-2591 {}}} CYCLES {}}
set a(0-2588) {NAME dec.decompress:value:slc(dec.decompress:value#1.sg14)#4 TYPE READSLICE PAR 0-2465 XREFS 4678 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{259 0 0-2587 {}}} SUCCS {{258 0 0-2590 {}}} CYCLES {}}
set a(0-2589) {NAME dec.decompress:for:asn#18 TYPE ASSIGN PAR 0-2465 XREFS 4679 LOC {0 0.999999988 2 0.0 2 0.0 2 0.999999988} PREDS {{774 0 0-2593 {}}} SUCCS {{259 0 0-2590 {}} {256 0 0-2593 {}}} CYCLES {}}
set a(0-2590) {NAME dec.decompress:for:conc#2 TYPE CONCATENATE PAR 0-2465 XREFS 4680 LOC {0 0.999999988 2 0.0 2 0.0 2 0.999999988} PREDS {{258 0 0-2588 {}} {259 0 0-2589 {}}} SUCCS {{259 0 0-2591 {}}} CYCLES {}}
set a(0-2591) {NAME dec.decompress:for:asn#19 TYPE ASSIGN PAR 0-2465 XREFS 4681 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2591 {}} {256 0 0-2503 {}} {256 0 0-2587 {}} {259 0 0-2590 {}}} SUCCS {{774 0 0-2503 {}} {774 0 0-2587 {}} {772 0 0-2591 {}}} CYCLES {}}
set a(0-2592) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg13.sva) TYPE ASSIGN PAR 0-2465 XREFS 4682 LOC {0 0.999999988 2 0.0 2 0.0 2 0.999999988} PREDS {{774 0 0-2595 {}}} SUCCS {{259 0 0-2593 {}} {256 0 0-2595 {}}} CYCLES {}}
set a(0-2593) {NAME dec.decompress:for:asn#20 TYPE ASSIGN PAR 0-2465 XREFS 4683 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2593 {}} {256 0 0-2505 {}} {256 0 0-2589 {}} {259 0 0-2592 {}}} SUCCS {{774 0 0-2505 {}} {774 0 0-2589 {}} {772 0 0-2593 {}}} CYCLES {}}
set a(0-2594) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg12.sva) TYPE ASSIGN PAR 0-2465 XREFS 4684 LOC {0 0.999999988 2 0.0 2 0.0 2 0.999999988} PREDS {{774 0 0-2597 {}}} SUCCS {{259 0 0-2595 {}} {256 0 0-2597 {}}} CYCLES {}}
set a(0-2595) {NAME dec.decompress:for:asn#21 TYPE ASSIGN PAR 0-2465 XREFS 4685 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2595 {}} {256 0 0-2508 {}} {256 0 0-2592 {}} {259 0 0-2594 {}}} SUCCS {{774 0 0-2508 {}} {774 0 0-2592 {}} {772 0 0-2595 {}}} CYCLES {}}
set a(0-2596) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg11.sva) TYPE ASSIGN PAR 0-2465 XREFS 4686 LOC {0 0.999999988 2 0.0 2 0.0 2 0.999999988} PREDS {{774 0 0-2599 {}}} SUCCS {{259 0 0-2597 {}} {256 0 0-2599 {}}} CYCLES {}}
set a(0-2597) {NAME dec.decompress:for:asn#22 TYPE ASSIGN PAR 0-2465 XREFS 4687 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2597 {}} {256 0 0-2510 {}} {256 0 0-2594 {}} {259 0 0-2596 {}}} SUCCS {{774 0 0-2510 {}} {774 0 0-2594 {}} {772 0 0-2597 {}}} CYCLES {}}
set a(0-2598) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg10.sva) TYPE ASSIGN PAR 0-2465 XREFS 4688 LOC {0 0.999999988 2 0.0 2 0.0 2 0.999999988} PREDS {{774 0 0-2601 {}}} SUCCS {{259 0 0-2599 {}} {256 0 0-2601 {}}} CYCLES {}}
set a(0-2599) {NAME dec.decompress:for:asn#23 TYPE ASSIGN PAR 0-2465 XREFS 4689 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2599 {}} {256 0 0-2512 {}} {256 0 0-2596 {}} {259 0 0-2598 {}}} SUCCS {{774 0 0-2512 {}} {774 0 0-2596 {}} {772 0 0-2599 {}}} CYCLES {}}
set a(0-2600) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg9.sva) TYPE ASSIGN PAR 0-2465 XREFS 4690 LOC {0 0.999999988 2 0.0 2 0.0 2 0.999999988} PREDS {{774 0 0-2603 {}}} SUCCS {{259 0 0-2601 {}} {256 0 0-2603 {}}} CYCLES {}}
set a(0-2601) {NAME dec.decompress:for:asn#24 TYPE ASSIGN PAR 0-2465 XREFS 4691 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2601 {}} {256 0 0-2514 {}} {256 0 0-2598 {}} {259 0 0-2600 {}}} SUCCS {{774 0 0-2514 {}} {774 0 0-2598 {}} {772 0 0-2601 {}}} CYCLES {}}
set a(0-2602) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg8.sva) TYPE ASSIGN PAR 0-2465 XREFS 4692 LOC {0 0.999999988 2 0.0 2 0.0 2 0.999999988} PREDS {{774 0 0-2605 {}}} SUCCS {{259 0 0-2603 {}} {256 0 0-2605 {}}} CYCLES {}}
set a(0-2603) {NAME dec.decompress:for:asn#25 TYPE ASSIGN PAR 0-2465 XREFS 4693 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2603 {}} {256 0 0-2516 {}} {256 0 0-2600 {}} {259 0 0-2602 {}}} SUCCS {{774 0 0-2516 {}} {774 0 0-2600 {}} {772 0 0-2603 {}}} CYCLES {}}
set a(0-2604) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg7.sva) TYPE ASSIGN PAR 0-2465 XREFS 4694 LOC {0 0.999999988 2 0.0 2 0.0 2 0.999999988} PREDS {{774 0 0-2607 {}}} SUCCS {{259 0 0-2605 {}} {256 0 0-2607 {}}} CYCLES {}}
set a(0-2605) {NAME dec.decompress:for:asn#26 TYPE ASSIGN PAR 0-2465 XREFS 4695 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2605 {}} {256 0 0-2518 {}} {256 0 0-2602 {}} {259 0 0-2604 {}}} SUCCS {{774 0 0-2518 {}} {774 0 0-2602 {}} {772 0 0-2605 {}}} CYCLES {}}
set a(0-2606) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg6.sva) TYPE ASSIGN PAR 0-2465 XREFS 4696 LOC {0 0.999999988 2 0.0 2 0.0 2 0.999999988} PREDS {{774 0 0-2609 {}}} SUCCS {{259 0 0-2607 {}} {256 0 0-2609 {}}} CYCLES {}}
set a(0-2607) {NAME dec.decompress:for:asn#27 TYPE ASSIGN PAR 0-2465 XREFS 4697 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2607 {}} {256 0 0-2520 {}} {256 0 0-2604 {}} {259 0 0-2606 {}}} SUCCS {{774 0 0-2520 {}} {774 0 0-2604 {}} {772 0 0-2607 {}}} CYCLES {}}
set a(0-2608) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg5.sva) TYPE ASSIGN PAR 0-2465 XREFS 4698 LOC {0 0.999999988 2 0.0 2 0.0 2 0.999999988} PREDS {{774 0 0-2611 {}}} SUCCS {{259 0 0-2609 {}} {256 0 0-2611 {}}} CYCLES {}}
set a(0-2609) {NAME dec.decompress:for:asn#28 TYPE ASSIGN PAR 0-2465 XREFS 4699 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2609 {}} {256 0 0-2522 {}} {256 0 0-2606 {}} {259 0 0-2608 {}}} SUCCS {{774 0 0-2522 {}} {774 0 0-2606 {}} {772 0 0-2609 {}}} CYCLES {}}
set a(0-2610) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg4.sva) TYPE ASSIGN PAR 0-2465 XREFS 4700 LOC {0 0.999999988 2 0.0 2 0.0 2 0.999999988} PREDS {{774 0 0-2613 {}}} SUCCS {{259 0 0-2611 {}} {256 0 0-2613 {}}} CYCLES {}}
set a(0-2611) {NAME dec.decompress:for:asn#29 TYPE ASSIGN PAR 0-2465 XREFS 4701 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2611 {}} {256 0 0-2524 {}} {256 0 0-2608 {}} {259 0 0-2610 {}}} SUCCS {{774 0 0-2524 {}} {774 0 0-2608 {}} {772 0 0-2611 {}}} CYCLES {}}
set a(0-2612) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg3.sva) TYPE ASSIGN PAR 0-2465 XREFS 4702 LOC {0 0.999999988 2 0.0 2 0.0 2 0.999999988} PREDS {{774 0 0-2615 {}}} SUCCS {{259 0 0-2613 {}} {256 0 0-2615 {}}} CYCLES {}}
set a(0-2613) {NAME dec.decompress:for:asn#30 TYPE ASSIGN PAR 0-2465 XREFS 4703 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2613 {}} {256 0 0-2526 {}} {256 0 0-2610 {}} {259 0 0-2612 {}}} SUCCS {{774 0 0-2526 {}} {774 0 0-2610 {}} {772 0 0-2613 {}}} CYCLES {}}
set a(0-2614) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg2.sva) TYPE ASSIGN PAR 0-2465 XREFS 4704 LOC {0 0.999999988 2 0.0 2 0.0 2 0.999999988} PREDS {{774 0 0-2617 {}}} SUCCS {{259 0 0-2615 {}} {256 0 0-2617 {}}} CYCLES {}}
set a(0-2615) {NAME dec.decompress:for:asn#31 TYPE ASSIGN PAR 0-2465 XREFS 4705 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2615 {}} {256 0 0-2528 {}} {256 0 0-2612 {}} {259 0 0-2614 {}}} SUCCS {{774 0 0-2528 {}} {774 0 0-2612 {}} {772 0 0-2615 {}}} CYCLES {}}
set a(0-2616) {NAME dec.decompress:for:asn(dec.decompress:value#1.sg1.sva) TYPE ASSIGN PAR 0-2465 XREFS 4706 LOC {0 0.999999988 2 0.0 2 0.0 2 0.999999988} PREDS {{774 0 0-2619 {}}} SUCCS {{259 0 0-2617 {}} {256 0 0-2619 {}}} CYCLES {}}
set a(0-2617) {NAME dec.decompress:for:asn#32 TYPE ASSIGN PAR 0-2465 XREFS 4707 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2617 {}} {256 0 0-2530 {}} {256 0 0-2614 {}} {259 0 0-2616 {}}} SUCCS {{774 0 0-2530 {}} {774 0 0-2614 {}} {772 0 0-2617 {}}} CYCLES {}}
set a(0-2618) {NAME dec.decompress:for:asn(dec.decompress:value#3.sva) TYPE ASSIGN PAR 0-2465 XREFS 4708 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2575 {}}} SUCCS {{772 0 0-2575 {}} {259 0 0-2619 {}}} CYCLES {}}
set a(0-2619) {NAME dec.decompress:for:asn#33 TYPE ASSIGN PAR 0-2465 XREFS 4709 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2619 {}} {256 0 0-2532 {}} {256 0 0-2616 {}} {259 0 0-2618 {}}} SUCCS {{774 0 0-2532 {}} {774 0 0-2616 {}} {772 0 0-2619 {}}} CYCLES {}}
set a(0-2620) {NAME dec.decompress:for:asn(dec.decompress:for:i#1.sva) TYPE ASSIGN PAR 0-2465 XREFS 4710 LOC {2 0.0 2 0.0 2 0.0 2 0.999999988} PREDS {{128 0 0-2580 {}} {772 0 0-2620 {}} {256 0 0-2576 {}} {258 0 0-2578 {}}} SUCCS {{774 0 0-2576 {}} {772 0 0-2620 {}}} CYCLES {}}
set a(0-2465) {CHI {0-2466 0-2467 0-2468 0-2469 0-2470 0-2471 0-2472 0-2473 0-2474 0-2475 0-2476 0-2477 0-2478 0-2479 0-2480 0-2481 0-2482 0-2483 0-2484 0-2485 0-2486 0-2487 0-2488 0-2489 0-2490 0-2491 0-2492 0-2493 0-2494 0-2495 0-2496 0-2497 0-2498 0-2499 0-2500 0-2501 0-2502 0-2503 0-2504 0-2505 0-2506 0-2507 0-2508 0-2509 0-2510 0-2511 0-2512 0-2513 0-2514 0-2515 0-2516 0-2517 0-2518 0-2519 0-2520 0-2521 0-2522 0-2523 0-2524 0-2525 0-2526 0-2527 0-2528 0-2529 0-2530 0-2531 0-2532 0-2533 0-2534 0-2535 0-2536 0-2537 0-2538 0-2539 0-2540 0-2541 0-2542 0-2543 0-2544 0-2545 0-2546 0-2547 0-2548 0-2549 0-2550 0-2551 0-2552 0-2553 0-2554 0-2555 0-2556 0-2557 0-2558 0-2559 0-2560 0-2561 0-2562 0-2563 0-2564 0-2565 0-2566 0-2567 0-2568 0-2569 0-2570 0-2571 0-2572 0-2573 0-2574 0-2575 0-2576 0-2577 0-2578 0-2579 0-2580 0-2581 0-2582 0-2583 0-2584 0-2585 0-2586 0-2587 0-2588 0-2589 0-2590 0-2591 0-2592 0-2593 0-2594 0-2595 0-2596 0-2597 0-2598 0-2599 0-2600 0-2601 0-2602 0-2603 0-2604 0-2605 0-2606 0-2607 0-2608 0-2609 0-2610 0-2611 0-2612 0-2613 0-2614 0-2615 0-2616 0-2617 0-2618 0-2619 0-2620} ITERATIONS 16 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 32 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 32 TOTAL_CYCLES_IN 32 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 32 NAME dec.decompress:for TYPE LOOP DELAY {1375.00 ns} PAR 0-801 XREFS 4711 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{130 0 0-2442 {}} {130 0 0-2446 {}} {130 0 0-2447 {}} {130 0 0-2448 {}} {258 0 0-2462 {}} {258 0 0-2460 {}} {258 0 0-2458 {}} {258 0 0-2456 {}} {258 0 0-2454 {}} {258 0 0-2452 {}} {258 0 0-2450 {}} {258 0 0-2449 {}} {258 0 0-2451 {}} {258 0 0-2453 {}} {258 0 0-2455 {}} {258 0 0-2457 {}} {258 0 0-2459 {}} {258 0 0-2461 {}} {258 0 0-2463 {}} {258 0 0-2443 {}} {258 0 0-2445 {}} {258 0 0-2444 {}} {130 0 0-2324 {}} {259 0 0-2464 {}}} SUCCS {{772 0 0-2443 {}} {772 0 0-2444 {}} {772 0 0-2445 {}} {772 0 0-2449 {}} {772 0 0-2450 {}} {772 0 0-2451 {}} {772 0 0-2452 {}} {772 0 0-2453 {}} {772 0 0-2454 {}} {772 0 0-2455 {}} {772 0 0-2456 {}} {772 0 0-2457 {}} {772 0 0-2458 {}} {772 0 0-2459 {}} {772 0 0-2460 {}} {772 0 0-2461 {}} {772 0 0-2462 {}} {772 0 0-2463 {}} {772 0 0-2464 {}} {258 0 0-2621 {}} {256 0 0-4377 {}}} CYCLES {}}
set a(0-2622) {NAME dec.decompress:value:asn(dec.decompress:value#3.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4712 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3040 {}}} SUCCS {{259 0 0-2623 {}} {130 0 0-2693 {}} {256 0 0-3040 {}}} CYCLES {}}
set a(0-2623) {NAME dec.decompress:value:asn#2 TYPE ASSIGN PAR 0-2621 XREFS 4713 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3039 {}} {259 0 0-2622 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2624) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg1.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4714 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3038 {}}} SUCCS {{259 0 0-2625 {}} {130 0 0-2693 {}} {256 0 0-3038 {}}} CYCLES {}}
set a(0-2625) {NAME dec.decompress:value:asn#3 TYPE ASSIGN PAR 0-2621 XREFS 4715 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3037 {}} {259 0 0-2624 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2626) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg2.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4716 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3036 {}}} SUCCS {{259 0 0-2627 {}} {130 0 0-2693 {}} {256 0 0-3036 {}}} CYCLES {}}
set a(0-2627) {NAME dec.decompress:value:asn#4 TYPE ASSIGN PAR 0-2621 XREFS 4717 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3035 {}} {259 0 0-2626 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2628) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg3.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4718 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3034 {}}} SUCCS {{259 0 0-2629 {}} {130 0 0-2693 {}} {256 0 0-3034 {}}} CYCLES {}}
set a(0-2629) {NAME dec.decompress:value:asn#5 TYPE ASSIGN PAR 0-2621 XREFS 4719 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3033 {}} {259 0 0-2628 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2630) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg4.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4720 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3032 {}}} SUCCS {{259 0 0-2631 {}} {130 0 0-2693 {}} {256 0 0-3032 {}}} CYCLES {}}
set a(0-2631) {NAME dec.decompress:value:asn#6 TYPE ASSIGN PAR 0-2621 XREFS 4721 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3031 {}} {259 0 0-2630 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2632) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg5.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4722 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3030 {}}} SUCCS {{259 0 0-2633 {}} {130 0 0-2693 {}} {256 0 0-3030 {}}} CYCLES {}}
set a(0-2633) {NAME dec.decompress:value:asn#7 TYPE ASSIGN PAR 0-2621 XREFS 4723 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3029 {}} {259 0 0-2632 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2634) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg6.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4724 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3028 {}}} SUCCS {{259 0 0-2635 {}} {130 0 0-2693 {}} {256 0 0-3028 {}}} CYCLES {}}
set a(0-2635) {NAME dec.decompress:value:asn#8 TYPE ASSIGN PAR 0-2621 XREFS 4725 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3027 {}} {259 0 0-2634 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2636) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg7.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4726 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3026 {}}} SUCCS {{259 0 0-2637 {}} {130 0 0-2693 {}} {256 0 0-3026 {}}} CYCLES {}}
set a(0-2637) {NAME dec.decompress:value:asn#9 TYPE ASSIGN PAR 0-2621 XREFS 4727 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3025 {}} {259 0 0-2636 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2638) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg8.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4728 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3024 {}}} SUCCS {{259 0 0-2639 {}} {130 0 0-2693 {}} {256 0 0-3024 {}}} CYCLES {}}
set a(0-2639) {NAME dec.decompress:value:asn#10 TYPE ASSIGN PAR 0-2621 XREFS 4729 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3023 {}} {259 0 0-2638 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2640) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg9.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4730 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3022 {}}} SUCCS {{259 0 0-2641 {}} {130 0 0-2693 {}} {256 0 0-3022 {}}} CYCLES {}}
set a(0-2641) {NAME dec.decompress:value:asn#11 TYPE ASSIGN PAR 0-2621 XREFS 4731 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3021 {}} {259 0 0-2640 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2642) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg10.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4732 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3020 {}}} SUCCS {{259 0 0-2643 {}} {130 0 0-2693 {}} {256 0 0-3020 {}}} CYCLES {}}
set a(0-2643) {NAME dec.decompress:value:asn#12 TYPE ASSIGN PAR 0-2621 XREFS 4733 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3019 {}} {259 0 0-2642 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2644) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg11.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4734 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3018 {}}} SUCCS {{259 0 0-2645 {}} {130 0 0-2693 {}} {256 0 0-3018 {}}} CYCLES {}}
set a(0-2645) {NAME dec.decompress:value:asn#13 TYPE ASSIGN PAR 0-2621 XREFS 4735 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3017 {}} {259 0 0-2644 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2646) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg12.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4736 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3016 {}}} SUCCS {{259 0 0-2647 {}} {130 0 0-2693 {}} {256 0 0-3016 {}}} CYCLES {}}
set a(0-2647) {NAME dec.decompress:value:asn#14 TYPE ASSIGN PAR 0-2621 XREFS 4737 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3015 {}} {259 0 0-2646 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2648) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg13.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4738 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3014 {}}} SUCCS {{259 0 0-2649 {}} {130 0 0-2693 {}} {256 0 0-3014 {}}} CYCLES {}}
set a(0-2649) {NAME dec.decompress:value:asn#15 TYPE ASSIGN PAR 0-2621 XREFS 4739 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3013 {}} {259 0 0-2648 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2650) {NAME dec.m_input.m_LastMask:asn(dec.m_input.m_LastMask.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4740 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-2999 {}}} SUCCS {{259 0 0-2651 {}} {130 0 0-2693 {}} {256 0 0-2999 {}}} CYCLES {}}
set a(0-2651) {NAME dec.m_input.m_LastMask:asn TYPE ASSIGN PAR 0-2621 XREFS 4741 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-2998 {}} {259 0 0-2650 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2652) {NAME dec.m_input.m_CurrentByte:asn(dec.m_input.m_CurrentByte#1.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4742 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3006 {}}} SUCCS {{259 0 0-2653 {}} {130 0 0-2693 {}} {256 0 0-3006 {}}} CYCLES {}}
set a(0-2653) {NAME dec.m_input.m_CurrentByte:asn TYPE ASSIGN PAR 0-2621 XREFS 4743 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3005 {}} {259 0 0-2652 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2654) {NAME dec.m_input.input_byte:asn(dec.m_input.input_byte#1.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4744 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3008 {}}} SUCCS {{259 0 0-2655 {}} {130 0 0-2693 {}} {256 0 0-3008 {}}} CYCLES {}}
set a(0-2655) {NAME dec.m_input.input_byte:asn TYPE ASSIGN PAR 0-2621 XREFS 4745 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3007 {}} {259 0 0-2654 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2656) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg14.lpi#3) TYPE ASSIGN PAR 0-2621 XREFS 4746 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{774 0 0-3012 {}}} SUCCS {{259 0 0-2657 {}} {130 0 0-2693 {}} {256 0 0-3012 {}}} CYCLES {}}
set a(0-2657) {NAME dec.decompress:value:asn#16 TYPE ASSIGN PAR 0-2621 XREFS 4747 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2793 {}} {772 0 0-3011 {}} {259 0 0-2656 {}}} SUCCS {{130 0 0-2693 {}} {258 0 0-2793 {}}} CYCLES {}}
set a(0-2658) {NAME dec.m_output.index_range:asn(dec.m_output.index_range#1.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 4748 LOC {0 0.999999988 1 0.999999988 1 0.999999988 15 0.9951999879807999} PREDS {} SUCCS {{258 0 0-3042 {}}} CYCLES {}}
set a(0-2659) {NAME dec.decompress:low:asn TYPE ASSIGN PAR 0-2621 XREFS 4749 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8637999874551999} PREDS {{774 0 0-3001 {}}} SUCCS {{259 0 0-2660 {}} {130 0 0-2693 {}} {256 0 0-3001 {}}} CYCLES {}}
set a(0-2660) {NAME dec.decompress:low:slc(dec.decompress:low) TYPE READSLICE PAR 0-2621 XREFS 4750 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8637999874551999} PREDS {{259 0 0-2659 {}}} SUCCS {{259 0 0-2661 {}} {130 0 0-2693 {}}} CYCLES {}}
set a(0-2661) {NAME dec.decompress:low:not TYPE NOT PAR 0-2621 XREFS 4751 LOC {0 0.999999988 1 0.8637999874551999 1 0.8637999874551999 1 0.8637999874551999} PREDS {{259 0 0-2660 {}}} SUCCS {{259 0 0-2662 {}} {130 0 0-2693 {}}} CYCLES {}}
set a(0-2662) {NAME dec.decompress:for#1:range:conc TYPE CONCATENATE PAR 0-2621 XREFS 4752 LOC {0 0.999999988 1 0.8637999874551999 1 0.8637999874551999 1 0.8637999874551999} PREDS {{259 0 0-2661 {}}} SUCCS {{259 0 0-2663 {}} {130 0 0-2693 {}}} CYCLES {}}
set a(0-2663) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,15,1,33) AREA_SCORE 32.00 QUANTITY 2 NAME dec.decompress:for#1:range:acc#2 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-2621 XREFS 4753 LOC {1 0.0 1 0.8637999874551999 1 0.8637999874551999 1 0.9318999577275998 1 0.9318999577275998} PREDS {{259 0 0-2662 {}}} SUCCS {{258 0 0-2665 {}} {130 0 0-2693 {}}} CYCLES {}}
set a(0-2664) {NAME dec.decompress:for#1:range:asn TYPE ASSIGN PAR 0-2621 XREFS 4754 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{774 0 0-3010 {}}} SUCCS {{259 0 0-2665 {}} {130 0 0-2693 {}} {256 0 0-3010 {}}} CYCLES {}}
set a(0-2665) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,32,0,32) AREA_SCORE 32.00 QUANTITY 2 NAME dec.decompress:for#1:range:acc TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-2621 XREFS 4755 LOC {1 0.0681000002724 1 0.9318999877276 1 0.9318999877276 1 0.9999999579999999 1 0.9999999579999999} PREDS {{258 0 0-2663 {}} {259 0 0-2664 {}}} SUCCS {{258 0 0-2691 {}} {130 0 0-2693 {}} {258 0 0-2783 {}} {258 0 0-2789 {}}} CYCLES {}}
set a(0-2666) {NAME dec.decompress:value:asn#17 TYPE ASSIGN PAR 0-2621 XREFS 4756 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{774 0 0-3012 {}}} SUCCS {{258 0 0-2681 {}} {130 0 0-2693 {}} {256 0 0-3012 {}}} CYCLES {}}
set a(0-2667) {NAME dec.decompress:value:asn#18 TYPE ASSIGN PAR 0-2621 XREFS 4757 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{774 0 0-3014 {}}} SUCCS {{258 0 0-2681 {}} {130 0 0-2693 {}} {256 0 0-3014 {}}} CYCLES {}}
set a(0-2668) {NAME dec.decompress:value:asn#19 TYPE ASSIGN PAR 0-2621 XREFS 4758 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{774 0 0-3016 {}}} SUCCS {{258 0 0-2681 {}} {130 0 0-2693 {}} {256 0 0-3016 {}}} CYCLES {}}
set a(0-2669) {NAME dec.decompress:value:asn#20 TYPE ASSIGN PAR 0-2621 XREFS 4759 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{774 0 0-3018 {}}} SUCCS {{258 0 0-2681 {}} {130 0 0-2693 {}} {256 0 0-3018 {}}} CYCLES {}}
set a(0-2670) {NAME dec.decompress:value:asn#21 TYPE ASSIGN PAR 0-2621 XREFS 4760 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{774 0 0-3020 {}}} SUCCS {{258 0 0-2681 {}} {130 0 0-2693 {}} {256 0 0-3020 {}}} CYCLES {}}
set a(0-2671) {NAME dec.decompress:value:asn#22 TYPE ASSIGN PAR 0-2621 XREFS 4761 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{774 0 0-3022 {}}} SUCCS {{258 0 0-2681 {}} {130 0 0-2693 {}} {256 0 0-3022 {}}} CYCLES {}}
set a(0-2672) {NAME dec.decompress:value:asn#23 TYPE ASSIGN PAR 0-2621 XREFS 4762 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{774 0 0-3024 {}}} SUCCS {{258 0 0-2681 {}} {130 0 0-2693 {}} {256 0 0-3024 {}}} CYCLES {}}
set a(0-2673) {NAME dec.decompress:value:asn#24 TYPE ASSIGN PAR 0-2621 XREFS 4763 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{774 0 0-3026 {}}} SUCCS {{258 0 0-2681 {}} {130 0 0-2693 {}} {256 0 0-3026 {}}} CYCLES {}}
set a(0-2674) {NAME dec.decompress:value:asn#25 TYPE ASSIGN PAR 0-2621 XREFS 4764 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{774 0 0-3028 {}}} SUCCS {{258 0 0-2681 {}} {130 0 0-2693 {}} {256 0 0-3028 {}}} CYCLES {}}
set a(0-2675) {NAME dec.decompress:value:asn#26 TYPE ASSIGN PAR 0-2621 XREFS 4765 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{774 0 0-3030 {}}} SUCCS {{258 0 0-2681 {}} {130 0 0-2693 {}} {256 0 0-3030 {}}} CYCLES {}}
set a(0-2676) {NAME dec.decompress:value:asn#27 TYPE ASSIGN PAR 0-2621 XREFS 4766 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{774 0 0-3032 {}}} SUCCS {{258 0 0-2681 {}} {130 0 0-2693 {}} {256 0 0-3032 {}}} CYCLES {}}
set a(0-2677) {NAME dec.decompress:value:asn#28 TYPE ASSIGN PAR 0-2621 XREFS 4767 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{774 0 0-3034 {}}} SUCCS {{258 0 0-2681 {}} {130 0 0-2693 {}} {256 0 0-3034 {}}} CYCLES {}}
set a(0-2678) {NAME dec.decompress:value:asn#29 TYPE ASSIGN PAR 0-2621 XREFS 4768 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{774 0 0-3036 {}}} SUCCS {{258 0 0-2681 {}} {130 0 0-2693 {}} {256 0 0-3036 {}}} CYCLES {}}
set a(0-2679) {NAME dec.decompress:value:asn#30 TYPE ASSIGN PAR 0-2621 XREFS 4769 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{774 0 0-3038 {}}} SUCCS {{258 0 0-2681 {}} {130 0 0-2693 {}} {256 0 0-3038 {}}} CYCLES {}}
set a(0-2680) {NAME dec.decompress:value:asn#31 TYPE ASSIGN PAR 0-2621 XREFS 4770 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{774 0 0-3040 {}}} SUCCS {{259 0 0-2681 {}} {130 0 0-2693 {}} {256 0 0-3040 {}}} CYCLES {}}
set a(0-2681) {NAME dec.decompress:value:conc TYPE CONCATENATE PAR 0-2621 XREFS 4771 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{258 0 0-2679 {}} {258 0 0-2678 {}} {258 0 0-2677 {}} {258 0 0-2676 {}} {258 0 0-2675 {}} {258 0 0-2674 {}} {258 0 0-2673 {}} {258 0 0-2672 {}} {258 0 0-2671 {}} {258 0 0-2670 {}} {258 0 0-2669 {}} {258 0 0-2668 {}} {258 0 0-2667 {}} {258 0 0-2666 {}} {259 0 0-2680 {}}} SUCCS {{258 0 0-2686 {}} {130 0 0-2693 {}}} CYCLES {}}
set a(0-2682) {NAME dec.decompress:low:asn#1 TYPE ASSIGN PAR 0-2621 XREFS 4772 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.5080522940322092} PREDS {{774 0 0-3001 {}}} SUCCS {{259 0 0-2683 {}} {130 0 0-2693 {}} {256 0 0-3001 {}}} CYCLES {}}
set a(0-2683) {NAME dec.decompress:low:slc(dec.decompress:low)#1 TYPE READSLICE PAR 0-2621 XREFS 4773 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.5080522940322092} PREDS {{259 0 0-2682 {}}} SUCCS {{259 0 0-2684 {}} {130 0 0-2693 {}}} CYCLES {}}
set a(0-2684) {NAME dec.decompress:low:not#1 TYPE NOT PAR 0-2621 XREFS 4774 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{259 0 0-2683 {}}} SUCCS {{259 0 0-2685 {}} {130 0 0-2693 {}}} CYCLES {}}
set a(0-2685) {NAME dec.decompress:for#1:scaled_value:conc TYPE CONCATENATE PAR 0-2621 XREFS 4775 LOC {0 0.999999988 1 0.5080522940322092 1 0.5080522940322092 1 0.5080522940322092} PREDS {{259 0 0-2684 {}}} SUCCS {{259 0 0-2686 {}} {130 0 0-2693 {}}} CYCLES {}}
set a(0-2686) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,32,0,33) AREA_SCORE 32.00 QUANTITY 1 NAME dec.decompress:for#1:scaled_value:acc#4 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-2621 XREFS 4776 LOC {1 0.0 1 0.5080522940322092 1 0.5080522940322092 1 0.5761522643046091 1 0.5761522643046091} PREDS {{258 0 0-2681 {}} {259 0 0-2685 {}}} SUCCS {{259 0 0-2687 {}} {130 0 0-2693 {}}} CYCLES {}}
set a(0-2687) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(33,0,33,1,34) AREA_SCORE 33.00 QUANTITY 1 NAME dec.decompress:for#1:scaled_value:acc#3 TYPE ACCU DELAY {2.30 ns} LIBRARY_DELAY {2.30 ns} PAR 0-2621 XREFS 4777 LOC {1 0.0681000002724 1 0.5761522943046092 1 0.5761522943046092 1 0.6451522645806091 1 0.6451522645806091} PREDS {{259 0 0-2686 {}}} SUCCS {{258 0 0-2689 {}} {130 0 0-2693 {}}} CYCLES {}}
set a(0-2688) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) AREA_SCORE 0.00 QUANTITY 1 NAME ModelA::getCount:read_mem(cmodel.cumulative_frequency:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-2621 XREFS 4778 LOC {0 1.0 0 1.0 0 1.0 1 0.07379997029519988 1 0.07379997029519988} PREDS {{774 0 0-2693 {}}} SUCCS {{259 0 0-2689 {}} {130 0 0-2693 {}}} CYCLES {}}
set a(0-2689) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mul(32,0,34,1,66) AREA_SCORE 2768.00 QUANTITY 1 NAME dec.decompress:for#1:scaled_value:mul TYPE MUL DELAY {8.54 ns} LIBRARY_DELAY {8.54 ns} PAR 0-2621 XREFS 4779 LOC {1 0.13709998854839997 1 0.6451522825806091 1 0.6451522825806091 1 0.9012999628531023 1 0.9012999628531023} PREDS {{258 0 0-2687 {}} {259 0 0-2688 {}}} SUCCS {{259 0 0-2690 {}} {130 0 0-2693 {}}} CYCLES {}}
set a(0-2690) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(66,1,1,1,67) AREA_SCORE 66.00 QUANTITY 1 NAME dec.decompress:for#1:scaled_value:acc TYPE ACCU DELAY {3.29 ns} LIBRARY_DELAY {3.29 ns} PAR 0-2621 XREFS 4780 LOC {1 0.3932476935729908 1 0.9012999876051999 1 0.9012999876051999 1 0.9999999579999999 1 0.9999999579999999} PREDS {{259 0 0-2689 {}}} SUCCS {{259 0 0-2691 {}} {130 0 0-2693 {}}} CYCLES {}}
set a(0-2691) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_div(67,33,1) AREA_SCORE 2925.70 QUANTITY 1 MULTICYCLE mgc_div(67,33,1) NAME dec.decompress:for#1:scaled_value:div TYPE DIV DELAY {5cy+14.39 ns} LIBRARY_DELAY {222.72 ns} PAR 0-2621 XREFS 4781 LOC {1 1.0 1 1.0 1 1.0 7 0.43170434772181654 7 0.43170434772181654} PREDS {{258 0 0-2665 {}} {259 0 0-2690 {}}} SUCCS {{258 0 0-2693 {}}} CYCLES {}}
set a(0-2692) {NAME ModelA::getChar:for:i:asn(ModelA::getChar:for:i) TYPE ASSIGN PAR 0-2621 XREFS 4782 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.999999988} PREDS {{772 0 0-2693 {}} {772 0 0-2755 {}}} SUCCS {{259 0 0-2693 {}}} CYCLES {}}
set a(0-2694) {NAME ModelA::getChar:for:asn(ModelA::getChar:for:not.sxt) TYPE ASSIGN PAR 0-2693 XREFS 4783 LOC {0 0.999999988 0 0.999999988 0 0.999999988 4 0.999999988} PREDS {{772 0 0-2742 {}} {772 0 0-2743 {}}} SUCCS {{130 0 0-2716 {}} {130 0 0-2738 {}} {256 0 0-2742 {}} {130 0 0-2744 {}}} CYCLES {}}
set a(0-2695) {NAME cmodel.m_frozen:asn(cmodel.m_frozen.sva#1) TYPE ASSIGN PAR 0-2693 XREFS 4784 LOC {0 0.999999988 6 0.999999988 6 0.999999988 6 0.999999988} PREDS {} SUCCS {} CYCLES {}}
set a(0-2696) {NAME ModelA::getChar:for:if:p.count:asn(ModelA::getChar:for:if:p.count.sva) TYPE ASSIGN PAR 0-2693 XREFS 4785 LOC {0 0.999999988 3 0.07379998829519994 3 0.07379998829519994 6 0.999999988} PREDS {} SUCCS {} CYCLES {}}
set a(0-2697) {NAME ModelA::getChar:for:if:p.low:asn(ModelA::getChar:for:if:p.low.sva) TYPE ASSIGN PAR 0-2693 XREFS 4786 LOC {0 0.999999988 4 0.07379998829519994 4 0.07379998829519994 6 0.999999988} PREDS {} SUCCS {} CYCLES {}}
set a(0-2698) {NAME ModelA::getChar:for:if:asn TYPE ASSIGN PAR 0-2693 XREFS 4787 LOC {0 0.999999988 1 0.7803202951212811 1 0.7803202951212811 2 0.7803202951212811} PREDS {{774 0 0-2745 {}}} SUCCS {{259 0 0-2699 {}} {130 0 0-2716 {}} {130 0 0-2738 {}} {130 0 0-2744 {}} {256 0 0-2745 {}}} CYCLES {}}
set a(0-2699) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 2 NAME ModelA::getChar:for:acc#2 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-2693 XREFS 4788 LOC {1 0.0 1 0.7803202951212811 1 0.7803202951212811 1 0.8277202653108809 2 0.8277202653108809} PREDS {{259 0 0-2698 {}}} SUCCS {{259 0 0-2700 {}} {258 0 0-2713 {}} {130 0 0-2716 {}} {130 0 0-2738 {}} {258 0 0-2739 {}} {130 0 0-2744 {}} {258 0 0-2745 {}}} CYCLES {}}
set a(0-2700) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) AREA_SCORE 0.00 QUANTITY 1 NAME ModelA::getChar:for:if:read_mem(cmodel.cumulative_frequency:rsc.d)#1 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-2693 XREFS 4789 LOC {1 1.0 1 1.0 1 1.0 2 0.07379997029519988 3 0.07379997029519988} PREDS {{774 0 0-2716 {}} {259 0 0-2699 {}}} SUCCS {{258 0 0-2702 {}} {130 0 0-2716 {}} {130 0 0-2738 {}} {130 0 0-2744 {}}} CYCLES {}}
set a(0-2701) {NAME ModelA::getChar:for:if:conc TYPE CONCATENATE PAR 0-2693 XREFS 4790 LOC {0 0.999999988 2 0.9300999877203999 2 0.9300999877203999 3 0.7578202950312811} PREDS {} SUCCS {{258 0 0-2704 {}} {130 0 0-2716 {}} {130 0 0-2738 {}} {130 0 0-2744 {}}} CYCLES {}}
set a(0-2702) {NAME ModelA::getChar:for:not#1 TYPE NOT PAR 0-2693 XREFS 4791 LOC {2 0.07379998829519994 2 0.9300999877203999 2 0.9300999877203999 3 0.7578202950312811} PREDS {{258 0 0-2700 {}}} SUCCS {{259 0 0-2703 {}} {130 0 0-2716 {}} {130 0 0-2738 {}} {130 0 0-2744 {}}} CYCLES {}}
set a(0-2703) {NAME ModelA::getChar:for:if:conc#2 TYPE CONCATENATE PAR 0-2693 XREFS 4792 LOC {2 0.07379998829519994 2 0.9300999877203999 2 0.9300999877203999 3 0.7578202950312811} PREDS {{259 0 0-2702 {}}} SUCCS {{259 0 0-2704 {}} {130 0 0-2716 {}} {130 0 0-2738 {}} {130 0 0-2744 {}}} CYCLES {}}
set a(0-2704) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(34,0,33,0,34) AREA_SCORE 34.00 QUANTITY 1 NAME ModelA::getChar:for:if:acc TYPE ACCU DELAY {2.33 ns} LIBRARY_DELAY {2.33 ns} PAR 0-2693 XREFS 4793 LOC {2 0.07379998829519994 2 0.9300999877203999 2 0.9300999877203999 2 0.9999999579999999 3 0.827720265310881} PREDS {{258 0 0-2701 {}} {259 0 0-2703 {}}} SUCCS {{259 0 0-2705 {}} {130 0 0-2716 {}} {130 0 0-2738 {}} {130 0 0-2744 {}}} CYCLES {}}
set a(0-2705) {NAME ModelA::getChar:for:if:slc TYPE READSLICE PAR 0-2693 XREFS 4794 LOC {2 0.14369998857479996 2 0.999999988 2 0.999999988 3 0.8277202953108812} PREDS {{259 0 0-2704 {}}} SUCCS {{259 0 0-2706 {}} {130 0 0-2716 {}} {130 0 0-2738 {}} {130 0 0-2744 {}}} CYCLES {}}
set a(0-2706) {NAME ModelA::getChar:for:slc#1 TYPE READSLICE PAR 0-2693 XREFS 4795 LOC {2 0.14369998857479996 2 0.999999988 2 0.999999988 3 0.8277202953108812} PREDS {{259 0 0-2705 {}}} SUCCS {{259 0 0-2707 {}} {130 0 0-2716 {}} {130 0 0-2738 {}} {130 0 0-2744 {}}} CYCLES {}}
set a(0-2707) {NAME ModelA::getChar:for:sel TYPE SELECT PAR 0-2693 XREFS 4796 LOC {2 0.14369998857479996 2 0.999999988 2 0.999999988 3 0.8277202953108812} PREDS {{259 0 0-2706 {}}} SUCCS {{146 0 0-2708 {}} {146 0 0-2709 {}} {146 0 0-2710 {}} {146 0 0-2711 {}} {130 0 0-2712 {}} {130 0 0-2738 {}}} CYCLES {}}
set a(0-2708) {NAME ModelA::getChar:for:if:asn#1 TYPE ASSIGN PAR 0-2693 XREFS 4797 LOC {2 0.14369998857479996 3 0.8277202953108812 3 0.8277202953108812 3 0.8277202953108812} PREDS {{146 0 0-2707 {}} {774 0 0-2745 {}}} SUCCS {{259 0 0-2709 {}} {130 0 0-2716 {}} {130 0 0-2738 {}} {256 0 0-2745 {}}} CYCLES {}}
set a(0-2709) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) AREA_SCORE 0.00 QUANTITY 1 NAME ModelA::getChar:for:if:read_mem(cmodel.cumulative_frequency:rsc.d)#2 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-2693 XREFS 4798 LOC {2 1.0 3 1.0 3 1.0 4 0.07379997029519988 4 0.07379997029519988} PREDS {{146 0 0-2707 {}} {774 0 0-2716 {}} {259 0 0-2708 {}}} SUCCS {{130 0 0-2716 {}} {130 0 0-2738 {}}} CYCLES {}}
set a(0-2710) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) AREA_SCORE 0.00 QUANTITY 1 NAME ModelA::getChar:for:if:read_mem(cmodel.cumulative_frequency:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-2693 XREFS 4799 LOC {2 1.0 2 1.0 2 1.0 3 0.07379997029519988 4 0.07379997029519988} PREDS {{146 0 0-2707 {}} {774 0 0-2716 {}}} SUCCS {{130 0 0-2716 {}} {130 0 0-2738 {}}} CYCLES {}}
set a(0-2711) {NAME ModelA::getChar:for:if:asn#2 TYPE ASSIGN PAR 0-2693 XREFS 4800 LOC {2 0.14369998857479996 2 0.999999988 2 0.999999988 4 0.999999988} PREDS {{146 0 0-2707 {}}} SUCCS {{259 0 0-2712 {}} {130 0 0-2716 {}} {130 0 0-2738 {}}} CYCLES {}}
set a(0-2712) {NAME ModelA::getChar:for:if:sel TYPE SELECT PAR 0-2693 XREFS 4801 LOC {2 0.14369998857479996 2 0.999999988 2 0.999999988 4 0.999999988} PREDS {{130 0 0-2707 {}} {259 0 0-2711 {}}} SUCCS {{146 0 0-2713 {}} {130 0 0-2714 {}} {130 0 0-2715 {}} {130 0 0-2716 {}} {146 0 0-2734 {}} {146 0 0-2735 {}} {146 0 0-2736 {}} {146 0 0-2737 {}}} CYCLES {}}
set a(0-2713) {NAME ModelA::update#1:for:i:conc TYPE CONCATENATE PAR 0-2693 XREFS 4802 LOC {2 0.14369998857479996 2 0.999999988 2 0.999999988 4 0.999999988} PREDS {{146 0 0-2712 {}} {258 0 0-2699 {}}} SUCCS {{259 0 0-2714 {}} {130 0 0-2716 {}}} CYCLES {}}
set a(0-2714) {NAME ModelA::update#1:for:i:asn TYPE ASSIGN PAR 0-2693 XREFS 4803 LOC {2 0.14369998857479996 2 0.999999988 2 0.999999988 4 0.999999988} PREDS {{130 0 0-2712 {}} {772 0 0-2716 {}} {259 0 0-2713 {}}} SUCCS {{258 0 0-2716 {}}} CYCLES {}}
set a(0-2715) {NAME ModelA::update#1:for:asn(exit:ModelA::update#1:for.sva)#2 TYPE ASSIGN PAR 0-2693 XREFS 4804 LOC {2 0.14369998857479996 2 0.999999988 2 0.999999988 4 0.999999988} PREDS {{130 0 0-2712 {}} {772 0 0-2716 {}}} SUCCS {{259 0 0-2716 {}}} CYCLES {}}
set a(0-2717) {NAME ModelA::update#1:for:asn TYPE ASSIGN PAR 0-2716 XREFS 4805 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-2733 {}}} SUCCS {{259 0 0-2718 {}} {256 0 0-2733 {}}} CYCLES {}}
set a(0-2718) {NAME break(ModelA::update#1:for) TYPE TERMINATE PAR 0-2716 XREFS 4806 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{259 0 0-2717 {}}} SUCCS {{128 0 0-2725 {}} {128 0 0-2728 {}} {128 0 0-2733 {}}} CYCLES {}}
set a(0-2719) {NAME ModelA::update#1:for:asn#1 TYPE ASSIGN PAR 0-2716 XREFS 4807 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8277202953108812} PREDS {{774 0 0-2728 {}}} SUCCS {{259 0 0-2720 {}} {256 0 0-2728 {}}} CYCLES {}}
set a(0-2720) {NAME ModelA::update#1:for:slc(ModelA::update#1:for:i)#1 TYPE READSLICE PAR 0-2716 XREFS 4808 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8277202953108812} PREDS {{259 0 0-2719 {}}} SUCCS {{259 0 0-2721 {}}} CYCLES {}}
set a(0-2721) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) AREA_SCORE 0.00 QUANTITY 1 NAME ModelA::update#1:for:read_mem(cmodel.cumulative_frequency:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-2716 XREFS 4809 LOC {1 1.0 1 1.0 1 1.0 2 0.07379997029519988 2 0.07379997029519988} PREDS {{774 0 0-2725 {}} {259 0 0-2720 {}}} SUCCS {{259 0 0-2722 {}} {258 0 0-2725 {}}} CYCLES {}}
set a(0-2722) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME ModelA::update#1:for:acc#1 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-2716 XREFS 4810 LOC {2 0.07379998829519994 2 0.8322999873292 2 0.8322999873292 2 0.9003999576015999 2 0.9003999576015999} PREDS {{259 0 0-2721 {}}} SUCCS {{258 0 0-2725 {}}} CYCLES {}}
set a(0-2723) {NAME ModelA::update#1:for:asn#2 TYPE ASSIGN PAR 0-2716 XREFS 4811 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9003999876015999} PREDS {{774 0 0-2728 {}}} SUCCS {{259 0 0-2724 {}} {256 0 0-2728 {}}} CYCLES {}}
set a(0-2724) {NAME slc(ModelA::update#1:for:i) TYPE READSLICE PAR 0-2716 XREFS 4812 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9003999876015999} PREDS {{259 0 0-2723 {}}} SUCCS {{259 0 0-2725 {}}} CYCLES {}}
set a(0-2725) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) AREA_SCORE 0.00 QUANTITY 1 NAME ModelA::update#1:for:write_mem(cmodel.cumulative_frequency:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-2716 XREFS 4813 LOC {2 1.0 2 1.0 2 1.0 3 0.0029999700119998805 3 0.0029999700119998805} PREDS {{128 0 0-2718 {}} {774 0 0-2725 {}} {258 0 0-2721 {}} {258 0 0-2722 {}} {259 0 0-2724 {}}} SUCCS {{774 0 0-2721 {}} {774 0 0-2725 {}}} CYCLES {}}
set a(0-2726) {NAME ModelA::update#1:for:asn#3 TYPE ASSIGN PAR 0-2716 XREFS 4814 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 3 0.8646999994588} PREDS {{774 0 0-2728 {}}} SUCCS {{259 0 0-2727 {}} {256 0 0-2728 {}}} CYCLES {}}
set a(0-2727) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME ModelA::update#1:for:acc#2 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-2716 XREFS 4815 LOC {1 0.0 1 0.8646999994588 1 0.8646999994588 1 0.9327999697311999 3 0.9327999697311999} PREDS {{259 0 0-2726 {}}} SUCCS {{259 0 0-2728 {}} {258 0 0-2729 {}}} CYCLES {}}
set a(0-2728) {NAME ModelA::update#1:for:asn(ModelA::update#1:for:i.sva) TYPE ASSIGN PAR 0-2716 XREFS 4816 LOC {1 0.0681000002724 1 0.9327999997312001 1 0.9327999997312001 3 0.999999988} PREDS {{128 0 0-2718 {}} {772 0 0-2728 {}} {256 0 0-2719 {}} {256 0 0-2723 {}} {256 0 0-2726 {}} {259 0 0-2727 {}}} SUCCS {{774 0 0-2719 {}} {774 0 0-2723 {}} {774 0 0-2726 {}} {772 0 0-2728 {}}} CYCLES {}}
set a(0-2729) {NAME ModelA::update#1:for:slc(ModelA::update#1:for:i) TYPE READSLICE PAR 0-2716 XREFS 4817 LOC {1 0.0681000002724 1 0.9327999997312001 1 0.9327999997312001 3 0.9327999997312001} PREDS {{258 0 0-2727 {}}} SUCCS {{259 0 0-2730 {}}} CYCLES {}}
set a(0-2730) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(31,0,9,1,31) AREA_SCORE 31.00 QUANTITY 1 NAME ModelA::update#1:for:acc TYPE ACCU DELAY {2.24 ns} LIBRARY_DELAY {2.24 ns} PAR 0-2716 XREFS 4818 LOC {1 0.0681000002724 1 0.9327999997312001 1 0.9327999997312001 1 0.99999997 3 0.99999997} PREDS {{259 0 0-2729 {}}} SUCCS {{259 0 0-2731 {}}} CYCLES {}}
set a(0-2731) {NAME ModelA::update#1:for:slc TYPE READSLICE PAR 0-2716 XREFS 4819 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{259 0 0-2730 {}}} SUCCS {{259 0 0-2732 {}}} CYCLES {}}
set a(0-2732) {NAME ModelA::update#1:for:not TYPE NOT PAR 0-2716 XREFS 4820 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{259 0 0-2731 {}}} SUCCS {{259 0 0-2733 {}}} CYCLES {}}
set a(0-2733) {NAME ModelA::update#1:for:asn#4 TYPE ASSIGN PAR 0-2716 XREFS 4821 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{128 0 0-2718 {}} {772 0 0-2733 {}} {256 0 0-2717 {}} {259 0 0-2732 {}}} SUCCS {{774 0 0-2717 {}} {772 0 0-2733 {}}} CYCLES {}}
set a(0-2716) {CHI {0-2717 0-2718 0-2719 0-2720 0-2721 0-2722 0-2723 0-2724 0-2725 0-2726 0-2727 0-2728 0-2729 0-2730 0-2731 0-2732 0-2733} ITERATIONS ? RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 771 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 771 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 771 NAME ModelA::update#1:for TYPE LOOP DELAY {32166.67 ns} PAR 0-2693 XREFS 4822 LOC {3 1.0 4 1.0 4 1.0 4 1.0} PREDS {{130 0 0-2712 {}} {130 0 0-2694 {}} {130 0 0-2698 {}} {130 0 0-2699 {}} {130 0 0-2700 {}} {130 0 0-2701 {}} {130 0 0-2702 {}} {130 0 0-2703 {}} {130 0 0-2704 {}} {130 0 0-2705 {}} {130 0 0-2706 {}} {130 0 0-2708 {}} {130 0 0-2709 {}} {130 0 0-2710 {}} {130 0 0-2711 {}} {130 0 0-2713 {}} {258 0 0-2714 {}} {774 0 0-2716 {}} {259 0 0-2715 {}}} SUCCS {{774 0 0-2700 {}} {774 0 0-2709 {}} {774 0 0-2710 {}} {772 0 0-2714 {}} {772 0 0-2715 {}} {774 0 0-2716 {}} {259 0 0-2734 {}} {130 0 0-2735 {}} {130 0 0-2736 {}} {130 0 0-2737 {}} {130 0 0-2738 {}} {64 0 0-2744 {}}} CYCLES {}}
set a(0-2734) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) AREA_SCORE 0.00 QUANTITY 1 NAME ModelA::update#1:if:read_mem(cmodel.cumulative_frequency:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-2693 XREFS 4823 LOC {4 1.0 5 1.0 5 1.0 6 0.07379997029519988 6 0.07379997029519988} PREDS {{146 0 0-2712 {}} {259 0 0-2716 {}}} SUCCS {{259 0 0-2735 {}} {130 0 0-2738 {}}} CYCLES {}}
set a(0-2735) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,15,1,33) AREA_SCORE 32.00 QUANTITY 2 NAME ModelA::update#1:acc TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-2693 XREFS 4824 LOC {5 0.07379998829519994 6 0.9318999877276 6 0.9318999877276 6 0.9999999579999999 6 0.9999999579999999} PREDS {{146 0 0-2712 {}} {130 0 0-2716 {}} {259 0 0-2734 {}}} SUCCS {{259 0 0-2736 {}} {130 0 0-2738 {}}} CYCLES {}}
set a(0-2736) {NAME ModelA::update#1:slc TYPE READSLICE PAR 0-2693 XREFS 4825 LOC {5 0.14189998856759997 6 0.999999988 6 0.999999988 6 0.999999988} PREDS {{146 0 0-2712 {}} {130 0 0-2716 {}} {259 0 0-2735 {}}} SUCCS {{259 0 0-2737 {}} {130 0 0-2738 {}}} CYCLES {}}
set a(0-2737) {NAME ModelA::update#1:not TYPE NOT PAR 0-2693 XREFS 4826 LOC {5 0.14189998856759997 6 0.999999988 6 0.999999988 6 0.999999988} PREDS {{146 0 0-2712 {}} {130 0 0-2716 {}} {259 0 0-2736 {}}} SUCCS {{131 0 0-2738 {}}} CYCLES {}}
set a(0-2738) {NAME return(ModelA::getChar) TYPE TERMINATE PAR 0-2693 XREFS 4827 LOC {5 0.14189998856759997 6 0.999999988 6 0.999999988 6 0.999999988} PREDS {{130 0 0-2707 {}} {130 0 0-2734 {}} {130 0 0-2735 {}} {130 0 0-2736 {}} {130 0 0-2694 {}} {130 0 0-2698 {}} {130 0 0-2699 {}} {130 0 0-2700 {}} {130 0 0-2701 {}} {130 0 0-2702 {}} {130 0 0-2703 {}} {130 0 0-2704 {}} {130 0 0-2705 {}} {130 0 0-2706 {}} {130 0 0-2708 {}} {130 0 0-2709 {}} {130 0 0-2710 {}} {130 0 0-2711 {}} {130 0 0-2716 {}} {131 0 0-2737 {}}} SUCCS {{128 0 0-2742 {}} {128 0 0-2744 {}}} CYCLES {}}
set a(0-2739) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 6 NAME ModelA::getChar:for:acc TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-2693 XREFS 4828 LOC {1 0.0474000001896 1 0.9525999878104 1 0.9525999878104 1 0.9999999579999999 6 0.9999999579999999} PREDS {{258 0 0-2699 {}}} SUCCS {{259 0 0-2740 {}} {130 0 0-2744 {}}} CYCLES {}}
set a(0-2740) {NAME ModelA::getChar:for:slc TYPE READSLICE PAR 0-2693 XREFS 4829 LOC {1 0.0948000003792 1 0.999999988 1 0.999999988 6 0.999999988} PREDS {{259 0 0-2739 {}}} SUCCS {{259 0 0-2741 {}} {130 0 0-2744 {}}} CYCLES {}}
set a(0-2741) {NAME ModelA::getChar:for:not TYPE NOT PAR 0-2693 XREFS 4830 LOC {5 0.0 6 0.0 6 0.0 6 0.999999988} PREDS {{32 0 0-2744 {}} {259 0 0-2740 {}}} SUCCS {{259 0 0-2742 {}} {130 0 0-2744 {}}} CYCLES {}}
set a(0-2742) {NAME ModelA::getChar:for:asn TYPE ASSIGN PAR 0-2693 XREFS 4831 LOC {5 0.0 6 0.0 6 0.0 6 0.999999988} PREDS {{128 0 0-2738 {}} {256 0 0-2694 {}} {259 0 0-2741 {}}} SUCCS {{772 0 0-2694 {}} {259 0 0-2743 {}} {130 0 0-2744 {}}} CYCLES {}}
set a(0-2743) {NAME ModelA::getChar:for:asn#1 TYPE ASSIGN PAR 0-2693 XREFS 4832 LOC {5 0.0 6 0.999999988 6 0.999999988 6 0.999999988} PREDS {{259 0 0-2742 {}}} SUCCS {{772 0 0-2694 {}} {259 0 0-2744 {}}} CYCLES {}}
set a(0-2744) {NAME break(ModelA::getChar:for) TYPE TERMINATE PAR 0-2693 XREFS 4833 LOC {5 0.0 6 0.999999988 6 0.999999988 6 0.999999988} PREDS {{128 0 0-2738 {}} {130 0 0-2694 {}} {130 0 0-2698 {}} {130 0 0-2699 {}} {130 0 0-2700 {}} {130 0 0-2701 {}} {130 0 0-2702 {}} {130 0 0-2703 {}} {130 0 0-2704 {}} {130 0 0-2705 {}} {130 0 0-2706 {}} {130 0 0-2739 {}} {130 0 0-2740 {}} {130 0 0-2741 {}} {130 0 0-2742 {}} {64 0 0-2716 {}} {259 0 0-2743 {}}} SUCCS {{32 0 0-2741 {}} {129 0 0-2745 {}}} CYCLES {}}
set a(0-2745) {NAME ModelA::getChar:for:asn(ModelA::getChar:for:i#1.sva) TYPE ASSIGN PAR 0-2693 XREFS 4834 LOC {5 0.0 6 0.0 6 0.0 6 0.999999988} PREDS {{772 0 0-2745 {}} {256 0 0-2708 {}} {256 0 0-2698 {}} {258 0 0-2699 {}} {129 0 0-2744 {}}} SUCCS {{774 0 0-2698 {}} {774 0 0-2708 {}} {772 0 0-2745 {}}} CYCLES {}}
set a(0-2693) {CHI {0-2694 0-2695 0-2696 0-2697 0-2698 0-2699 0-2700 0-2701 0-2702 0-2703 0-2704 0-2705 0-2706 0-2707 0-2708 0-2709 0-2710 0-2711 0-2712 0-2713 0-2714 0-2715 0-2716 0-2734 0-2735 0-2736 0-2737 0-2738 0-2739 0-2740 0-2741 0-2742 0-2743 0-2744 0-2745} ITERATIONS 257 RESET_LATENCY 0 CSTEPS 6 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 2313 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 1542 TOTAL_CYCLES_IN 1542 TOTAL_CYCLES_UNDER 771 TOTAL_CYCLES 2313 NAME ModelA::getChar:for TYPE LOOP DELAY {96416.67 ns} PAR 0-2621 XREFS 4835 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{130 0 0-2622 {}} {130 0 0-2623 {}} {130 0 0-2624 {}} {130 0 0-2625 {}} {130 0 0-2626 {}} {130 0 0-2627 {}} {130 0 0-2628 {}} {130 0 0-2629 {}} {130 0 0-2630 {}} {130 0 0-2631 {}} {130 0 0-2632 {}} {130 0 0-2633 {}} {130 0 0-2634 {}} {130 0 0-2635 {}} {130 0 0-2636 {}} {130 0 0-2637 {}} {130 0 0-2638 {}} {130 0 0-2639 {}} {130 0 0-2640 {}} {130 0 0-2641 {}} {130 0 0-2642 {}} {130 0 0-2643 {}} {130 0 0-2644 {}} {130 0 0-2645 {}} {130 0 0-2646 {}} {130 0 0-2647 {}} {130 0 0-2648 {}} {130 0 0-2649 {}} {130 0 0-2650 {}} {130 0 0-2651 {}} {130 0 0-2652 {}} {130 0 0-2653 {}} {130 0 0-2654 {}} {130 0 0-2655 {}} {130 0 0-2656 {}} {130 0 0-2657 {}} {130 0 0-2659 {}} {130 0 0-2660 {}} {130 0 0-2661 {}} {130 0 0-2662 {}} {130 0 0-2663 {}} {130 0 0-2664 {}} {130 0 0-2665 {}} {130 0 0-2666 {}} {130 0 0-2667 {}} {130 0 0-2668 {}} {130 0 0-2669 {}} {130 0 0-2670 {}} {130 0 0-2671 {}} {130 0 0-2672 {}} {130 0 0-2673 {}} {130 0 0-2674 {}} {130 0 0-2675 {}} {130 0 0-2676 {}} {130 0 0-2677 {}} {130 0 0-2678 {}} {130 0 0-2679 {}} {130 0 0-2680 {}} {130 0 0-2681 {}} {130 0 0-2682 {}} {130 0 0-2683 {}} {130 0 0-2684 {}} {130 0 0-2685 {}} {130 0 0-2686 {}} {130 0 0-2687 {}} {130 0 0-2688 {}} {130 0 0-2689 {}} {130 0 0-2690 {}} {774 0 0-2997 {}} {258 0 0-2691 {}} {774 0 0-2693 {}} {259 0 0-2692 {}}} SUCCS {{774 0 0-2688 {}} {772 0 0-2692 {}} {774 0 0-2693 {}} {131 0 0-2746 {}} {258 0 0-2747 {}} {258 0 0-2748 {}} {130 0 0-2749 {}} {258 0 0-2750 {}} {258 0 0-2751 {}} {130 0 0-2752 {}} {258 0 0-2753 {}} {258 0 0-2754 {}} {258 0 0-2755 {}} {258 0 0-2756 {}} {258 0 0-2757 {}} {130 0 0-2758 {}} {130 0 0-2759 {}} {130 0 0-2760 {}} {130 0 0-2761 {}} {130 0 0-2762 {}} {130 0 0-2763 {}} {130 0 0-2764 {}} {130 0 0-2765 {}} {130 0 0-2766 {}} {130 0 0-2767 {}} {130 0 0-2768 {}} {130 0 0-2769 {}} {64 0 0-2793 {}} {258 0 0-2994 {}} {258 0 0-2995 {}} {256 0 0-2997 {}}} CYCLES {}}
set a(0-2746) {NAME ModelA::getChar:for:asn#2 TYPE ASSIGN PAR 0-2621 XREFS 4836 LOC {7 0.999999988 8 0.7441999349767997 8 0.7441999349767997 9 0.7441999349767997} PREDS {{774 0 0-3002 {}} {131 0 0-2693 {}}} SUCCS {{258 0 0-2748 {}} {130 0 0-2769 {}} {256 0 0-3002 {}}} CYCLES {}}
set a(0-2747) {NAME ModelA::getChar:for:asn#3 TYPE ASSIGN PAR 0-2621 XREFS 4837 LOC {7 0.999999988 8 0.7441999349767997 8 0.7441999349767997 9 0.7441999349767997} PREDS {{258 0 0-2693 {}}} SUCCS {{259 0 0-2748 {}} {130 0 0-2769 {}}} CYCLES {}}
set a(0-2748) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME ModelA::getChar:for:mux#6 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2621 XREFS 4838 LOC {8 0.0 8 0.7441999349767997 8 0.7441999349767997 8 0.7489999049959996 9 0.7489999049959996} PREDS {{258 0 0-2693 {}} {258 0 0-2746 {}} {259 0 0-2747 {}}} SUCCS {{130 0 0-2769 {}} {258 0 0-2789 {}} {258 0 0-3002 {}}} CYCLES {}}
set a(0-2749) {NAME ModelA::getChar:for:asn#4 TYPE ASSIGN PAR 0-2621 XREFS 4839 LOC {7 0.999999988 8 0.7390522829562091 8 0.7390522829562091 8 0.7390522829562091} PREDS {{130 0 0-2693 {}} {774 0 0-3003 {}}} SUCCS {{258 0 0-2751 {}} {130 0 0-2769 {}} {256 0 0-3003 {}}} CYCLES {}}
set a(0-2750) {NAME ModelA::getChar:for:asn#5 TYPE ASSIGN PAR 0-2621 XREFS 4840 LOC {7 0.999999988 8 0.7390522829562091 8 0.7390522829562091 8 0.7390522829562091} PREDS {{258 0 0-2693 {}}} SUCCS {{259 0 0-2751 {}} {130 0 0-2769 {}}} CYCLES {}}
set a(0-2751) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME ModelA::getChar:for:mux#7 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2621 XREFS 4841 LOC {8 0.0 8 0.7390522829562091 8 0.7390522829562091 8 0.7438522529754089 8 0.7438522529754089} PREDS {{258 0 0-2693 {}} {258 0 0-2749 {}} {259 0 0-2750 {}}} SUCCS {{130 0 0-2769 {}} {258 0 0-2783 {}} {258 0 0-3003 {}}} CYCLES {}}
set a(0-2752) {NAME ModelA::getChar:for:asn#6 TYPE ASSIGN PAR 0-2621 XREFS 4842 LOC {7 0.999999988 8 0.9951999879807999 8 0.9951999879807999 8 0.9951999879807999} PREDS {{130 0 0-2693 {}} {774 0 0-3004 {}}} SUCCS {{258 0 0-2754 {}} {130 0 0-2769 {}} {256 0 0-3004 {}}} CYCLES {}}
set a(0-2753) {NAME ModelA::getChar:for:asn#7 TYPE ASSIGN PAR 0-2621 XREFS 4843 LOC {7 0.999999988 8 0.9951999879807999 8 0.9951999879807999 8 0.9951999879807999} PREDS {{258 0 0-2693 {}}} SUCCS {{259 0 0-2754 {}} {130 0 0-2769 {}}} CYCLES {}}
set a(0-2754) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME ModelA::getChar:for:mux#8 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2621 XREFS 4844 LOC {8 0.0 8 0.9951999879807999 8 0.9951999879807999 8 0.9999999579999997 8 0.9999999579999997} PREDS {{258 0 0-2693 {}} {258 0 0-2752 {}} {259 0 0-2753 {}}} SUCCS {{130 0 0-2769 {}} {258 0 0-2784 {}} {258 0 0-2790 {}} {258 0 0-3004 {}}} CYCLES {}}
set a(0-2755) {NAME ModelA::getChar:for:asn#8 TYPE ASSIGN PAR 0-2621 XREFS 4845 LOC {7 0.999999988 8 0.8664688594658754 8 0.8664688594658754 13 0.8664688594658754} PREDS {{258 0 0-2693 {}}} SUCCS {{772 0 0-2692 {}} {258 0 0-2757 {}} {130 0 0-2769 {}}} CYCLES {}}
set a(0-2756) {NAME ModelA::getChar:for:asn#9 TYPE ASSIGN PAR 0-2621 XREFS 4846 LOC {7 0.999999988 8 0.8664688594658754 8 0.8664688594658754 13 0.8664688594658754} PREDS {{258 0 0-2693 {}}} SUCCS {{259 0 0-2757 {}} {130 0 0-2769 {}}} CYCLES {}}
set a(0-2757) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(9,1,2) AREA_SCORE 9.00 QUANTITY 1 NAME ModelA::getChar:for:mux#10 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2621 XREFS 4847 LOC {8 0.0 8 0.8664688594658754 8 0.8664688594658754 8 0.8712688294850752 13 0.8712688294850752} PREDS {{258 0 0-2755 {}} {258 0 0-2693 {}} {259 0 0-2756 {}}} SUCCS {{259 0 0-2758 {}} {258 0 0-2759 {}} {258 0 0-2760 {}} {258 0 0-2761 {}} {258 0 0-2762 {}} {258 0 0-2763 {}} {258 0 0-2764 {}} {258 0 0-2765 {}} {258 0 0-2766 {}} {130 0 0-2769 {}} {258 0 0-2775 {}}} CYCLES {}}
set a(0-2758) {NAME ModelA::getChar:for:i:slc(ModelA::getChar:for:i)#2 TYPE READSLICE PAR 0-2621 XREFS 4848 LOC {8 0.0048000000192000005 8 0.8712688594850754 8 0.8712688594850754 13 0.999999988} PREDS {{130 0 0-2693 {}} {259 0 0-2757 {}}} SUCCS {{258 0 0-2768 {}} {130 0 0-2769 {}}} CYCLES {}}
set a(0-2759) {NAME ModelA::getChar:for:i:slc(ModelA::getChar:for:i)#3 TYPE READSLICE PAR 0-2621 XREFS 4849 LOC {8 0.0048000000192000005 8 0.8712688594850754 8 0.8712688594850754 13 0.999999988} PREDS {{130 0 0-2693 {}} {258 0 0-2757 {}}} SUCCS {{258 0 0-2767 {}} {130 0 0-2769 {}}} CYCLES {}}
set a(0-2760) {NAME ModelA::getChar:for:i:slc(ModelA::getChar:for:i)#4 TYPE READSLICE PAR 0-2621 XREFS 4850 LOC {8 0.0048000000192000005 8 0.8712688594850754 8 0.8712688594850754 13 0.999999988} PREDS {{130 0 0-2693 {}} {258 0 0-2757 {}}} SUCCS {{258 0 0-2767 {}} {130 0 0-2769 {}}} CYCLES {}}
set a(0-2761) {NAME ModelA::getChar:for:i:slc(ModelA::getChar:for:i)#5 TYPE READSLICE PAR 0-2621 XREFS 4851 LOC {8 0.0048000000192000005 8 0.8712688594850754 8 0.8712688594850754 13 0.999999988} PREDS {{130 0 0-2693 {}} {258 0 0-2757 {}}} SUCCS {{258 0 0-2767 {}} {130 0 0-2769 {}}} CYCLES {}}
set a(0-2762) {NAME ModelA::getChar:for:i:slc(ModelA::getChar:for:i)#6 TYPE READSLICE PAR 0-2621 XREFS 4852 LOC {8 0.0048000000192000005 8 0.8712688594850754 8 0.8712688594850754 13 0.999999988} PREDS {{130 0 0-2693 {}} {258 0 0-2757 {}}} SUCCS {{258 0 0-2767 {}} {130 0 0-2769 {}}} CYCLES {}}
set a(0-2763) {NAME ModelA::getChar:for:i:slc(ModelA::getChar:for:i)#7 TYPE READSLICE PAR 0-2621 XREFS 4853 LOC {8 0.0048000000192000005 8 0.8712688594850754 8 0.8712688594850754 13 0.999999988} PREDS {{130 0 0-2693 {}} {258 0 0-2757 {}}} SUCCS {{258 0 0-2767 {}} {130 0 0-2769 {}}} CYCLES {}}
set a(0-2764) {NAME ModelA::getChar:for:i:slc(ModelA::getChar:for:i)#8 TYPE READSLICE PAR 0-2621 XREFS 4854 LOC {8 0.0048000000192000005 8 0.8712688594850754 8 0.8712688594850754 13 0.999999988} PREDS {{130 0 0-2693 {}} {258 0 0-2757 {}}} SUCCS {{258 0 0-2767 {}} {130 0 0-2769 {}}} CYCLES {}}
set a(0-2765) {NAME ModelA::getChar:for:i:slc(ModelA::getChar:for:i)#9 TYPE READSLICE PAR 0-2621 XREFS 4855 LOC {8 0.0048000000192000005 8 0.8712688594850754 8 0.8712688594850754 13 0.999999988} PREDS {{130 0 0-2693 {}} {258 0 0-2757 {}}} SUCCS {{258 0 0-2767 {}} {130 0 0-2769 {}}} CYCLES {}}
set a(0-2766) {NAME ModelA::getChar:for:i:slc(ModelA::getChar:for:i)#10 TYPE READSLICE PAR 0-2621 XREFS 4856 LOC {8 0.0048000000192000005 8 0.8712688594850754 8 0.8712688594850754 13 0.999999988} PREDS {{130 0 0-2693 {}} {258 0 0-2757 {}}} SUCCS {{259 0 0-2767 {}} {130 0 0-2769 {}}} CYCLES {}}
set a(0-2767) {NAME dec.decompress:for#1:if:nor TYPE NOR PAR 0-2621 XREFS 4857 LOC {8 0.0048000000192000005 8 0.8712688594850754 8 0.8712688594850754 13 0.999999988} PREDS {{130 0 0-2693 {}} {258 0 0-2765 {}} {258 0 0-2764 {}} {258 0 0-2763 {}} {258 0 0-2762 {}} {258 0 0-2761 {}} {258 0 0-2760 {}} {258 0 0-2759 {}} {259 0 0-2766 {}}} SUCCS {{259 0 0-2768 {}} {130 0 0-2769 {}}} CYCLES {}}
set a(0-2768) {NAME dec.decompress:for#1:and TYPE AND PAR 0-2621 XREFS 4858 LOC {8 0.0048000000192000005 8 0.8712688594850754 8 0.8712688594850754 13 0.999999988} PREDS {{130 0 0-2693 {}} {258 0 0-2758 {}} {259 0 0-2767 {}}} SUCCS {{259 0 0-2769 {}}} CYCLES {}}
set a(0-2769) {NAME break(dec.decompress:for#1) TYPE TERMINATE PAR 0-2621 XREFS 4859 LOC {8 0.0048000000192000005 8 0.999999988 8 0.999999988 13 0.999999988} PREDS {{130 0 0-2746 {}} {130 0 0-2747 {}} {130 0 0-2748 {}} {130 0 0-2749 {}} {130 0 0-2750 {}} {130 0 0-2751 {}} {130 0 0-2752 {}} {130 0 0-2753 {}} {130 0 0-2754 {}} {130 0 0-2755 {}} {130 0 0-2756 {}} {130 0 0-2757 {}} {130 0 0-2758 {}} {130 0 0-2759 {}} {130 0 0-2760 {}} {130 0 0-2761 {}} {130 0 0-2762 {}} {130 0 0-2763 {}} {130 0 0-2764 {}} {130 0 0-2765 {}} {130 0 0-2766 {}} {130 0 0-2767 {}} {130 0 0-2693 {}} {259 0 0-2768 {}}} SUCCS {{128 0 0-2777 {}} {128 0 0-2786 {}} {128 0 0-2792 {}} {64 0 0-2793 {}}} CYCLES {}}
set a(0-2770) {NAME dec.m_output.index_range:asn TYPE ASSIGN PAR 0-2621 XREFS 4860 LOC {0 0.999999988 0 0.999999988 0 0.999999988 13 0.8247688712990755} PREDS {{774 0 0-3043 {}}} SUCCS {{259 0 0-2771 {}} {130 0 0-2793 {}} {256 0 0-3043 {}}} CYCLES {}}
set a(0-2771) {NAME dec.m_output.index_range:slc(dec.m_output.index_range)#1 TYPE READSLICE PAR 0-2621 XREFS 4861 LOC {0 0.999999988 0 0.999999988 0 0.999999988 13 0.8247688712990755} PREDS {{259 0 0-2770 {}}} SUCCS {{259 0 0-2772 {}} {130 0 0-2793 {}}} CYCLES {}}
set a(0-2772) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,7,0,9) AREA_SCORE 8.00 QUANTITY 1 NAME dec.m_output.putByte:if:acc#2 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-2621 XREFS 4862 LOC {1 0.0 1 0.8989000115956001 1 0.8989000115956001 1 0.9453999817815999 13 0.8712688414850753} PREDS {{259 0 0-2771 {}}} SUCCS {{259 0 0-2773 {}} {130 0 0-2793 {}}} CYCLES {}}
set a(0-2773) {NAME dec.m_output.putByte:slc TYPE READSLICE PAR 0-2621 XREFS 4863 LOC {1 0.04649998818599996 1 0.9453999997815999 1 0.9453999997815999 13 0.8712688594850754} PREDS {{259 0 0-2772 {}}} SUCCS {{259 0 0-2774 {}} {130 0 0-2793 {}} {258 0 0-3042 {}}} CYCLES {}}
set a(0-2774) {NAME dec.m_output.putByte:sel TYPE SELECT PAR 0-2621 XREFS 4864 LOC {1 0.04649998818599996 1 0.9453999997815999 1 0.9453999997815999 13 0.8712688594850754} PREDS {{259 0 0-2773 {}}} SUCCS {{146 0 0-2775 {}} {146 0 0-2776 {}} {130 0 0-2777 {}} {146 0 0-2778 {}} {146 0 0-2779 {}}} CYCLES {}}
set a(0-2775) {NAME ModelA::getChar:for:i:slc(ModelA::getChar:for:i)#1 TYPE READSLICE PAR 0-2621 XREFS 4865 LOC {8 0.0048000000192000005 8 0.8712688594850754 8 0.8712688594850754 13 0.8712688594850754} PREDS {{146 0 0-2774 {}} {258 0 0-2757 {}}} SUCCS {{258 0 0-2777 {}} {130 0 0-2793 {}}} CYCLES {}}
set a(0-2776) {NAME dec.m_output.putByte:if:asn TYPE ASSIGN PAR 0-2621 XREFS 4866 LOC {1 0.04649998818599996 8 0.8712688594850754 8 0.8712688594850754 13 0.8712688594850754} PREDS {{146 0 0-2774 {}} {774 0 0-3043 {}}} SUCCS {{259 0 0-2777 {}} {130 0 0-2793 {}} {256 0 0-3043 {}}} CYCLES {}}
set a(0-2777) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(3,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME dec.m_output.putByte:if:write_mem(Vga:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-2621 XREFS 4867 LOC {8 1.0 8 1.0 8 1.0 9 0.0029999700119998805 14 0.0029999700119998805} PREDS {{130 0 0-2774 {}} {128 0 0-2769 {}} {774 0 0-2777 {}} {258 0 0-2775 {}} {259 0 0-2776 {}}} SUCCS {{774 0 0-2777 {}} {130 0 0-2793 {}}} CYCLES {}}
set a(0-2778) {NAME dec.m_output.putByte:if:asn#3 TYPE ASSIGN PAR 0-2621 XREFS 4868 LOC {1 0.04649998818599996 1 0.9453999997815999 1 0.9453999997815999 14 0.9453999997815999} PREDS {{146 0 0-2774 {}} {774 0 0-3043 {}}} SUCCS {{259 0 0-2779 {}} {130 0 0-2793 {}} {256 0 0-3043 {}}} CYCLES {}}
set a(0-2779) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,2,1,17) AREA_SCORE 17.00 QUANTITY 4 NAME dec.m_output.putByte:if:acc#1 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-2621 XREFS 4869 LOC {1 0.04649998818599996 1 0.9453999997815999 1 0.9453999997815999 1 0.9999999699999998 14 0.9999999699999998} PREDS {{146 0 0-2774 {}} {259 0 0-2778 {}}} SUCCS {{130 0 0-2793 {}} {258 0 0-3042 {}}} CYCLES {}}
set a(0-2780) {NAME dec.decompress:for#1:asn#1 TYPE ASSIGN PAR 0-2621 XREFS 4870 LOC {0 0.999999988 0 0.999999988 0 0.999999988 14 0.8790999875164} PREDS {{774 0 0-3001 {}}} SUCCS {{259 0 0-2781 {}} {130 0 0-2793 {}} {256 0 0-3001 {}}} CYCLES {}}
set a(0-2781) {NAME dec.decompress:for#1:slc(dec.decompress:low) TYPE READSLICE PAR 0-2621 XREFS 4871 LOC {0 0.999999988 0 0.999999988 0 0.999999988 14 0.8790999875164} PREDS {{259 0 0-2780 {}}} SUCCS {{259 0 0-2782 {}} {130 0 0-2793 {}}} CYCLES {}}
set a(0-2782) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(15,0,1,1,16) AREA_SCORE 15.00 QUANTITY 1 NAME dec.decompress:for#1:acc#3 TYPE ACCU DELAY {1.76 ns} LIBRARY_DELAY {1.76 ns} PAR 0-2621 XREFS 4872 LOC {1 0.0 1 0.9471999877888 1 0.9471999877888 1 0.9999999579999999 14 0.9318999577275998} PREDS {{259 0 0-2781 {}}} SUCCS {{258 0 0-2785 {}} {130 0 0-2793 {}}} CYCLES {}}
set a(0-2783) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mul(32,0,34,1,66) AREA_SCORE 2768.00 QUANTITY 1 NAME dec.decompress:for#1:mul TYPE MUL DELAY {8.54 ns} LIBRARY_DELAY {8.54 ns} PAR 0-2621 XREFS 4873 LOC {8 0.0048000000192000005 8 0.7438522829754091 8 0.7438522829754091 8 0.9999999632479023 8 0.9999999632479023} PREDS {{258 0 0-2751 {}} {258 0 0-2665 {}}} SUCCS {{259 0 0-2784 {}} {130 0 0-2793 {}}} CYCLES {}}
set a(0-2784) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_div(67,33,1) AREA_SCORE 2925.70 QUANTITY 1 MULTICYCLE mgc_div(67,33,1) NAME dec.decompress:for#1:div TYPE DIV DELAY {5cy+14.39 ns} LIBRARY_DELAY {222.72 ns} PAR 0-2621 XREFS 4874 LOC {8 1.0 8 1.0 8 1.0 14 0.43170434772181654 14 0.43170434772181654} PREDS {{258 0 0-2754 {}} {259 0 0-2783 {}}} SUCCS {{259 0 0-2785 {}} {130 0 0-2793 {}}} CYCLES {}}
set a(0-2785) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,16,1,32) AREA_SCORE 32.00 QUANTITY 1 NAME dec.decompress:for#1:acc TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-2621 XREFS 4875 LOC {14 0.4317044057268176 14 0.9318999877276 14 0.9318999877276 14 0.9999999579999999 14 0.9999999579999999} PREDS {{258 0 0-2782 {}} {259 0 0-2784 {}}} SUCCS {{259 0 0-2786 {}} {130 0 0-2793 {}}} CYCLES {}}
set a(0-2786) {NAME dec.decompress:for#1:asn TYPE ASSIGN PAR 0-2621 XREFS 4876 LOC {14 0.49980440599921766 14 0.999999988 14 0.999999988 14 0.999999988} PREDS {{128 0 0-2769 {}} {772 0 0-2793 {}} {772 0 0-3009 {}} {259 0 0-2785 {}}} SUCCS {{258 0 0-2793 {}}} CYCLES {}}
set a(0-2787) {NAME dec.decompress:for#1:asn#2 TYPE ASSIGN PAR 0-2621 XREFS 4877 LOC {0 0.999999988 0 0.999999988 0 0.999999988 14 0.9318999877276} PREDS {{774 0 0-3001 {}}} SUCCS {{259 0 0-2788 {}} {130 0 0-2793 {}} {256 0 0-3001 {}}} CYCLES {}}
set a(0-2788) {NAME dec.decompress:for#1:slc(dec.decompress:low)#1 TYPE READSLICE PAR 0-2621 XREFS 4878 LOC {0 0.999999988 0 0.999999988 0 0.999999988 14 0.9318999877276} PREDS {{259 0 0-2787 {}}} SUCCS {{258 0 0-2791 {}} {130 0 0-2793 {}}} CYCLES {}}
set a(0-2789) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mul(32,0,32,0,64) AREA_SCORE 2768.00 QUANTITY 1 NAME dec.decompress:for#1:mul#1 TYPE MUL DELAY {8.37 ns} LIBRARY_DELAY {8.37 ns} PAR 0-2621 XREFS 4879 LOC {8 0.0048000000192000005 8 0.7489999349959997 8 0.7489999349959997 8 0.9999999675884952 9 0.9999999675884952} PREDS {{258 0 0-2748 {}} {258 0 0-2665 {}}} SUCCS {{259 0 0-2790 {}} {130 0 0-2793 {}}} CYCLES {}}
set a(0-2790) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_div(64,32,0) AREA_SCORE 2532.24 QUANTITY 1 MULTICYCLE mgc_div(64,32,0) NAME dec.decompress:for#1:div#1 TYPE DIV DELAY {4cy+25.19 ns} LIBRARY_DELAY {191.85 ns} PAR 0-2621 XREFS 4880 LOC {8 1.0 8 1.0 8 1.0 13 0.7555689610182758 14 0.7555689610182758} PREDS {{258 0 0-2754 {}} {259 0 0-2789 {}}} SUCCS {{259 0 0-2791 {}} {130 0 0-2793 {}}} CYCLES {}}
set a(0-2791) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,32,0,32) AREA_SCORE 32.00 QUANTITY 2 NAME dec.decompress:for#1:acc#2 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-2621 XREFS 4881 LOC {13 0.7555690230222761 13 0.9318999877276 13 0.9318999877276 13 0.9999999579999999 14 0.9999999579999999} PREDS {{258 0 0-2788 {}} {259 0 0-2790 {}}} SUCCS {{259 0 0-2792 {}} {130 0 0-2793 {}}} CYCLES {}}
set a(0-2792) {NAME dec.decompress:for#1:asn#3 TYPE ASSIGN PAR 0-2621 XREFS 4882 LOC {13 0.8236690232946762 13 0.999999988 13 0.999999988 14 0.999999988} PREDS {{128 0 0-2769 {}} {772 0 0-2793 {}} {772 0 0-3000 {}} {259 0 0-2791 {}}} SUCCS {{259 0 0-2793 {}}} CYCLES {}}
set a(0-2794) {NAME dec.m_input.m_CurrentByte:asn(dec.m_input.m_CurrentByte#1.sva#2) TYPE ASSIGN PAR 0-2793 XREFS 4883 LOC {0 0.999999988 2 0.07379998829519994 2 0.07379998829519994 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2902 {}}} CYCLES {}}
set a(0-2795) {NAME dec.m_input.input_byte:asn(dec.m_input.input_byte#1.sva#2) TYPE ASSIGN PAR 0-2793 XREFS 4884 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {} SUCCS {{258 0 0-2916 {}}} CYCLES {}}
set a(0-2796) {NAME dec.decompress:for#1:for:else:else:asn(dec.decompress:value#1.sg14.lpi#3.dfm) TYPE ASSIGN PAR 0-2793 XREFS 4885 LOC {0 0.999999988 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {} SUCCS {{258 0 0-2929 {}}} CYCLES {}}
set a(0-2797) {NAME dec.decompress:for#1:for:else:else:asn(dec.decompress:high#1.sva#1.dfm) TYPE ASSIGN PAR 0-2793 XREFS 4886 LOC {0 0.999999988 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {} SUCCS {{258 0 0-2919 {}}} CYCLES {}}
set a(0-2798) {NAME dec.decompress:for#1:for:else:else:asn(dec.decompress:low.sva#1.dfm) TYPE ASSIGN PAR 0-2793 XREFS 4887 LOC {0 0.999999988 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {} SUCCS {{258 0 0-2905 {}}} CYCLES {}}
set a(0-2799) {NAME dec.decompress:for#1:for:else:else:aif:aif:asn(dec.decompress:for#1:for:else:else:land.sva#1) TYPE ASSIGN PAR 0-2793 XREFS 4888 LOC {0 0.999999988 1 0.9762999879052 1 0.9762999879052 2 0.9762999879052} PREDS {} SUCCS {{258 0 0-2841 {}}} CYCLES {}}
set a(0-2800) {NAME dec.decompress:high:asn(dec.decompress:high#1.sva#2) TYPE ASSIGN PAR 0-2793 XREFS 4889 LOC {0 0.999999988 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {} SUCCS {{258 0 0-2918 {}}} CYCLES {}}
set a(0-2801) {NAME dec.decompress:low:asn(dec.decompress:low.sva#2) TYPE ASSIGN PAR 0-2793 XREFS 4890 LOC {0 0.999999988 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {} SUCCS {{258 0 0-2904 {}}} CYCLES {}}
set a(0-2802) {NAME dec.decompress:value:asn(dec.decompress:value#1.sg14.sva#2) TYPE ASSIGN PAR 0-2793 XREFS 4891 LOC {0 0.999999988 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {} SUCCS {{258 0 0-2928 {}}} CYCLES {}}
set a(0-2803) {NAME dec.decompress:for#1:for:else:asn(dec.decompress:for#1:for:else:slc.svs) TYPE ASSIGN PAR 0-2793 XREFS 4892 LOC {0 0.999999988 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {} SUCCS {{258 0 0-2908 {}} {258 0 0-2910 {}} {258 0 0-2922 {}} {258 0 0-2924 {}} {258 0 0-2932 {}} {258 0 0-2934 {}}} CYCLES {}}
set a(0-2804) {NAME dec.decompress:for#1:for:if:asn TYPE ASSIGN PAR 0-2793 XREFS 4893 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.8116000112464} PREDS {{774 0 0-2927 {}}} SUCCS {{259 0 0-2805 {}} {130 0 0-2843 {}} {256 0 0-2927 {}}} CYCLES {}}
set a(0-2805) {NAME dec.decompress:for#1:for:if:slc(dec.decompress:high) TYPE READSLICE PAR 0-2793 XREFS 4894 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.8116000112464} PREDS {{259 0 0-2804 {}}} SUCCS {{259 0 0-2806 {}} {130 0 0-2843 {}}} CYCLES {}}
set a(0-2806) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,1,1,18) AREA_SCORE 17.00 QUANTITY 2 NAME dec.decompress:for#1:for:if:acc TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-2793 XREFS 4895 LOC {1 0.0 1 0.8116000112464 1 0.8116000112464 1 0.8661999814647999 2 0.8661999814647999} PREDS {{259 0 0-2805 {}}} SUCCS {{259 0 0-2807 {}} {130 0 0-2843 {}}} CYCLES {}}
set a(0-2807) {NAME dec.decompress:for#1:for:slc TYPE READSLICE PAR 0-2793 XREFS 4896 LOC {1 0.05459998821839995 1 0.8661999994648 1 0.8661999994648 2 0.8661999994648} PREDS {{259 0 0-2806 {}}} SUCCS {{259 0 0-2808 {}} {130 0 0-2843 {}} {258 0 0-2908 {}} {258 0 0-2909 {}} {258 0 0-2911 {}} {258 0 0-2922 {}} {258 0 0-2923 {}} {258 0 0-2925 {}} {258 0 0-2932 {}} {258 0 0-2933 {}} {258 0 0-2935 {}}} CYCLES {}}
set a(0-2808) {NAME dec.decompress:for#1:for:sel TYPE SELECT PAR 0-2793 XREFS 4897 LOC {1 0.05459998821839995 1 0.8661999994648 1 0.8661999994648 2 0.8661999994648} PREDS {{259 0 0-2807 {}}} SUCCS {{146 0 0-2809 {}} {146 0 0-2810 {}} {146 0 0-2811 {}} {146 0 0-2812 {}} {130 0 0-2813 {}}} CYCLES {}}
set a(0-2809) {NAME dec.decompress:for#1:for:else:if:asn TYPE ASSIGN PAR 0-2793 XREFS 4898 LOC {1 0.05459998821839995 1 0.8661999994648 1 0.8661999994648 2 0.8661999994648} PREDS {{146 0 0-2808 {}} {774 0 0-2913 {}}} SUCCS {{259 0 0-2810 {}} {130 0 0-2843 {}} {256 0 0-2913 {}}} CYCLES {}}
set a(0-2810) {NAME dec.decompress:for#1:for:else:if:slc(dec.decompress:low)#2 TYPE READSLICE PAR 0-2793 XREFS 4899 LOC {1 0.05459998821839995 1 0.8661999994648 1 0.8661999994648 2 0.8661999994648} PREDS {{146 0 0-2808 {}} {259 0 0-2809 {}}} SUCCS {{259 0 0-2811 {}} {130 0 0-2843 {}}} CYCLES {}}
set a(0-2811) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,1,1,18) AREA_SCORE 17.00 QUANTITY 2 NAME dec.decompress:for#1:for:else:if:acc#3 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-2793 XREFS 4900 LOC {1 0.05459998821839995 1 0.8661999994648 1 0.8661999994648 1 0.9207999696831999 2 0.9207999696831999} PREDS {{146 0 0-2808 {}} {259 0 0-2810 {}}} SUCCS {{259 0 0-2812 {}} {130 0 0-2843 {}}} CYCLES {}}
set a(0-2812) {NAME dec.decompress:for#1:for:else:slc TYPE READSLICE PAR 0-2793 XREFS 4901 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9207999876832} PREDS {{146 0 0-2808 {}} {259 0 0-2811 {}}} SUCCS {{259 0 0-2813 {}} {130 0 0-2843 {}} {258 0 0-2908 {}} {258 0 0-2910 {}} {258 0 0-2922 {}} {258 0 0-2924 {}} {258 0 0-2932 {}} {258 0 0-2934 {}}} CYCLES {}}
set a(0-2813) {NAME dec.decompress:for#1:for:else:sel TYPE SELECT PAR 0-2793 XREFS 4902 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9207999876832} PREDS {{130 0 0-2808 {}} {259 0 0-2812 {}}} SUCCS {{146 0 0-2814 {}} {146 0 0-2815 {}} {146 0 0-2816 {}} {146 0 0-2817 {}} {146 0 0-2818 {}} {146 0 0-2819 {}} {146 0 0-2820 {}} {146 0 0-2821 {}} {146 0 0-2822 {}} {146 0 0-2823 {}} {146 0 0-2824 {}} {146 0 0-2825 {}} {146 0 0-2826 {}} {146 0 0-2827 {}} {146 0 0-2828 {}} {146 0 0-2829 {}} {146 0 0-2830 {}} {146 0 0-2831 {}} {146 0 0-2832 {}} {146 0 0-2833 {}} {130 0 0-2834 {}} {146 0 0-2839 {}} {146 0 0-2840 {}} {146 0 0-2841 {}} {146 0 0-2842 {}} {130 0 0-2843 {}} {146 0 0-2844 {}} {146 0 0-2845 {}} {146 0 0-2846 {}} {146 0 0-2847 {}} {146 0 0-2848 {}} {146 0 0-2849 {}} {146 0 0-2850 {}} {146 0 0-2851 {}} {146 0 0-2852 {}} {146 0 0-2853 {}} {146 0 0-2854 {}} {146 0 0-2855 {}} {146 0 0-2856 {}} {146 0 0-2857 {}} {146 0 0-2858 {}} {146 0 0-2859 {}} {146 0 0-2860 {}} {146 0 0-2861 {}} {146 0 0-2862 {}} {146 0 0-2863 {}} {146 0 0-2864 {}} {146 0 0-2865 {}} {146 0 0-2866 {}} {146 0 0-2867 {}} {146 0 0-2868 {}} {146 0 0-2869 {}} {146 0 0-2870 {}} {146 0 0-2871 {}} {146 0 0-2872 {}}} CYCLES {}}
set a(0-2814) {NAME dec.decompress:value:asn#32 TYPE ASSIGN PAR 0-2793 XREFS 4903 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.926499999706} PREDS {{146 0 0-2813 {}} {774 0 0-2938 {}}} SUCCS {{259 0 0-2815 {}} {256 0 0-2938 {}}} CYCLES {}}
set a(0-2815) {NAME dec.decompress:value:slc(dec.decompress:value#1.sg14) TYPE READSLICE PAR 0-2793 XREFS 4904 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.926499999706} PREDS {{146 0 0-2813 {}} {259 0 0-2814 {}}} SUCCS {{259 0 0-2816 {}}} CYCLES {}}
set a(0-2816) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,2,1,17) AREA_SCORE 17.00 QUANTITY 4 NAME dec.decompress:for#1:for:else:if:acc TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-2793 XREFS 4905 LOC {1 0.1091999764367999 1 0.926499999706 1 0.926499999706 1 0.9810999699244 2 0.9810999699244} PREDS {{146 0 0-2813 {}} {259 0 0-2815 {}}} SUCCS {{258 0 0-2819 {}}} CYCLES {}}
set a(0-2817) {NAME dec.decompress:value:asn#33 TYPE ASSIGN PAR 0-2793 XREFS 4906 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {{146 0 0-2813 {}} {774 0 0-2938 {}}} SUCCS {{259 0 0-2818 {}} {256 0 0-2938 {}}} CYCLES {}}
set a(0-2818) {NAME dec.decompress:value:slc(dec.decompress:value#1.sg14)#1 TYPE READSLICE PAR 0-2793 XREFS 4907 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {{146 0 0-2813 {}} {259 0 0-2817 {}}} SUCCS {{259 0 0-2819 {}}} CYCLES {}}
set a(0-2819) {NAME dec.decompress:for#1:for:else:if:conc TYPE CONCATENATE PAR 0-2793 XREFS 4908 LOC {1 0.16379996465519986 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{146 0 0-2813 {}} {258 0 0-2816 {}} {259 0 0-2818 {}}} SUCCS {{258 0 0-2928 {}}} CYCLES {}}
set a(0-2820) {NAME dec.decompress:for#1:for:else:if:asn#1 TYPE ASSIGN PAR 0-2793 XREFS 4909 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.926499999706} PREDS {{146 0 0-2813 {}} {774 0 0-2913 {}}} SUCCS {{259 0 0-2821 {}} {256 0 0-2913 {}}} CYCLES {}}
set a(0-2821) {NAME dec.decompress:for#1:for:else:if:slc(dec.decompress:low) TYPE READSLICE PAR 0-2793 XREFS 4910 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.926499999706} PREDS {{146 0 0-2813 {}} {259 0 0-2820 {}}} SUCCS {{259 0 0-2822 {}}} CYCLES {}}
set a(0-2822) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,2,1,17) AREA_SCORE 17.00 QUANTITY 4 NAME dec.decompress:for#1:for:else:if:acc#1 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-2793 XREFS 4911 LOC {1 0.1091999764367999 1 0.926499999706 1 0.926499999706 1 0.9810999699244 2 0.9810999699244} PREDS {{146 0 0-2813 {}} {259 0 0-2821 {}}} SUCCS {{258 0 0-2825 {}}} CYCLES {}}
set a(0-2823) {NAME dec.decompress:for#1:for:else:if:asn#2 TYPE ASSIGN PAR 0-2793 XREFS 4912 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {{146 0 0-2813 {}} {774 0 0-2913 {}}} SUCCS {{259 0 0-2824 {}} {256 0 0-2913 {}}} CYCLES {}}
set a(0-2824) {NAME dec.decompress:for#1:for:else:if:slc(dec.decompress:low)#1 TYPE READSLICE PAR 0-2793 XREFS 4913 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {{146 0 0-2813 {}} {259 0 0-2823 {}}} SUCCS {{259 0 0-2825 {}}} CYCLES {}}
set a(0-2825) {NAME dec.decompress:for#1:for:else:if:conc#1 TYPE CONCATENATE PAR 0-2793 XREFS 4914 LOC {1 0.16379996465519986 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{146 0 0-2813 {}} {258 0 0-2822 {}} {259 0 0-2824 {}}} SUCCS {{258 0 0-2904 {}}} CYCLES {}}
set a(0-2826) {NAME dec.decompress:for#1:for:else:if:asn#3 TYPE ASSIGN PAR 0-2793 XREFS 4915 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.926499999706} PREDS {{146 0 0-2813 {}} {774 0 0-2927 {}}} SUCCS {{259 0 0-2827 {}} {256 0 0-2927 {}}} CYCLES {}}
set a(0-2827) {NAME dec.decompress:for#1:for:else:if:slc(dec.decompress:high) TYPE READSLICE PAR 0-2793 XREFS 4916 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.926499999706} PREDS {{146 0 0-2813 {}} {259 0 0-2826 {}}} SUCCS {{259 0 0-2828 {}}} CYCLES {}}
set a(0-2828) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,2,1,17) AREA_SCORE 17.00 QUANTITY 4 NAME dec.decompress:for#1:for:else:if:acc#2 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-2793 XREFS 4917 LOC {1 0.1091999764367999 1 0.926499999706 1 0.926499999706 1 0.9810999699244 2 0.9810999699244} PREDS {{146 0 0-2813 {}} {259 0 0-2827 {}}} SUCCS {{258 0 0-2831 {}}} CYCLES {}}
set a(0-2829) {NAME dec.decompress:for#1:for:else:if:asn#4 TYPE ASSIGN PAR 0-2793 XREFS 4918 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {{146 0 0-2813 {}} {774 0 0-2927 {}}} SUCCS {{259 0 0-2830 {}} {256 0 0-2927 {}}} CYCLES {}}
set a(0-2830) {NAME dec.decompress:for#1:for:else:if:slc(dec.decompress:high)#1 TYPE READSLICE PAR 0-2793 XREFS 4919 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {{146 0 0-2813 {}} {259 0 0-2829 {}}} SUCCS {{259 0 0-2831 {}}} CYCLES {}}
set a(0-2831) {NAME dec.decompress:for#1:for:else:if:conc#2 TYPE CONCATENATE PAR 0-2793 XREFS 4920 LOC {1 0.16379996465519986 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{146 0 0-2813 {}} {258 0 0-2828 {}} {259 0 0-2830 {}}} SUCCS {{258 0 0-2918 {}}} CYCLES {}}
set a(0-2832) {NAME dec.decompress:for#1:for:else:else:if:asn TYPE ASSIGN PAR 0-2793 XREFS 4921 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9207999876832} PREDS {{146 0 0-2813 {}} {774 0 0-2913 {}}} SUCCS {{259 0 0-2833 {}} {130 0 0-2843 {}} {256 0 0-2913 {}}} CYCLES {}}
set a(0-2833) {NAME dec.decompress:for#1:for:else:else:if:slc(dec.decompress:low)#4 TYPE READSLICE PAR 0-2793 XREFS 4922 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9207999876832} PREDS {{146 0 0-2813 {}} {259 0 0-2832 {}}} SUCCS {{259 0 0-2834 {}} {130 0 0-2843 {}}} CYCLES {}}
set a(0-2834) {NAME dec.decompress:for#1:for:else:else:asel TYPE SELECT PAR 0-2793 XREFS 4923 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9207999876832} PREDS {{130 0 0-2813 {}} {259 0 0-2833 {}}} SUCCS {{146 0 0-2835 {}} {146 0 0-2836 {}} {146 0 0-2837 {}} {146 0 0-2838 {}}} CYCLES {}}
set a(0-2835) {NAME dec.decompress:for#1:for:else:else:if:asn#1 TYPE ASSIGN PAR 0-2793 XREFS 4924 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9207999876832} PREDS {{146 0 0-2834 {}} {774 0 0-2927 {}}} SUCCS {{259 0 0-2836 {}} {130 0 0-2843 {}} {256 0 0-2927 {}}} CYCLES {}}
set a(0-2836) {NAME dec.decompress:for#1:for:else:else:if:slc(dec.decompress:high)#2 TYPE READSLICE PAR 0-2793 XREFS 4925 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9207999876832} PREDS {{146 0 0-2834 {}} {259 0 0-2835 {}}} SUCCS {{259 0 0-2837 {}} {130 0 0-2843 {}}} CYCLES {}}
set a(0-2837) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(18,0,3,1,19) AREA_SCORE 18.00 QUANTITY 3 NAME dec.decompress:for#1:for:else:else:if:acc#4 TYPE ACCU DELAY {1.85 ns} LIBRARY_DELAY {1.85 ns} PAR 0-2793 XREFS 4926 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 1 0.9762999579052 2 0.9762999579052} PREDS {{146 0 0-2834 {}} {259 0 0-2836 {}}} SUCCS {{259 0 0-2838 {}} {130 0 0-2843 {}}} CYCLES {}}
set a(0-2838) {NAME dec.decompress:for#1:for:else:else:aif:slc TYPE READSLICE PAR 0-2793 XREFS 4927 LOC {1 0.1646999766587999 1 0.9762999879052 1 0.9762999879052 2 0.9762999879052} PREDS {{146 0 0-2834 {}} {259 0 0-2837 {}}} SUCCS {{258 0 0-2841 {}} {130 0 0-2843 {}}} CYCLES {}}
set a(0-2839) {NAME dec.decompress:for#1:for:else:else:if:asn#2 TYPE ASSIGN PAR 0-2793 XREFS 4928 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {774 0 0-2913 {}}} SUCCS {{259 0 0-2840 {}} {130 0 0-2843 {}} {256 0 0-2913 {}}} CYCLES {}}
set a(0-2840) {NAME dec.decompress:for#1:for:else:else:if:slc(dec.decompress:low)#2 TYPE READSLICE PAR 0-2793 XREFS 4929 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {259 0 0-2839 {}}} SUCCS {{259 0 0-2841 {}} {130 0 0-2843 {}}} CYCLES {}}
set a(0-2841) {NAME dec.decompress:for#1:for:else:else:if:and TYPE AND PAR 0-2793 XREFS 4930 LOC {1 0.1646999766587999 1 0.9762999879052 1 0.9762999879052 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {258 0 0-2838 {}} {258 0 0-2799 {}} {259 0 0-2840 {}}} SUCCS {{259 0 0-2842 {}} {130 0 0-2843 {}} {258 0 0-2850 {}} {258 0 0-2855 {}} {258 0 0-2862 {}} {258 0 0-2867 {}} {258 0 0-2872 {}}} CYCLES {}}
set a(0-2842) {NAME dec.decompress:for#1:for:else:else:aif:aif:not TYPE NOT PAR 0-2793 XREFS 4931 LOC {1 0.1646999766587999 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{146 0 0-2813 {}} {259 0 0-2841 {}}} SUCCS {{259 0 0-2843 {}}} CYCLES {}}
set a(0-2843) {NAME break(dec.decompress:for#1:for) TYPE TERMINATE PAR 0-2793 XREFS 4932 LOC {1 0.1646999766587999 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{130 0 0-2813 {}} {130 0 0-2835 {}} {130 0 0-2836 {}} {130 0 0-2837 {}} {130 0 0-2838 {}} {130 0 0-2804 {}} {130 0 0-2805 {}} {130 0 0-2806 {}} {130 0 0-2807 {}} {130 0 0-2809 {}} {130 0 0-2810 {}} {130 0 0-2811 {}} {130 0 0-2812 {}} {130 0 0-2832 {}} {130 0 0-2833 {}} {130 0 0-2839 {}} {130 0 0-2840 {}} {130 0 0-2841 {}} {259 0 0-2842 {}}} SUCCS {{128 0 0-2903 {}} {128 0 0-2913 {}} {128 0 0-2914 {}} {128 0 0-2917 {}} {128 0 0-2927 {}} {128 0 0-2938 {}} {128 0 0-2940 {}} {128 0 0-2942 {}} {128 0 0-2944 {}} {128 0 0-2946 {}} {128 0 0-2948 {}} {128 0 0-2950 {}} {128 0 0-2952 {}} {128 0 0-2954 {}} {128 0 0-2956 {}} {128 0 0-2958 {}} {128 0 0-2960 {}} {128 0 0-2962 {}} {128 0 0-2964 {}} {128 0 0-2990 {}}} CYCLES {}}
set a(0-2844) {NAME dec.decompress:for#1:for:else:else:if:asn#3 TYPE ASSIGN PAR 0-2793 XREFS 4933 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {774 0 0-2913 {}}} SUCCS {{259 0 0-2845 {}} {256 0 0-2913 {}}} CYCLES {}}
set a(0-2845) {NAME dec.decompress:for#1:for:else:else:if:slc(dec.decompress:low) TYPE READSLICE PAR 0-2793 XREFS 4934 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {259 0 0-2844 {}}} SUCCS {{259 0 0-2846 {}}} CYCLES {}}
set a(0-2846) {NAME dec.decompress:for#1:for:else:else:if:not TYPE NOT PAR 0-2793 XREFS 4935 LOC {1 0.1091999764367999 1 0.9762999879052 1 0.9762999879052 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {259 0 0-2845 {}}} SUCCS {{259 0 0-2847 {}}} CYCLES {}}
set a(0-2847) {NAME dec.decompress:for#1:for:else:else:if:exs TYPE SIGNEXTEND PAR 0-2793 XREFS 4936 LOC {1 0.1091999764367999 1 0.9762999879052 1 0.9762999879052 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {259 0 0-2846 {}}} SUCCS {{258 0 0-2850 {}}} CYCLES {}}
set a(0-2848) {NAME dec.decompress:for#1:for:else:else:asn TYPE ASSIGN PAR 0-2793 XREFS 4937 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {774 0 0-2913 {}}} SUCCS {{259 0 0-2849 {}} {256 0 0-2913 {}}} CYCLES {}}
set a(0-2849) {NAME dec.decompress:for#1:for:else:else:slc(dec.decompress:low.sva#1) TYPE READSLICE PAR 0-2793 XREFS 4938 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {259 0 0-2848 {}}} SUCCS {{259 0 0-2850 {}}} CYCLES {}}
set a(0-2850) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(18,1,2) AREA_SCORE 18.00 QUANTITY 3 NAME dec.decompress:for#1:for:else:else:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2793 XREFS 4939 LOC {1 0.1646999766587999 1 0.9762999879052 1 0.9762999879052 1 0.9810999579243999 2 0.9810999579243999} PREDS {{146 0 0-2813 {}} {258 0 0-2841 {}} {258 0 0-2847 {}} {259 0 0-2849 {}}} SUCCS {{258 0 0-2856 {}}} CYCLES {}}
set a(0-2851) {NAME dec.decompress:for#1:for:else:else:if:asn#4 TYPE ASSIGN PAR 0-2793 XREFS 4940 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {774 0 0-2913 {}}} SUCCS {{259 0 0-2852 {}} {256 0 0-2913 {}}} CYCLES {}}
set a(0-2852) {NAME dec.decompress:for#1:for:else:else:if:slc(dec.decompress:low)#1 TYPE READSLICE PAR 0-2793 XREFS 4941 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {259 0 0-2851 {}}} SUCCS {{258 0 0-2855 {}}} CYCLES {}}
set a(0-2853) {NAME dec.decompress:for#1:for:else:else:asn#1 TYPE ASSIGN PAR 0-2793 XREFS 4942 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {774 0 0-2913 {}}} SUCCS {{259 0 0-2854 {}} {256 0 0-2913 {}}} CYCLES {}}
set a(0-2854) {NAME dec.decompress:for#1:for:else:else:slc(dec.decompress:low.sva#1)#1 TYPE READSLICE PAR 0-2793 XREFS 4943 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {259 0 0-2853 {}}} SUCCS {{259 0 0-2855 {}}} CYCLES {}}
set a(0-2855) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(14,1,2) AREA_SCORE 14.00 QUANTITY 2 NAME dec.decompress:for#1:for:else:else:mux#3 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2793 XREFS 4944 LOC {1 0.1646999766587999 1 0.9762999879052 1 0.9762999879052 1 0.9810999579243999 2 0.9810999579243999} PREDS {{146 0 0-2813 {}} {258 0 0-2841 {}} {258 0 0-2852 {}} {259 0 0-2854 {}}} SUCCS {{259 0 0-2856 {}}} CYCLES {}}
set a(0-2856) {NAME dec.decompress:for#1:for:else:else:conc TYPE CONCATENATE PAR 0-2793 XREFS 4945 LOC {1 0.1694999766779999 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{146 0 0-2813 {}} {258 0 0-2850 {}} {259 0 0-2855 {}}} SUCCS {{258 0 0-2905 {}}} CYCLES {}}
set a(0-2857) {NAME dec.decompress:for#1:for:else:else:if:asn#5 TYPE ASSIGN PAR 0-2793 XREFS 4946 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9207999876832} PREDS {{146 0 0-2813 {}} {774 0 0-2927 {}}} SUCCS {{259 0 0-2858 {}} {256 0 0-2927 {}}} CYCLES {}}
set a(0-2858) {NAME dec.decompress:for#1:for:else:else:if:slc(dec.decompress:high) TYPE READSLICE PAR 0-2793 XREFS 4947 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9207999876832} PREDS {{146 0 0-2813 {}} {259 0 0-2857 {}}} SUCCS {{259 0 0-2859 {}}} CYCLES {}}
set a(0-2859) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(18,0,3,1,19) AREA_SCORE 18.00 QUANTITY 3 NAME dec.decompress:for#1:for:else:else:if:acc#2 TYPE ACCU DELAY {1.85 ns} LIBRARY_DELAY {1.85 ns} PAR 0-2793 XREFS 4948 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 1 0.9762999579052 2 0.9762999579052} PREDS {{146 0 0-2813 {}} {259 0 0-2858 {}}} SUCCS {{258 0 0-2862 {}}} CYCLES {}}
set a(0-2860) {NAME dec.decompress:for#1:for:else:else:asn#2 TYPE ASSIGN PAR 0-2793 XREFS 4949 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {774 0 0-2927 {}}} SUCCS {{259 0 0-2861 {}} {256 0 0-2927 {}}} CYCLES {}}
set a(0-2861) {NAME dec.decompress:for#1:for:else:else:slc(dec.decompress:high#1.sva#1) TYPE READSLICE PAR 0-2793 XREFS 4950 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {259 0 0-2860 {}}} SUCCS {{259 0 0-2862 {}}} CYCLES {}}
set a(0-2862) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(18,1,2) AREA_SCORE 18.00 QUANTITY 3 NAME dec.decompress:for#1:for:else:else:mux#1 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2793 XREFS 4951 LOC {1 0.1646999766587999 1 0.9762999879052 1 0.9762999879052 1 0.9810999579243999 2 0.9810999579243999} PREDS {{146 0 0-2813 {}} {258 0 0-2841 {}} {258 0 0-2859 {}} {259 0 0-2861 {}}} SUCCS {{258 0 0-2868 {}}} CYCLES {}}
set a(0-2863) {NAME dec.decompress:for#1:for:else:else:if:asn#6 TYPE ASSIGN PAR 0-2793 XREFS 4952 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {774 0 0-2927 {}}} SUCCS {{259 0 0-2864 {}} {256 0 0-2927 {}}} CYCLES {}}
set a(0-2864) {NAME dec.decompress:for#1:for:else:else:if:slc(dec.decompress:high)#1 TYPE READSLICE PAR 0-2793 XREFS 4953 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {259 0 0-2863 {}}} SUCCS {{258 0 0-2867 {}}} CYCLES {}}
set a(0-2865) {NAME dec.decompress:for#1:for:else:else:asn#3 TYPE ASSIGN PAR 0-2793 XREFS 4954 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {774 0 0-2927 {}}} SUCCS {{259 0 0-2866 {}} {256 0 0-2927 {}}} CYCLES {}}
set a(0-2866) {NAME dec.decompress:for#1:for:else:else:slc(dec.decompress:high#1.sva#1)#1 TYPE READSLICE PAR 0-2793 XREFS 4955 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {259 0 0-2865 {}}} SUCCS {{259 0 0-2867 {}}} CYCLES {}}
set a(0-2867) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(14,1,2) AREA_SCORE 14.00 QUANTITY 2 NAME dec.decompress:for#1:for:else:else:mux#4 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2793 XREFS 4956 LOC {1 0.1646999766587999 1 0.9762999879052 1 0.9762999879052 1 0.9810999579243999 2 0.9810999579243999} PREDS {{146 0 0-2813 {}} {258 0 0-2841 {}} {258 0 0-2864 {}} {259 0 0-2866 {}}} SUCCS {{259 0 0-2868 {}}} CYCLES {}}
set a(0-2868) {NAME dec.decompress:for#1:for:else:else:conc#1 TYPE CONCATENATE PAR 0-2793 XREFS 4957 LOC {1 0.1694999766779999 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{146 0 0-2813 {}} {258 0 0-2862 {}} {259 0 0-2867 {}}} SUCCS {{258 0 0-2919 {}}} CYCLES {}}
set a(0-2869) {NAME dec.decompress:for#1:for:else:else:if:asn#7 TYPE ASSIGN PAR 0-2793 XREFS 4958 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9207999876832} PREDS {{146 0 0-2813 {}} {774 0 0-2938 {}}} SUCCS {{259 0 0-2870 {}} {256 0 0-2938 {}}} CYCLES {}}
set a(0-2870) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(18,0,3,1,19) AREA_SCORE 18.00 QUANTITY 3 NAME dec.decompress:for#1:for:else:else:if:acc TYPE ACCU DELAY {1.85 ns} LIBRARY_DELAY {1.85 ns} PAR 0-2793 XREFS 4959 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 1 0.9762999579052 2 0.9762999579052} PREDS {{146 0 0-2813 {}} {259 0 0-2869 {}}} SUCCS {{258 0 0-2872 {}}} CYCLES {}}
set a(0-2871) {NAME dec.decompress:for#1:for:else:else:asn#4 TYPE ASSIGN PAR 0-2793 XREFS 4960 LOC {1 0.1091999764367999 1 0.9762999879052 1 0.9762999879052 2 0.9762999879052} PREDS {{146 0 0-2813 {}} {774 0 0-2938 {}}} SUCCS {{259 0 0-2872 {}} {256 0 0-2938 {}}} CYCLES {}}
set a(0-2872) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(18,1,2) AREA_SCORE 18.00 QUANTITY 3 NAME dec.decompress:for#1:for:else:else:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2793 XREFS 4961 LOC {1 0.1646999766587999 1 0.9762999879052 1 0.9762999879052 1 0.9810999579243999 2 0.9810999579243999} PREDS {{146 0 0-2813 {}} {258 0 0-2841 {}} {258 0 0-2870 {}} {259 0 0-2871 {}}} SUCCS {{258 0 0-2929 {}}} CYCLES {}}
set a(0-2873) {NAME dec.m_input.get_bit#1:asn TYPE ASSIGN PAR 0-2793 XREFS 4962 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2903 {}}} SUCCS {{259 0 0-2874 {}} {256 0 0-2903 {}}} CYCLES {}}
set a(0-2874) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask.lpi#4.svs) TYPE READSLICE PAR 0-2793 XREFS 4963 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2873 {}}} SUCCS {{258 0 0-2890 {}}} CYCLES {}}
set a(0-2875) {NAME dec.m_input.get_bit#1:asn#1 TYPE ASSIGN PAR 0-2793 XREFS 4964 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2903 {}}} SUCCS {{259 0 0-2876 {}} {256 0 0-2903 {}}} CYCLES {}}
set a(0-2876) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask.lpi#4.svs)#1 TYPE READSLICE PAR 0-2793 XREFS 4965 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2875 {}}} SUCCS {{258 0 0-2889 {}}} CYCLES {}}
set a(0-2877) {NAME dec.m_input.get_bit#1:asn#2 TYPE ASSIGN PAR 0-2793 XREFS 4966 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2903 {}}} SUCCS {{259 0 0-2878 {}} {256 0 0-2903 {}}} CYCLES {}}
set a(0-2878) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask.lpi#4.svs)#2 TYPE READSLICE PAR 0-2793 XREFS 4967 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2877 {}}} SUCCS {{258 0 0-2889 {}}} CYCLES {}}
set a(0-2879) {NAME dec.m_input.get_bit#1:asn#3 TYPE ASSIGN PAR 0-2793 XREFS 4968 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2903 {}}} SUCCS {{259 0 0-2880 {}} {256 0 0-2903 {}}} CYCLES {}}
set a(0-2880) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask.lpi#4.svs)#3 TYPE READSLICE PAR 0-2793 XREFS 4969 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2879 {}}} SUCCS {{258 0 0-2889 {}}} CYCLES {}}
set a(0-2881) {NAME dec.m_input.get_bit#1:asn#4 TYPE ASSIGN PAR 0-2793 XREFS 4970 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2903 {}}} SUCCS {{259 0 0-2882 {}} {256 0 0-2903 {}}} CYCLES {}}
set a(0-2882) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask.lpi#4.svs)#4 TYPE READSLICE PAR 0-2793 XREFS 4971 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2881 {}}} SUCCS {{258 0 0-2889 {}}} CYCLES {}}
set a(0-2883) {NAME dec.m_input.get_bit#1:asn#5 TYPE ASSIGN PAR 0-2793 XREFS 4972 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2903 {}}} SUCCS {{259 0 0-2884 {}} {256 0 0-2903 {}}} CYCLES {}}
set a(0-2884) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask.lpi#4.svs)#5 TYPE READSLICE PAR 0-2793 XREFS 4973 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2883 {}}} SUCCS {{258 0 0-2889 {}}} CYCLES {}}
set a(0-2885) {NAME dec.m_input.get_bit#1:asn#6 TYPE ASSIGN PAR 0-2793 XREFS 4974 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2903 {}}} SUCCS {{259 0 0-2886 {}} {256 0 0-2903 {}}} CYCLES {}}
set a(0-2886) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask.lpi#4.svs)#6 TYPE READSLICE PAR 0-2793 XREFS 4975 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2885 {}}} SUCCS {{258 0 0-2889 {}}} CYCLES {}}
set a(0-2887) {NAME dec.m_input.get_bit#1:asn#7 TYPE ASSIGN PAR 0-2793 XREFS 4976 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2903 {}}} SUCCS {{259 0 0-2888 {}} {256 0 0-2903 {}}} CYCLES {}}
set a(0-2888) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask.lpi#4.svs)#7 TYPE READSLICE PAR 0-2793 XREFS 4977 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2887 {}}} SUCCS {{259 0 0-2889 {}}} CYCLES {}}
set a(0-2889) {NAME dec.m_input.get_bit#1:nor TYPE NOR PAR 0-2793 XREFS 4978 LOC {1 0.0 1 0.0 1 0.0 2 0.9951999879807999} PREDS {{258 0 0-2886 {}} {258 0 0-2884 {}} {258 0 0-2882 {}} {258 0 0-2880 {}} {258 0 0-2878 {}} {258 0 0-2876 {}} {259 0 0-2888 {}}} SUCCS {{259 0 0-2890 {}}} CYCLES {}}
set a(0-2890) {NAME dec.m_input.get_bit#1:nand TYPE NAND PAR 0-2793 XREFS 4979 LOC {1 0.0 1 0.0 1 0.0 2 0.9951999879807999} PREDS {{258 0 0-2874 {}} {259 0 0-2889 {}}} SUCCS {{258 0 0-2900 {}} {258 0 0-2902 {}} {258 0 0-2916 {}}} CYCLES {}}
set a(0-2891) {NAME dec.m_input.get_bit#1:asn#8 TYPE ASSIGN PAR 0-2793 XREFS 4980 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8214688592858754} PREDS {{774 0 0-2903 {}}} SUCCS {{259 0 0-2892 {}} {256 0 0-2903 {}}} CYCLES {}}
set a(0-2892) {NAME dec.m_input.get_bit#1:sel TYPE SELECT PAR 0-2793 XREFS 4981 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8214688592858754} PREDS {{259 0 0-2891 {}}} SUCCS {{146 0 0-2893 {}} {146 0 0-2894 {}} {146 0 0-2895 {}} {146 0 0-2896 {}}} CYCLES {}}
set a(0-2893) {NAME dec.m_input.get_bit#1:if:asn TYPE ASSIGN PAR 0-2793 XREFS 4982 LOC {0 0.999999988 1 0.9405999997623999 1 0.9405999997623999 2 0.9405999997623999} PREDS {{146 0 0-2892 {}} {774 0 0-2917 {}}} SUCCS {{259 0 0-2894 {}} {256 0 0-2917 {}}} CYCLES {}}
set a(0-2894) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,2,1,17) AREA_SCORE 17.00 QUANTITY 4 NAME dec.m_input.get_bit#1:if:acc TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-2793 XREFS 4983 LOC {1 0.0 1 0.9405999997623999 1 0.9405999997623999 1 0.9951999699807998 2 0.9951999699807998} PREDS {{146 0 0-2892 {}} {259 0 0-2893 {}}} SUCCS {{258 0 0-2916 {}}} CYCLES {}}
set a(0-2895) {NAME dec.m_input.get_bit#1:if:asn(acc.tdx#179) TYPE ASSIGN PAR 0-2793 XREFS 4984 LOC {0 0.999999988 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{146 0 0-2892 {}} {774 0 0-2917 {}}} SUCCS {{259 0 0-2896 {}} {256 0 0-2917 {}}} CYCLES {}}
set a(0-2896) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME dec.m_input.get_bit#1:if:read_mem(Comp:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-2793 XREFS 4985 LOC {1 1.0 1 1.0 1 1.0 2 0.07379997029519988 2 0.07379997029519988} PREDS {{146 0 0-2892 {}} {259 0 0-2895 {}}} SUCCS {{258 0 0-2902 {}}} CYCLES {}}
set a(0-2897) {NAME dec.m_input.get_bit#1:else:asn TYPE ASSIGN PAR 0-2793 XREFS 4986 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{774 0 0-2903 {}}} SUCCS {{259 0 0-2898 {}} {256 0 0-2903 {}}} CYCLES {}}
set a(0-2898) {NAME dec.m_input.get_bit#1:else:slc(dec.m_input.m_LastMask) TYPE READSLICE PAR 0-2793 XREFS 4987 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9951999879807999} PREDS {{259 0 0-2897 {}}} SUCCS {{259 0 0-2899 {}}} CYCLES {}}
set a(0-2899) {NAME dec.m_input.get_bit#1:else:exu TYPE PADZEROES PAR 0-2793 XREFS 4988 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{259 0 0-2898 {}}} SUCCS {{259 0 0-2900 {}}} CYCLES {}}
set a(0-2900) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 2 NAME dec.m_input.get_bit#1:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2793 XREFS 4989 LOC {1 0.0 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2890 {}} {259 0 0-2899 {}}} SUCCS {{258 0 0-2903 {}} {258 0 0-2966 {}} {258 0 0-2969 {}} {258 0 0-2972 {}} {258 0 0-2975 {}} {258 0 0-2978 {}} {258 0 0-2981 {}} {258 0 0-2984 {}} {258 0 0-2987 {}}} CYCLES {}}
set a(0-2901) {NAME dec.m_input.get_bit#1:asn#9 TYPE ASSIGN PAR 0-2793 XREFS 4990 LOC {0 0.999999988 2 0.9951999879807999 2 0.9951999879807999 2 0.9951999879807999} PREDS {{774 0 0-2914 {}}} SUCCS {{259 0 0-2902 {}} {256 0 0-2914 {}}} CYCLES {}}
set a(0-2902) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 2 NAME dec.m_input.get_bit#1:mux#1 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2793 XREFS 4991 LOC {2 0.07379998829519994 2 0.9951999879807999 2 0.9951999879807999 2 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2890 {}} {258 0 0-2896 {}} {258 0 0-2794 {}} {259 0 0-2901 {}}} SUCCS {{258 0 0-2914 {}} {258 0 0-2965 {}} {258 0 0-2968 {}} {258 0 0-2971 {}} {258 0 0-2974 {}} {258 0 0-2977 {}} {258 0 0-2980 {}} {258 0 0-2983 {}} {258 0 0-2986 {}}} CYCLES {}}
set a(0-2903) {NAME dec.decompress:for#1:for:asn(dec.m_input.m_LastMask.lpi#3) TYPE ASSIGN PAR 0-2793 XREFS 4992 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2903 {}} {256 0 0-2873 {}} {256 0 0-2875 {}} {256 0 0-2877 {}} {256 0 0-2879 {}} {256 0 0-2881 {}} {256 0 0-2883 {}} {256 0 0-2885 {}} {256 0 0-2887 {}} {256 0 0-2891 {}} {256 0 0-2897 {}} {258 0 0-2900 {}}} SUCCS {{774 0 0-2873 {}} {774 0 0-2875 {}} {774 0 0-2877 {}} {774 0 0-2879 {}} {774 0 0-2881 {}} {774 0 0-2883 {}} {774 0 0-2885 {}} {774 0 0-2887 {}} {774 0 0-2891 {}} {774 0 0-2897 {}} {772 0 0-2903 {}}} CYCLES {}}
set a(0-2904) {NAME dec.decompress:for#1:for:slc(dec.decompress:low.sva#2) TYPE READSLICE PAR 0-2793 XREFS 4993 LOC {1 0.16379996465519986 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{258 0 0-2825 {}} {258 0 0-2801 {}}} SUCCS {{258 0 0-2911 {}}} CYCLES {}}
set a(0-2905) {NAME dec.decompress:for#1:for:slc(dec.decompress:low.sva#1.dfm) TYPE READSLICE PAR 0-2793 XREFS 4994 LOC {1 0.1694999766779999 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{258 0 0-2798 {}} {258 0 0-2856 {}}} SUCCS {{258 0 0-2911 {}}} CYCLES {}}
set a(0-2906) {NAME dec.decompress:for#1:for:asn#3 TYPE ASSIGN PAR 0-2793 XREFS 4995 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2913 {}}} SUCCS {{259 0 0-2907 {}} {256 0 0-2913 {}}} CYCLES {}}
set a(0-2907) {NAME dec.decompress:for#1:for:slc(dec.decompress:low.sva#1) TYPE READSLICE PAR 0-2793 XREFS 4996 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2906 {}}} SUCCS {{258 0 0-2911 {}}} CYCLES {}}
set a(0-2908) {NAME dec.decompress:for#1:for:nor TYPE NOR PAR 0-2793 XREFS 4997 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {{258 0 0-2807 {}} {258 0 0-2803 {}} {258 0 0-2812 {}}} SUCCS {{258 0 0-2911 {}}} CYCLES {}}
set a(0-2909) {NAME not TYPE NOT PAR 0-2793 XREFS 4998 LOC {1 0.05459998821839995 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {{258 0 0-2807 {}}} SUCCS {{259 0 0-2910 {}}} CYCLES {}}
set a(0-2910) {NAME dec.decompress:for#1:for:and#1 TYPE AND PAR 0-2793 XREFS 4999 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {{258 0 0-2803 {}} {258 0 0-2812 {}} {259 0 0-2909 {}}} SUCCS {{259 0 0-2911 {}}} CYCLES {}}
set a(0-2911) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux1hot(31,3) AREA_SCORE 44.21 QUANTITY 2 NAME dec.decompress:for#1:for:mux1h TYPE MUX1HOT DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-2793 XREFS 5000 LOC {1 0.1694999766779999 1 0.9810999879243999 1 0.9810999879243999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2807 {}} {258 0 0-2908 {}} {258 0 0-2907 {}} {258 0 0-2905 {}} {258 0 0-2904 {}} {259 0 0-2910 {}}} SUCCS {{259 0 0-2912 {}}} CYCLES {}}
set a(0-2912) {NAME dec.decompress:for#1:for:conc TYPE CONCATENATE PAR 0-2793 XREFS 5001 LOC {1 0.1883999767535999 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2911 {}}} SUCCS {{259 0 0-2913 {}}} CYCLES {}}
set a(0-2913) {NAME dec.decompress:for#1:for:asn TYPE ASSIGN PAR 0-2793 XREFS 5002 LOC {1 0.1883999767535999 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2913 {}} {256 0 0-2820 {}} {256 0 0-2823 {}} {256 0 0-2809 {}} {256 0 0-2832 {}} {256 0 0-2839 {}} {256 0 0-2844 {}} {256 0 0-2848 {}} {256 0 0-2851 {}} {256 0 0-2853 {}} {256 0 0-2906 {}} {259 0 0-2912 {}}} SUCCS {{774 0 0-2809 {}} {774 0 0-2820 {}} {774 0 0-2823 {}} {774 0 0-2832 {}} {774 0 0-2839 {}} {774 0 0-2844 {}} {774 0 0-2848 {}} {774 0 0-2851 {}} {774 0 0-2853 {}} {774 0 0-2906 {}} {772 0 0-2913 {}}} CYCLES {}}
set a(0-2914) {NAME dec.decompress:for#1:for:asn(dec.m_input.m_CurrentByte#1.lpi#3) TYPE ASSIGN PAR 0-2793 XREFS 5003 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2914 {}} {256 0 0-2901 {}} {258 0 0-2902 {}}} SUCCS {{774 0 0-2901 {}} {772 0 0-2914 {}}} CYCLES {}}
set a(0-2915) {NAME dec.m_input.get_bit#1:asn#10 TYPE ASSIGN PAR 0-2793 XREFS 5004 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 2 0.9951999879807999} PREDS {{774 0 0-2917 {}}} SUCCS {{259 0 0-2916 {}} {256 0 0-2917 {}}} CYCLES {}}
set a(0-2916) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(17,1,2) AREA_SCORE 17.00 QUANTITY 1 NAME dec.m_input.get_bit#1:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2793 XREFS 5005 LOC {1 0.05459998821839995 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2890 {}} {258 0 0-2894 {}} {258 0 0-2795 {}} {259 0 0-2915 {}}} SUCCS {{259 0 0-2917 {}}} CYCLES {}}
set a(0-2917) {NAME dec.m_input.get_bit#1:asn#11 TYPE ASSIGN PAR 0-2793 XREFS 5006 LOC {1 0.059399988237599954 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2917 {}} {256 0 0-2893 {}} {256 0 0-2895 {}} {256 0 0-2915 {}} {259 0 0-2916 {}}} SUCCS {{774 0 0-2893 {}} {774 0 0-2895 {}} {774 0 0-2915 {}} {772 0 0-2917 {}}} CYCLES {}}
set a(0-2918) {NAME dec.decompress:for#1:for:slc(dec.decompress:high#1.sva#2) TYPE READSLICE PAR 0-2793 XREFS 5007 LOC {1 0.16379996465519986 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{258 0 0-2831 {}} {258 0 0-2800 {}}} SUCCS {{258 0 0-2925 {}}} CYCLES {}}
set a(0-2919) {NAME dec.decompress:for#1:for:slc(dec.decompress:high#1.sva#1.dfm) TYPE READSLICE PAR 0-2793 XREFS 5008 LOC {1 0.1694999766779999 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{258 0 0-2797 {}} {258 0 0-2868 {}}} SUCCS {{258 0 0-2925 {}}} CYCLES {}}
set a(0-2920) {NAME dec.decompress:for#1:for:asn#4 TYPE ASSIGN PAR 0-2793 XREFS 5009 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2927 {}}} SUCCS {{259 0 0-2921 {}} {256 0 0-2927 {}}} CYCLES {}}
set a(0-2921) {NAME dec.decompress:for#1:for:slc(dec.decompress:high#1.sva#1) TYPE READSLICE PAR 0-2793 XREFS 5010 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2920 {}}} SUCCS {{258 0 0-2925 {}}} CYCLES {}}
set a(0-2922) {NAME dec.decompress:for#1:for:nor#1 TYPE NOR PAR 0-2793 XREFS 5011 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {{258 0 0-2807 {}} {258 0 0-2803 {}} {258 0 0-2812 {}}} SUCCS {{258 0 0-2925 {}}} CYCLES {}}
set a(0-2923) {NAME not#187 TYPE NOT PAR 0-2793 XREFS 5012 LOC {1 0.05459998821839995 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {{258 0 0-2807 {}}} SUCCS {{259 0 0-2924 {}}} CYCLES {}}
set a(0-2924) {NAME dec.decompress:for#1:for:and#3 TYPE AND PAR 0-2793 XREFS 5013 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {{258 0 0-2803 {}} {258 0 0-2812 {}} {259 0 0-2923 {}}} SUCCS {{259 0 0-2925 {}}} CYCLES {}}
set a(0-2925) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux1hot(31,3) AREA_SCORE 44.21 QUANTITY 2 NAME dec.decompress:for#1:for:mux1h#1 TYPE MUX1HOT DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-2793 XREFS 5014 LOC {1 0.1694999766779999 1 0.9810999879243999 1 0.9810999879243999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2807 {}} {258 0 0-2922 {}} {258 0 0-2921 {}} {258 0 0-2919 {}} {258 0 0-2918 {}} {259 0 0-2924 {}}} SUCCS {{259 0 0-2926 {}}} CYCLES {}}
set a(0-2926) {NAME dec.decompress:for#1:for:conc#3 TYPE CONCATENATE PAR 0-2793 XREFS 5015 LOC {1 0.1883999767535999 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{259 0 0-2925 {}}} SUCCS {{259 0 0-2927 {}}} CYCLES {}}
set a(0-2927) {NAME dec.decompress:for#1:for:asn#5 TYPE ASSIGN PAR 0-2793 XREFS 5016 LOC {1 0.1883999767535999 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2927 {}} {256 0 0-2826 {}} {256 0 0-2829 {}} {256 0 0-2835 {}} {256 0 0-2804 {}} {256 0 0-2857 {}} {256 0 0-2860 {}} {256 0 0-2863 {}} {256 0 0-2865 {}} {256 0 0-2920 {}} {259 0 0-2926 {}}} SUCCS {{774 0 0-2804 {}} {774 0 0-2826 {}} {774 0 0-2829 {}} {774 0 0-2835 {}} {774 0 0-2857 {}} {774 0 0-2860 {}} {774 0 0-2863 {}} {774 0 0-2865 {}} {774 0 0-2920 {}} {772 0 0-2927 {}}} CYCLES {}}
set a(0-2928) {NAME dec.decompress:value:slc(dec.decompress:value#1.sg14.sva#2) TYPE READSLICE PAR 0-2793 XREFS 5017 LOC {1 0.16379996465519986 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{258 0 0-2819 {}} {258 0 0-2802 {}}} SUCCS {{258 0 0-2935 {}}} CYCLES {}}
set a(0-2929) {NAME dec.decompress:value:slc(dec.decompress:value#1.sg14.lpi#3.dfm) TYPE READSLICE PAR 0-2793 XREFS 5018 LOC {1 0.1694999766779999 1 0.9810999879243999 1 0.9810999879243999 2 0.9810999879243999} PREDS {{258 0 0-2796 {}} {258 0 0-2872 {}}} SUCCS {{258 0 0-2935 {}}} CYCLES {}}
set a(0-2930) {NAME dec.decompress:value:asn#34 TYPE ASSIGN PAR 0-2793 XREFS 5019 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{774 0 0-2938 {}}} SUCCS {{259 0 0-2931 {}} {256 0 0-2938 {}}} CYCLES {}}
set a(0-2931) {NAME dec.decompress:value:slc(dec.decompress:value#1.sg14.lpi#3) TYPE READSLICE PAR 0-2793 XREFS 5020 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.9810999879243999} PREDS {{259 0 0-2930 {}}} SUCCS {{258 0 0-2935 {}}} CYCLES {}}
set a(0-2932) {NAME dec.decompress:for#1:for:nor#2 TYPE NOR PAR 0-2793 XREFS 5021 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {{258 0 0-2807 {}} {258 0 0-2803 {}} {258 0 0-2812 {}}} SUCCS {{258 0 0-2935 {}}} CYCLES {}}
set a(0-2933) {NAME not#188 TYPE NOT PAR 0-2793 XREFS 5022 LOC {1 0.05459998821839995 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {{258 0 0-2807 {}}} SUCCS {{259 0 0-2934 {}}} CYCLES {}}
set a(0-2934) {NAME dec.decompress:for#1:for:and#5 TYPE AND PAR 0-2793 XREFS 5023 LOC {1 0.1091999764367999 1 0.9207999876832 1 0.9207999876832 2 0.9810999879243999} PREDS {{258 0 0-2803 {}} {258 0 0-2812 {}} {259 0 0-2933 {}}} SUCCS {{259 0 0-2935 {}}} CYCLES {}}
set a(0-2935) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux1hot(17,3) AREA_SCORE 24.25 QUANTITY 1 NAME dec.decompress:for#1:for:mux1h#2 TYPE MUX1HOT DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-2793 XREFS 5024 LOC {1 0.1694999766779999 1 0.9810999879243999 1 0.9810999879243999 1 0.9999999579999997 2 0.9999999579999997} PREDS {{258 0 0-2807 {}} {258 0 0-2932 {}} {258 0 0-2931 {}} {258 0 0-2929 {}} {258 0 0-2928 {}} {259 0 0-2934 {}}} SUCCS {{258 0 0-2937 {}}} CYCLES {}}
set a(0-2936) {NAME dec.decompress:for#1:for:asn#6 TYPE ASSIGN PAR 0-2793 XREFS 5025 LOC {0 0.999999988 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{774 0 0-2940 {}}} SUCCS {{259 0 0-2937 {}} {256 0 0-2940 {}}} CYCLES {}}
set a(0-2937) {NAME dec.decompress:for#1:for:conc#4 TYPE CONCATENATE PAR 0-2793 XREFS 5026 LOC {1 0.1883999767535999 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2935 {}} {259 0 0-2936 {}}} SUCCS {{259 0 0-2938 {}}} CYCLES {}}
set a(0-2938) {NAME dec.decompress:for#1:for:asn#7 TYPE ASSIGN PAR 0-2793 XREFS 5027 LOC {1 0.1883999767535999 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2938 {}} {256 0 0-2814 {}} {256 0 0-2817 {}} {256 0 0-2869 {}} {256 0 0-2871 {}} {256 0 0-2930 {}} {259 0 0-2937 {}}} SUCCS {{774 0 0-2814 {}} {774 0 0-2817 {}} {774 0 0-2869 {}} {774 0 0-2871 {}} {774 0 0-2930 {}} {772 0 0-2938 {}}} CYCLES {}}
set a(0-2939) {NAME dec.decompress:for#1:for:asn(dec.decompress:value#1.sg13.lpi#3) TYPE ASSIGN PAR 0-2793 XREFS 5028 LOC {0 0.999999988 1 0.0 1 0.0 2 0.999999988} PREDS {{774 0 0-2942 {}}} SUCCS {{259 0 0-2940 {}} {256 0 0-2942 {}}} CYCLES {}}
set a(0-2940) {NAME dec.decompress:for#1:for:asn#8 TYPE ASSIGN PAR 0-2793 XREFS 5029 LOC {1 0.0 1 0.0 1 0.0 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2940 {}} {256 0 0-2936 {}} {259 0 0-2939 {}}} SUCCS {{774 0 0-2936 {}} {772 0 0-2940 {}}} CYCLES {}}
set a(0-2941) {NAME dec.decompress:for#1:for:asn(dec.decompress:value#1.sg12.lpi#3) TYPE ASSIGN PAR 0-2793 XREFS 5030 LOC {0 0.999999988 1 0.0 1 0.0 2 0.999999988} PREDS {{774 0 0-2944 {}}} SUCCS {{259 0 0-2942 {}} {256 0 0-2944 {}}} CYCLES {}}
set a(0-2942) {NAME dec.decompress:for#1:for:asn#9 TYPE ASSIGN PAR 0-2793 XREFS 5031 LOC {1 0.0 1 0.0 1 0.0 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2942 {}} {256 0 0-2939 {}} {259 0 0-2941 {}}} SUCCS {{774 0 0-2939 {}} {772 0 0-2942 {}}} CYCLES {}}
set a(0-2943) {NAME dec.decompress:for#1:for:asn(dec.decompress:value#1.sg11.lpi#3) TYPE ASSIGN PAR 0-2793 XREFS 5032 LOC {0 0.999999988 1 0.0 1 0.0 2 0.999999988} PREDS {{774 0 0-2946 {}}} SUCCS {{259 0 0-2944 {}} {256 0 0-2946 {}}} CYCLES {}}
set a(0-2944) {NAME dec.decompress:for#1:for:asn#10 TYPE ASSIGN PAR 0-2793 XREFS 5033 LOC {1 0.0 1 0.0 1 0.0 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2944 {}} {256 0 0-2941 {}} {259 0 0-2943 {}}} SUCCS {{774 0 0-2941 {}} {772 0 0-2944 {}}} CYCLES {}}
set a(0-2945) {NAME dec.decompress:for#1:for:asn(dec.decompress:value#1.sg10.lpi#3) TYPE ASSIGN PAR 0-2793 XREFS 5034 LOC {0 0.999999988 1 0.0 1 0.0 2 0.999999988} PREDS {{774 0 0-2948 {}}} SUCCS {{259 0 0-2946 {}} {256 0 0-2948 {}}} CYCLES {}}
set a(0-2946) {NAME dec.decompress:for#1:for:asn#11 TYPE ASSIGN PAR 0-2793 XREFS 5035 LOC {1 0.0 1 0.0 1 0.0 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2946 {}} {256 0 0-2943 {}} {259 0 0-2945 {}}} SUCCS {{774 0 0-2943 {}} {772 0 0-2946 {}}} CYCLES {}}
set a(0-2947) {NAME dec.decompress:for#1:for:asn(dec.decompress:value#1.sg9.lpi#3) TYPE ASSIGN PAR 0-2793 XREFS 5036 LOC {0 0.999999988 1 0.0 1 0.0 2 0.999999988} PREDS {{774 0 0-2950 {}}} SUCCS {{259 0 0-2948 {}} {256 0 0-2950 {}}} CYCLES {}}
set a(0-2948) {NAME dec.decompress:for#1:for:asn#12 TYPE ASSIGN PAR 0-2793 XREFS 5037 LOC {1 0.0 1 0.0 1 0.0 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2948 {}} {256 0 0-2945 {}} {259 0 0-2947 {}}} SUCCS {{774 0 0-2945 {}} {772 0 0-2948 {}}} CYCLES {}}
set a(0-2949) {NAME dec.decompress:for#1:for:asn(dec.decompress:value#1.sg8.lpi#3) TYPE ASSIGN PAR 0-2793 XREFS 5038 LOC {0 0.999999988 1 0.0 1 0.0 2 0.999999988} PREDS {{774 0 0-2952 {}}} SUCCS {{259 0 0-2950 {}} {256 0 0-2952 {}}} CYCLES {}}
set a(0-2950) {NAME dec.decompress:for#1:for:asn#13 TYPE ASSIGN PAR 0-2793 XREFS 5039 LOC {1 0.0 1 0.0 1 0.0 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2950 {}} {256 0 0-2947 {}} {259 0 0-2949 {}}} SUCCS {{774 0 0-2947 {}} {772 0 0-2950 {}}} CYCLES {}}
set a(0-2951) {NAME dec.decompress:for#1:for:asn(dec.decompress:value#1.sg7.lpi#3) TYPE ASSIGN PAR 0-2793 XREFS 5040 LOC {0 0.999999988 1 0.0 1 0.0 2 0.999999988} PREDS {{774 0 0-2954 {}}} SUCCS {{259 0 0-2952 {}} {256 0 0-2954 {}}} CYCLES {}}
set a(0-2952) {NAME dec.decompress:for#1:for:asn#14 TYPE ASSIGN PAR 0-2793 XREFS 5041 LOC {1 0.0 1 0.0 1 0.0 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2952 {}} {256 0 0-2949 {}} {259 0 0-2951 {}}} SUCCS {{774 0 0-2949 {}} {772 0 0-2952 {}}} CYCLES {}}
set a(0-2953) {NAME dec.decompress:for#1:for:asn(dec.decompress:value#1.sg6.lpi#3) TYPE ASSIGN PAR 0-2793 XREFS 5042 LOC {0 0.999999988 1 0.0 1 0.0 2 0.999999988} PREDS {{774 0 0-2956 {}}} SUCCS {{259 0 0-2954 {}} {256 0 0-2956 {}}} CYCLES {}}
set a(0-2954) {NAME dec.decompress:for#1:for:asn#15 TYPE ASSIGN PAR 0-2793 XREFS 5043 LOC {1 0.0 1 0.0 1 0.0 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2954 {}} {256 0 0-2951 {}} {259 0 0-2953 {}}} SUCCS {{774 0 0-2951 {}} {772 0 0-2954 {}}} CYCLES {}}
set a(0-2955) {NAME dec.decompress:for#1:for:asn(dec.decompress:value#1.sg5.lpi#3) TYPE ASSIGN PAR 0-2793 XREFS 5044 LOC {0 0.999999988 1 0.0 1 0.0 2 0.999999988} PREDS {{774 0 0-2958 {}}} SUCCS {{259 0 0-2956 {}} {256 0 0-2958 {}}} CYCLES {}}
set a(0-2956) {NAME dec.decompress:for#1:for:asn#16 TYPE ASSIGN PAR 0-2793 XREFS 5045 LOC {1 0.0 1 0.0 1 0.0 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2956 {}} {256 0 0-2953 {}} {259 0 0-2955 {}}} SUCCS {{774 0 0-2953 {}} {772 0 0-2956 {}}} CYCLES {}}
set a(0-2957) {NAME dec.decompress:for#1:for:asn(dec.decompress:value#1.sg4.lpi#3) TYPE ASSIGN PAR 0-2793 XREFS 5046 LOC {0 0.999999988 1 0.0 1 0.0 2 0.999999988} PREDS {{774 0 0-2960 {}}} SUCCS {{259 0 0-2958 {}} {256 0 0-2960 {}}} CYCLES {}}
set a(0-2958) {NAME dec.decompress:for#1:for:asn#17 TYPE ASSIGN PAR 0-2793 XREFS 5047 LOC {1 0.0 1 0.0 1 0.0 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2958 {}} {256 0 0-2955 {}} {259 0 0-2957 {}}} SUCCS {{774 0 0-2955 {}} {772 0 0-2958 {}}} CYCLES {}}
set a(0-2959) {NAME dec.decompress:for#1:for:asn(dec.decompress:value#1.sg3.lpi#3) TYPE ASSIGN PAR 0-2793 XREFS 5048 LOC {0 0.999999988 1 0.0 1 0.0 2 0.999999988} PREDS {{774 0 0-2962 {}}} SUCCS {{259 0 0-2960 {}} {256 0 0-2962 {}}} CYCLES {}}
set a(0-2960) {NAME dec.decompress:for#1:for:asn#18 TYPE ASSIGN PAR 0-2793 XREFS 5049 LOC {1 0.0 1 0.0 1 0.0 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2960 {}} {256 0 0-2957 {}} {259 0 0-2959 {}}} SUCCS {{774 0 0-2957 {}} {772 0 0-2960 {}}} CYCLES {}}
set a(0-2961) {NAME dec.decompress:for#1:for:asn(dec.decompress:value#1.sg2.lpi#3) TYPE ASSIGN PAR 0-2793 XREFS 5050 LOC {0 0.999999988 1 0.0 1 0.0 2 0.999999988} PREDS {{774 0 0-2964 {}}} SUCCS {{259 0 0-2962 {}} {256 0 0-2964 {}}} CYCLES {}}
set a(0-2962) {NAME dec.decompress:for#1:for:asn#19 TYPE ASSIGN PAR 0-2793 XREFS 5051 LOC {1 0.0 1 0.0 1 0.0 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2962 {}} {256 0 0-2959 {}} {259 0 0-2961 {}}} SUCCS {{774 0 0-2959 {}} {772 0 0-2962 {}}} CYCLES {}}
set a(0-2963) {NAME dec.decompress:for#1:for:asn(dec.decompress:value#1.sg1.lpi#3) TYPE ASSIGN PAR 0-2793 XREFS 5052 LOC {0 0.999999988 1 0.0 1 0.0 2 0.999999988} PREDS {{774 0 0-2990 {}}} SUCCS {{259 0 0-2964 {}} {256 0 0-2990 {}}} CYCLES {}}
set a(0-2964) {NAME dec.decompress:for#1:for:asn#20 TYPE ASSIGN PAR 0-2793 XREFS 5053 LOC {1 0.0 1 0.0 1 0.0 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2964 {}} {256 0 0-2961 {}} {259 0 0-2963 {}}} SUCCS {{774 0 0-2961 {}} {772 0 0-2964 {}}} CYCLES {}}
set a(0-2965) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_CurrentByte#1) TYPE READSLICE PAR 0-2793 XREFS 5054 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2902 {}}} SUCCS {{258 0 0-2967 {}}} CYCLES {}}
set a(0-2966) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask) TYPE READSLICE PAR 0-2793 XREFS 5055 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2900 {}}} SUCCS {{259 0 0-2967 {}}} CYCLES {}}
set a(0-2967) {NAME dec.m_input.get_bit#1:and TYPE AND PAR 0-2793 XREFS 5056 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2965 {}} {259 0 0-2966 {}}} SUCCS {{258 0 0-2989 {}}} CYCLES {}}
set a(0-2968) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_CurrentByte#1)#1 TYPE READSLICE PAR 0-2793 XREFS 5057 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2902 {}}} SUCCS {{258 0 0-2970 {}}} CYCLES {}}
set a(0-2969) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask)#1 TYPE READSLICE PAR 0-2793 XREFS 5058 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2900 {}}} SUCCS {{259 0 0-2970 {}}} CYCLES {}}
set a(0-2970) {NAME dec.m_input.get_bit#1:and#2 TYPE AND PAR 0-2793 XREFS 5059 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2968 {}} {259 0 0-2969 {}}} SUCCS {{258 0 0-2989 {}}} CYCLES {}}
set a(0-2971) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_CurrentByte#1)#2 TYPE READSLICE PAR 0-2793 XREFS 5060 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2902 {}}} SUCCS {{258 0 0-2973 {}}} CYCLES {}}
set a(0-2972) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask)#2 TYPE READSLICE PAR 0-2793 XREFS 5061 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2900 {}}} SUCCS {{259 0 0-2973 {}}} CYCLES {}}
set a(0-2973) {NAME dec.m_input.get_bit#1:and#3 TYPE AND PAR 0-2793 XREFS 5062 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2971 {}} {259 0 0-2972 {}}} SUCCS {{258 0 0-2989 {}}} CYCLES {}}
set a(0-2974) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_CurrentByte#1)#3 TYPE READSLICE PAR 0-2793 XREFS 5063 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2902 {}}} SUCCS {{258 0 0-2976 {}}} CYCLES {}}
set a(0-2975) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask)#3 TYPE READSLICE PAR 0-2793 XREFS 5064 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2900 {}}} SUCCS {{259 0 0-2976 {}}} CYCLES {}}
set a(0-2976) {NAME dec.m_input.get_bit#1:and#4 TYPE AND PAR 0-2793 XREFS 5065 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2974 {}} {259 0 0-2975 {}}} SUCCS {{258 0 0-2989 {}}} CYCLES {}}
set a(0-2977) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_CurrentByte#1)#4 TYPE READSLICE PAR 0-2793 XREFS 5066 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2902 {}}} SUCCS {{258 0 0-2979 {}}} CYCLES {}}
set a(0-2978) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask)#4 TYPE READSLICE PAR 0-2793 XREFS 5067 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2900 {}}} SUCCS {{259 0 0-2979 {}}} CYCLES {}}
set a(0-2979) {NAME dec.m_input.get_bit#1:and#5 TYPE AND PAR 0-2793 XREFS 5068 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2977 {}} {259 0 0-2978 {}}} SUCCS {{258 0 0-2989 {}}} CYCLES {}}
set a(0-2980) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_CurrentByte#1)#5 TYPE READSLICE PAR 0-2793 XREFS 5069 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2902 {}}} SUCCS {{258 0 0-2982 {}}} CYCLES {}}
set a(0-2981) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask)#5 TYPE READSLICE PAR 0-2793 XREFS 5070 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2900 {}}} SUCCS {{259 0 0-2982 {}}} CYCLES {}}
set a(0-2982) {NAME dec.m_input.get_bit#1:and#6 TYPE AND PAR 0-2793 XREFS 5071 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2980 {}} {259 0 0-2981 {}}} SUCCS {{258 0 0-2989 {}}} CYCLES {}}
set a(0-2983) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_CurrentByte#1)#6 TYPE READSLICE PAR 0-2793 XREFS 5072 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2902 {}}} SUCCS {{258 0 0-2985 {}}} CYCLES {}}
set a(0-2984) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask)#6 TYPE READSLICE PAR 0-2793 XREFS 5073 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2900 {}}} SUCCS {{259 0 0-2985 {}}} CYCLES {}}
set a(0-2985) {NAME dec.m_input.get_bit#1:and#7 TYPE AND PAR 0-2793 XREFS 5074 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2983 {}} {259 0 0-2984 {}}} SUCCS {{258 0 0-2989 {}}} CYCLES {}}
set a(0-2986) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_CurrentByte#1)#7 TYPE READSLICE PAR 0-2793 XREFS 5075 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2902 {}}} SUCCS {{258 0 0-2988 {}}} CYCLES {}}
set a(0-2987) {NAME dec.m_input.get_bit#1:slc(dec.m_input.m_LastMask)#7 TYPE READSLICE PAR 0-2793 XREFS 5076 LOC {1 0.0048000000192000005 1 0.999999988 1 0.999999988 2 0.999999988} PREDS {{258 0 0-2900 {}}} SUCCS {{259 0 0-2988 {}}} CYCLES {}}
set a(0-2988) {NAME dec.m_input.get_bit#1:and#8 TYPE AND PAR 0-2793 XREFS 5077 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2986 {}} {259 0 0-2987 {}}} SUCCS {{259 0 0-2989 {}}} CYCLES {}}
set a(0-2989) {NAME dec.m_input.get_bit#1:or TYPE OR PAR 0-2793 XREFS 5078 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{258 0 0-2985 {}} {258 0 0-2982 {}} {258 0 0-2979 {}} {258 0 0-2976 {}} {258 0 0-2973 {}} {258 0 0-2970 {}} {258 0 0-2967 {}} {259 0 0-2988 {}}} SUCCS {{259 0 0-2990 {}}} CYCLES {}}
set a(0-2990) {NAME dec.m_input.get_bit#1:asn#12 TYPE ASSIGN PAR 0-2793 XREFS 5079 LOC {2 0.07859998831439996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{128 0 0-2843 {}} {772 0 0-2990 {}} {256 0 0-2963 {}} {259 0 0-2989 {}}} SUCCS {{774 0 0-2963 {}} {772 0 0-2990 {}}} CYCLES {}}
set a(0-2793) {CHI {0-2794 0-2795 0-2796 0-2797 0-2798 0-2799 0-2800 0-2801 0-2802 0-2803 0-2804 0-2805 0-2806 0-2807 0-2808 0-2809 0-2810 0-2811 0-2812 0-2813 0-2814 0-2815 0-2816 0-2817 0-2818 0-2819 0-2820 0-2821 0-2822 0-2823 0-2824 0-2825 0-2826 0-2827 0-2828 0-2829 0-2830 0-2831 0-2832 0-2833 0-2834 0-2835 0-2836 0-2837 0-2838 0-2839 0-2840 0-2841 0-2842 0-2843 0-2844 0-2845 0-2846 0-2847 0-2848 0-2849 0-2850 0-2851 0-2852 0-2853 0-2854 0-2855 0-2856 0-2857 0-2858 0-2859 0-2860 0-2861 0-2862 0-2863 0-2864 0-2865 0-2866 0-2867 0-2868 0-2869 0-2870 0-2871 0-2872 0-2873 0-2874 0-2875 0-2876 0-2877 0-2878 0-2879 0-2880 0-2881 0-2882 0-2883 0-2884 0-2885 0-2886 0-2887 0-2888 0-2889 0-2890 0-2891 0-2892 0-2893 0-2894 0-2895 0-2896 0-2897 0-2898 0-2899 0-2900 0-2901 0-2902 0-2903 0-2904 0-2905 0-2906 0-2907 0-2908 0-2909 0-2910 0-2911 0-2912 0-2913 0-2914 0-2915 0-2916 0-2917 0-2918 0-2919 0-2920 0-2921 0-2922 0-2923 0-2924 0-2925 0-2926 0-2927 0-2928 0-2929 0-2930 0-2931 0-2932 0-2933 0-2934 0-2935 0-2936 0-2937 0-2938 0-2939 0-2940 0-2941 0-2942 0-2943 0-2944 0-2945 0-2946 0-2947 0-2948 0-2949 0-2950 0-2951 0-2952 0-2953 0-2954 0-2955 0-2956 0-2957 0-2958 0-2959 0-2960 0-2961 0-2962 0-2963 0-2964 0-2965 0-2966 0-2967 0-2968 0-2969 0-2970 0-2971 0-2972 0-2973 0-2974 0-2975 0-2976 0-2977 0-2978 0-2979 0-2980 0-2981 0-2982 0-2983 0-2984 0-2985 0-2986 0-2987 0-2988 0-2989 0-2990} ITERATIONS ? RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 2 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2 NAME dec.decompress:for#1:for TYPE LOOP DELAY {125.00 ns} PAR 0-2621 XREFS 5080 LOC {14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{130 0 0-2775 {}} {130 0 0-2776 {}} {130 0 0-2777 {}} {130 0 0-2778 {}} {130 0 0-2779 {}} {130 0 0-2770 {}} {130 0 0-2771 {}} {130 0 0-2772 {}} {130 0 0-2773 {}} {130 0 0-2780 {}} {130 0 0-2781 {}} {130 0 0-2782 {}} {130 0 0-2783 {}} {130 0 0-2784 {}} {130 0 0-2785 {}} {130 0 0-2787 {}} {130 0 0-2788 {}} {130 0 0-2789 {}} {130 0 0-2790 {}} {130 0 0-2791 {}} {258 0 0-2623 {}} {258 0 0-2625 {}} {258 0 0-2627 {}} {258 0 0-2629 {}} {258 0 0-2631 {}} {258 0 0-2633 {}} {258 0 0-2635 {}} {258 0 0-2637 {}} {258 0 0-2639 {}} {258 0 0-2641 {}} {258 0 0-2643 {}} {258 0 0-2645 {}} {258 0 0-2647 {}} {258 0 0-2649 {}} {258 0 0-2653 {}} {258 0 0-2655 {}} {258 0 0-2651 {}} {258 0 0-2657 {}} {258 0 0-2786 {}} {64 0 0-2769 {}} {64 0 0-2693 {}} {259 0 0-2792 {}}} SUCCS {{772 0 0-2623 {}} {772 0 0-2625 {}} {772 0 0-2627 {}} {772 0 0-2629 {}} {772 0 0-2631 {}} {772 0 0-2633 {}} {772 0 0-2635 {}} {772 0 0-2637 {}} {772 0 0-2639 {}} {772 0 0-2641 {}} {772 0 0-2643 {}} {772 0 0-2645 {}} {772 0 0-2647 {}} {772 0 0-2649 {}} {772 0 0-2651 {}} {772 0 0-2653 {}} {772 0 0-2655 {}} {772 0 0-2657 {}} {772 0 0-2786 {}} {772 0 0-2792 {}} {131 0 0-2991 {}} {130 0 0-2992 {}} {130 0 0-2993 {}} {130 0 0-2994 {}} {130 0 0-2995 {}} {130 0 0-2996 {}} {130 0 0-2997 {}} {258 0 0-2998 {}} {130 0 0-2999 {}} {258 0 0-3000 {}} {130 0 0-3001 {}} {130 0 0-3002 {}} {130 0 0-3003 {}} {130 0 0-3004 {}} {258 0 0-3005 {}} {130 0 0-3006 {}} {258 0 0-3007 {}} {130 0 0-3008 {}} {258 0 0-3009 {}} {130 0 0-3010 {}} {258 0 0-3011 {}} {130 0 0-3012 {}} {258 0 0-3013 {}} {130 0 0-3014 {}} {258 0 0-3015 {}} {130 0 0-3016 {}} {258 0 0-3017 {}} {130 0 0-3018 {}} {258 0 0-3019 {}} {130 0 0-3020 {}} {258 0 0-3021 {}} {130 0 0-3022 {}} {258 0 0-3023 {}} {130 0 0-3024 {}} {258 0 0-3025 {}} {130 0 0-3026 {}} {258 0 0-3027 {}} {130 0 0-3028 {}} {258 0 0-3029 {}} {130 0 0-3030 {}} {258 0 0-3031 {}} {130 0 0-3032 {}} {258 0 0-3033 {}} {130 0 0-3034 {}} {258 0 0-3035 {}} {130 0 0-3036 {}} {258 0 0-3037 {}} {130 0 0-3038 {}} {258 0 0-3039 {}} {130 0 0-3040 {}} {130 0 0-3041 {}} {130 0 0-3042 {}} {130 0 0-3043 {}}} CYCLES {}}
set a(0-2991) {NAME ModelA::getChar:for:asn#10 TYPE ASSIGN PAR 0-2621 XREFS 5081 LOC {14 0.999999988 15 0.9951999879807999 15 0.9951999879807999 15 0.9951999879807999} PREDS {{774 0 0-2997 {}} {131 0 0-2793 {}}} SUCCS {{258 0 0-2996 {}} {256 0 0-2997 {}}} CYCLES {}}
set a(0-2992) {NAME ModelA::getChar:for:if:asn#3 TYPE ASSIGN PAR 0-2621 XREFS 5082 LOC {14 0.999999988 15 0.9903999879616 15 0.9903999879616 15 0.9903999879616} PREDS {{130 0 0-2793 {}} {774 0 0-2997 {}}} SUCCS {{258 0 0-2994 {}} {256 0 0-2997 {}}} CYCLES {}}
set a(0-2993) {NAME ModelA::getChar:for:if:asn#4 TYPE ASSIGN PAR 0-2621 XREFS 5083 LOC {14 0.999999988 15 0.9903999879616 15 0.9903999879616 15 0.9903999879616} PREDS {{130 0 0-2793 {}} {774 0 0-2997 {}}} SUCCS {{259 0 0-2994 {}} {256 0 0-2997 {}}} CYCLES {}}
set a(0-2994) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME ModelA::getChar:for:if:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2621 XREFS 5084 LOC {15 0.0 15 0.9903999879616 15 0.9903999879616 15 0.9951999579807999 15 0.9951999579807999} PREDS {{130 0 0-2793 {}} {258 0 0-2693 {}} {258 0 0-2992 {}} {259 0 0-2993 {}}} SUCCS {{258 0 0-2996 {}}} CYCLES {}}
set a(0-2995) {NAME ModelA::getChar:for:asn#11 TYPE ASSIGN PAR 0-2621 XREFS 5085 LOC {14 0.999999988 15 0.9951999879807999 15 0.9951999879807999 15 0.9951999879807999} PREDS {{130 0 0-2793 {}} {258 0 0-2693 {}}} SUCCS {{259 0 0-2996 {}}} CYCLES {}}
set a(0-2996) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME ModelA::getChar:for:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2621 XREFS 5086 LOC {15 0.0048000000192000005 15 0.9951999879807999 15 0.9951999879807999 15 0.9999999579999997 15 0.9999999579999997} PREDS {{130 0 0-2793 {}} {258 0 0-2994 {}} {258 0 0-2991 {}} {259 0 0-2995 {}}} SUCCS {{259 0 0-2997 {}}} CYCLES {}}
set a(0-2997) {NAME ModelA::getChar:for:asn#12 TYPE ASSIGN PAR 0-2621 XREFS 5087 LOC {15 0.009600000038400001 15 0.999999988 15 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-2997 {}} {256 0 0-2693 {}} {256 0 0-2991 {}} {256 0 0-2992 {}} {256 0 0-2993 {}} {259 0 0-2996 {}}} SUCCS {{774 0 0-2693 {}} {774 0 0-2991 {}} {774 0 0-2992 {}} {774 0 0-2993 {}} {772 0 0-2997 {}}} CYCLES {}}
set a(0-2998) {NAME dec.decompress:for#1:range:asn(dec.m_input.m_LastMask.sva.dfm) TYPE ASSIGN PAR 0-2621 XREFS 5088 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2651 {}} {259 0 0-2999 {}}} CYCLES {}}
set a(0-2999) {NAME dec.decompress:for#1:range:asn#1 TYPE ASSIGN PAR 0-2621 XREFS 5089 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-2999 {}} {256 0 0-2650 {}} {259 0 0-2998 {}}} SUCCS {{774 0 0-2650 {}} {772 0 0-2999 {}}} CYCLES {}}
set a(0-3000) {NAME dec.decompress:for#1:range:asn(dec.decompress:low.sva) TYPE ASSIGN PAR 0-2621 XREFS 5090 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2792 {}} {259 0 0-3001 {}}} CYCLES {}}
set a(0-3001) {NAME dec.decompress:for#1:range:asn#2 TYPE ASSIGN PAR 0-2621 XREFS 5091 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3001 {}} {256 0 0-2659 {}} {256 0 0-2682 {}} {256 0 0-2780 {}} {256 0 0-2787 {}} {259 0 0-3000 {}}} SUCCS {{774 0 0-2659 {}} {774 0 0-2682 {}} {774 0 0-2780 {}} {774 0 0-2787 {}} {772 0 0-3001 {}}} CYCLES {}}
set a(0-3002) {NAME dec.decompress:for#1:range:asn(ModelA::getChar:for:if:p.low.lpi#1) TYPE ASSIGN PAR 0-2621 XREFS 5092 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3002 {}} {256 0 0-2746 {}} {258 0 0-2748 {}}} SUCCS {{774 0 0-2746 {}} {772 0 0-3002 {}}} CYCLES {}}
set a(0-3003) {NAME dec.decompress:for#1:range:asn(ModelA::getChar:for:if:p.high.lpi#1) TYPE ASSIGN PAR 0-2621 XREFS 5093 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3003 {}} {256 0 0-2749 {}} {258 0 0-2751 {}}} SUCCS {{774 0 0-2749 {}} {772 0 0-3003 {}}} CYCLES {}}
set a(0-3004) {NAME dec.decompress:for#1:range:asn(ModelA::getChar:for:if:p.count.lpi#1) TYPE ASSIGN PAR 0-2621 XREFS 5094 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3004 {}} {256 0 0-2752 {}} {258 0 0-2754 {}}} SUCCS {{774 0 0-2752 {}} {772 0 0-3004 {}}} CYCLES {}}
set a(0-3005) {NAME dec.decompress:for#1:range:asn(dec.m_input.m_CurrentByte#1.sva.dfm) TYPE ASSIGN PAR 0-2621 XREFS 5095 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2653 {}} {259 0 0-3006 {}}} CYCLES {}}
set a(0-3006) {NAME dec.decompress:for#1:range:asn#3 TYPE ASSIGN PAR 0-2621 XREFS 5096 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3006 {}} {256 0 0-2652 {}} {259 0 0-3005 {}}} SUCCS {{774 0 0-2652 {}} {772 0 0-3006 {}}} CYCLES {}}
set a(0-3007) {NAME dec.decompress:for#1:range:asn(dec.m_input.input_byte#1.sva.dfm) TYPE ASSIGN PAR 0-2621 XREFS 5097 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2655 {}} {259 0 0-3008 {}}} CYCLES {}}
set a(0-3008) {NAME dec.decompress:for#1:range:asn#4 TYPE ASSIGN PAR 0-2621 XREFS 5098 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3008 {}} {256 0 0-2654 {}} {259 0 0-3007 {}}} SUCCS {{774 0 0-2654 {}} {772 0 0-3008 {}}} CYCLES {}}
set a(0-3009) {NAME dec.decompress:for#1:range:asn(dec.decompress:high#1.sva) TYPE ASSIGN PAR 0-2621 XREFS 5099 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2786 {}} {259 0 0-3010 {}}} CYCLES {}}
set a(0-3010) {NAME dec.decompress:for#1:range:asn#5 TYPE ASSIGN PAR 0-2621 XREFS 5100 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3010 {}} {256 0 0-2664 {}} {259 0 0-3009 {}}} SUCCS {{774 0 0-2664 {}} {772 0 0-3010 {}}} CYCLES {}}
set a(0-3011) {NAME dec.decompress:for#1:range:asn(dec.decompress:value#1.sg14.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 5101 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2657 {}} {259 0 0-3012 {}}} CYCLES {}}
set a(0-3012) {NAME dec.decompress:for#1:range:asn#6 TYPE ASSIGN PAR 0-2621 XREFS 5102 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3012 {}} {256 0 0-2656 {}} {256 0 0-2666 {}} {259 0 0-3011 {}}} SUCCS {{774 0 0-2656 {}} {774 0 0-2666 {}} {772 0 0-3012 {}}} CYCLES {}}
set a(0-3013) {NAME dec.decompress:for#1:range:asn(dec.decompress:value#1.sg13.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 5103 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2649 {}} {259 0 0-3014 {}}} CYCLES {}}
set a(0-3014) {NAME dec.decompress:for#1:range:asn#7 TYPE ASSIGN PAR 0-2621 XREFS 5104 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3014 {}} {256 0 0-2648 {}} {256 0 0-2667 {}} {259 0 0-3013 {}}} SUCCS {{774 0 0-2648 {}} {774 0 0-2667 {}} {772 0 0-3014 {}}} CYCLES {}}
set a(0-3015) {NAME dec.decompress:for#1:range:asn(dec.decompress:value#1.sg12.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 5105 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2647 {}} {259 0 0-3016 {}}} CYCLES {}}
set a(0-3016) {NAME dec.decompress:for#1:range:asn#8 TYPE ASSIGN PAR 0-2621 XREFS 5106 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3016 {}} {256 0 0-2646 {}} {256 0 0-2668 {}} {259 0 0-3015 {}}} SUCCS {{774 0 0-2646 {}} {774 0 0-2668 {}} {772 0 0-3016 {}}} CYCLES {}}
set a(0-3017) {NAME dec.decompress:for#1:range:asn(dec.decompress:value#1.sg11.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 5107 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2645 {}} {259 0 0-3018 {}}} CYCLES {}}
set a(0-3018) {NAME dec.decompress:for#1:range:asn#9 TYPE ASSIGN PAR 0-2621 XREFS 5108 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3018 {}} {256 0 0-2644 {}} {256 0 0-2669 {}} {259 0 0-3017 {}}} SUCCS {{774 0 0-2644 {}} {774 0 0-2669 {}} {772 0 0-3018 {}}} CYCLES {}}
set a(0-3019) {NAME dec.decompress:for#1:range:asn(dec.decompress:value#1.sg10.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 5109 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2643 {}} {259 0 0-3020 {}}} CYCLES {}}
set a(0-3020) {NAME dec.decompress:for#1:range:asn#10 TYPE ASSIGN PAR 0-2621 XREFS 5110 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3020 {}} {256 0 0-2642 {}} {256 0 0-2670 {}} {259 0 0-3019 {}}} SUCCS {{774 0 0-2642 {}} {774 0 0-2670 {}} {772 0 0-3020 {}}} CYCLES {}}
set a(0-3021) {NAME dec.decompress:for#1:range:asn(dec.decompress:value#1.sg9.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 5111 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2641 {}} {259 0 0-3022 {}}} CYCLES {}}
set a(0-3022) {NAME dec.decompress:for#1:range:asn#11 TYPE ASSIGN PAR 0-2621 XREFS 5112 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3022 {}} {256 0 0-2640 {}} {256 0 0-2671 {}} {259 0 0-3021 {}}} SUCCS {{774 0 0-2640 {}} {774 0 0-2671 {}} {772 0 0-3022 {}}} CYCLES {}}
set a(0-3023) {NAME dec.decompress:for#1:range:asn(dec.decompress:value#1.sg8.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 5113 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2639 {}} {259 0 0-3024 {}}} CYCLES {}}
set a(0-3024) {NAME dec.decompress:for#1:range:asn#12 TYPE ASSIGN PAR 0-2621 XREFS 5114 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3024 {}} {256 0 0-2638 {}} {256 0 0-2672 {}} {259 0 0-3023 {}}} SUCCS {{774 0 0-2638 {}} {774 0 0-2672 {}} {772 0 0-3024 {}}} CYCLES {}}
set a(0-3025) {NAME dec.decompress:for#1:range:asn(dec.decompress:value#1.sg7.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 5115 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2637 {}} {259 0 0-3026 {}}} CYCLES {}}
set a(0-3026) {NAME dec.decompress:for#1:range:asn#13 TYPE ASSIGN PAR 0-2621 XREFS 5116 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3026 {}} {256 0 0-2636 {}} {256 0 0-2673 {}} {259 0 0-3025 {}}} SUCCS {{774 0 0-2636 {}} {774 0 0-2673 {}} {772 0 0-3026 {}}} CYCLES {}}
set a(0-3027) {NAME dec.decompress:for#1:range:asn(dec.decompress:value#1.sg6.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 5117 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2635 {}} {259 0 0-3028 {}}} CYCLES {}}
set a(0-3028) {NAME dec.decompress:for#1:range:asn#14 TYPE ASSIGN PAR 0-2621 XREFS 5118 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3028 {}} {256 0 0-2634 {}} {256 0 0-2674 {}} {259 0 0-3027 {}}} SUCCS {{774 0 0-2634 {}} {774 0 0-2674 {}} {772 0 0-3028 {}}} CYCLES {}}
set a(0-3029) {NAME dec.decompress:for#1:range:asn(dec.decompress:value#1.sg5.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 5119 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2633 {}} {259 0 0-3030 {}}} CYCLES {}}
set a(0-3030) {NAME dec.decompress:for#1:range:asn#15 TYPE ASSIGN PAR 0-2621 XREFS 5120 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3030 {}} {256 0 0-2632 {}} {256 0 0-2675 {}} {259 0 0-3029 {}}} SUCCS {{774 0 0-2632 {}} {774 0 0-2675 {}} {772 0 0-3030 {}}} CYCLES {}}
set a(0-3031) {NAME dec.decompress:for#1:range:asn(dec.decompress:value#1.sg4.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 5121 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2631 {}} {259 0 0-3032 {}}} CYCLES {}}
set a(0-3032) {NAME dec.decompress:for#1:range:asn#16 TYPE ASSIGN PAR 0-2621 XREFS 5122 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3032 {}} {256 0 0-2630 {}} {256 0 0-2676 {}} {259 0 0-3031 {}}} SUCCS {{774 0 0-2630 {}} {774 0 0-2676 {}} {772 0 0-3032 {}}} CYCLES {}}
set a(0-3033) {NAME dec.decompress:for#1:range:asn(dec.decompress:value#1.sg3.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 5123 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2629 {}} {259 0 0-3034 {}}} CYCLES {}}
set a(0-3034) {NAME dec.decompress:for#1:range:asn#17 TYPE ASSIGN PAR 0-2621 XREFS 5124 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3034 {}} {256 0 0-2628 {}} {256 0 0-2677 {}} {259 0 0-3033 {}}} SUCCS {{774 0 0-2628 {}} {774 0 0-2677 {}} {772 0 0-3034 {}}} CYCLES {}}
set a(0-3035) {NAME dec.decompress:for#1:range:asn(dec.decompress:value#1.sg2.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 5125 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2627 {}} {259 0 0-3036 {}}} CYCLES {}}
set a(0-3036) {NAME dec.decompress:for#1:range:asn#18 TYPE ASSIGN PAR 0-2621 XREFS 5126 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3036 {}} {256 0 0-2626 {}} {256 0 0-2678 {}} {259 0 0-3035 {}}} SUCCS {{774 0 0-2626 {}} {774 0 0-2678 {}} {772 0 0-3036 {}}} CYCLES {}}
set a(0-3037) {NAME dec.decompress:for#1:range:asn(dec.decompress:value#1.sg1.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 5127 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2625 {}} {259 0 0-3038 {}}} CYCLES {}}
set a(0-3038) {NAME dec.decompress:for#1:range:asn#19 TYPE ASSIGN PAR 0-2621 XREFS 5128 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3038 {}} {256 0 0-2624 {}} {256 0 0-2679 {}} {259 0 0-3037 {}}} SUCCS {{774 0 0-2624 {}} {774 0 0-2679 {}} {772 0 0-3038 {}}} CYCLES {}}
set a(0-3039) {NAME dec.decompress:for#1:range:asn(dec.decompress:value#3.sva#1) TYPE ASSIGN PAR 0-2621 XREFS 5129 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{258 0 0-2793 {}}} SUCCS {{772 0 0-2623 {}} {259 0 0-3040 {}}} CYCLES {}}
set a(0-3040) {NAME dec.decompress:for#1:range:asn#20 TYPE ASSIGN PAR 0-2621 XREFS 5130 LOC {14 0.999999988 14 0.999999988 14 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3040 {}} {256 0 0-2622 {}} {256 0 0-2680 {}} {259 0 0-3039 {}}} SUCCS {{774 0 0-2622 {}} {774 0 0-2680 {}} {772 0 0-3040 {}}} CYCLES {}}
set a(0-3041) {NAME dec.m_output.putByte:asn#1 TYPE ASSIGN PAR 0-2621 XREFS 5131 LOC {14 0.999999988 15 0.9951999879807999 15 0.9951999879807999 15 0.9951999879807999} PREDS {{130 0 0-2793 {}} {774 0 0-3043 {}}} SUCCS {{259 0 0-3042 {}} {256 0 0-3043 {}}} CYCLES {}}
set a(0-3042) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(17,1,2) AREA_SCORE 17.00 QUANTITY 1 NAME dec.m_output.putByte:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-2621 XREFS 5132 LOC {15 0.0 15 0.9951999879807999 15 0.9951999879807999 15 0.9999999579999997 15 0.9999999579999997} PREDS {{130 0 0-2793 {}} {258 0 0-2773 {}} {258 0 0-2779 {}} {258 0 0-2658 {}} {259 0 0-3041 {}}} SUCCS {{259 0 0-3043 {}}} CYCLES {}}
set a(0-3043) {NAME dec.m_output.putByte:asn TYPE ASSIGN PAR 0-2621 XREFS 5133 LOC {15 0.0048000000192000005 15 0.999999988 15 0.999999988 15 0.999999988} PREDS {{130 0 0-2793 {}} {772 0 0-3043 {}} {256 0 0-2776 {}} {256 0 0-2778 {}} {256 0 0-2770 {}} {256 0 0-3041 {}} {259 0 0-3042 {}}} SUCCS {{774 0 0-2770 {}} {774 0 0-2776 {}} {774 0 0-2778 {}} {774 0 0-3041 {}} {772 0 0-3043 {}}} CYCLES {}}
set a(0-2621) {CHI {0-2622 0-2623 0-2624 0-2625 0-2626 0-2627 0-2628 0-2629 0-2630 0-2631 0-2632 0-2633 0-2634 0-2635 0-2636 0-2637 0-2638 0-2639 0-2640 0-2641 0-2642 0-2643 0-2644 0-2645 0-2646 0-2647 0-2648 0-2649 0-2650 0-2651 0-2652 0-2653 0-2654 0-2655 0-2656 0-2657 0-2658 0-2659 0-2660 0-2661 0-2662 0-2663 0-2664 0-2665 0-2666 0-2667 0-2668 0-2669 0-2670 0-2671 0-2672 0-2673 0-2674 0-2675 0-2676 0-2677 0-2678 0-2679 0-2680 0-2681 0-2682 0-2683 0-2684 0-2685 0-2686 0-2687 0-2688 0-2689 0-2690 0-2691 0-2692 0-2693 0-2746 0-2747 0-2748 0-2749 0-2750 0-2751 0-2752 0-2753 0-2754 0-2755 0-2756 0-2757 0-2758 0-2759 0-2760 0-2761 0-2762 0-2763 0-2764 0-2765 0-2766 0-2767 0-2768 0-2769 0-2770 0-2771 0-2772 0-2773 0-2774 0-2775 0-2776 0-2777 0-2778 0-2779 0-2780 0-2781 0-2782 0-2783 0-2784 0-2785 0-2786 0-2787 0-2788 0-2789 0-2790 0-2791 0-2792 0-2793 0-2991 0-2992 0-2993 0-2994 0-2995 0-2996 0-2997 0-2998 0-2999 0-3000 0-3001 0-3002 0-3003 0-3004 0-3005 0-3006 0-3007 0-3008 0-3009 0-3010 0-3011 0-3012 0-3013 0-3014 0-3015 0-3016 0-3017 0-3018 0-3019 0-3020 0-3021 0-3022 0-3023 0-3024 0-3025 0-3026 0-3027 0-3028 0-3029 0-3030 0-3031 0-3032 0-3033 0-3034 0-3035 0-3036 0-3037 0-3038 0-3039 0-3040 0-3041 0-3042 0-3043} ITERATIONS ? RESET_LATENCY 0 CSTEPS 15 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 2330 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 15 TOTAL_CYCLES_UNDER 2315 TOTAL_CYCLES 2330 NAME dec.decompress:for#1 TYPE LOOP DELAY {97125.00 ns} PAR 0-801 XREFS 5134 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{258 0 0-2446 {}} {258 0 0-804 {}} {258 0 0-805 {}} {258 0 0-806 {}} {258 0 0-2442 {}} {258 0 0-2447 {}} {258 0 0-2448 {}} {774 0 0-2621 {}} {258 0 0-830 {}} {258 0 0-1622 {}} {258 0 0-2324 {}} {258 0 0-2465 {}}} SUCCS {{772 0 0-804 {}} {772 0 0-805 {}} {772 0 0-806 {}} {774 0 0-1622 {}} {772 0 0-2442 {}} {772 0 0-2446 {}} {772 0 0-2447 {}} {772 0 0-2448 {}} {774 0 0-2621 {}} {131 0 0-3044 {}} {130 0 0-3045 {}} {130 0 0-3046 {}} {130 0 0-3047 {}} {130 0 0-3048 {}} {130 0 0-3049 {}} {130 0 0-3050 {}} {130 0 0-3051 {}} {130 0 0-3052 {}} {130 0 0-3053 {}} {130 0 0-3054 {}} {130 0 0-3055 {}} {130 0 0-3056 {}} {130 0 0-3057 {}} {130 0 0-3058 {}} {130 0 0-3059 {}} {130 0 0-3060 {}} {130 0 0-3061 {}} {130 0 0-3062 {}} {130 0 0-3063 {}} {130 0 0-3064 {}} {130 0 0-3065 {}} {130 0 0-3066 {}} {130 0 0-3067 {}} {130 0 0-3068 {}} {130 0 0-3069 {}} {130 0 0-3070 {}} {130 0 0-3071 {}} {130 0 0-3072 {}} {130 0 0-3073 {}} {130 0 0-3074 {}} {130 0 0-3075 {}} {130 0 0-3076 {}} {130 0 0-3077 {}} {130 0 0-3078 {}} {130 0 0-3079 {}} {130 0 0-3080 {}} {130 0 0-3081 {}} {130 0 0-3082 {}} {130 0 0-3083 {}} {130 0 0-3084 {}} {130 0 0-3085 {}} {256 0 0-4377 {}} {256 0 0-4378 {}} {258 0 0-4380 {}} {258 0 0-4381 {}} {258 0 0-4382 {}}} CYCLES {}}
set a(0-3044) {NAME copy_x#3:asn(trans_ond.image_copy#3:y) TYPE ASSIGN PAR 0-801 XREFS 5135 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{772 0 0-3085 {}} {131 0 0-2621 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3045) {NAME copy_x#3:asn(exit:copy_x#3)#1 TYPE ASSIGN PAR 0-801 XREFS 5136 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3046) {NAME inv_wave.Mn_Inv_Wave_Fct:exu TYPE PADZEROES PAR 0-801 XREFS 5137 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {258 0 0-810 {}}} SUCCS {{259 0 0-3047 {}} {130 0 0-3085 {}}} CYCLES {}}
set a(0-3047) {NAME Main_Comp_Decomp_Tot::Main_Fonction:return:asn TYPE ASSIGN PAR 0-801 XREFS 5138 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}} {259 0 0-3046 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3048) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:himpairs)#1 TYPE ASSIGN PAR 0-801 XREFS 5139 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3049) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wimpairs)#1 TYPE ASSIGN PAR 0-801 XREFS 5140 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3050) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:hi) TYPE ASSIGN PAR 0-801 XREFS 5141 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3051) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:hi.sg1) TYPE ASSIGN PAR 0-801 XREFS 5142 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3052) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi) TYPE ASSIGN PAR 0-801 XREFS 5143 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3053) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg15) TYPE ASSIGN PAR 0-801 XREFS 5144 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3054) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg14) TYPE ASSIGN PAR 0-801 XREFS 5145 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3055) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg16) TYPE ASSIGN PAR 0-801 XREFS 5146 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3056) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg13) TYPE ASSIGN PAR 0-801 XREFS 5147 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3057) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg17) TYPE ASSIGN PAR 0-801 XREFS 5148 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3058) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg12) TYPE ASSIGN PAR 0-801 XREFS 5149 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3059) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg18) TYPE ASSIGN PAR 0-801 XREFS 5150 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3060) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg11) TYPE ASSIGN PAR 0-801 XREFS 5151 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3061) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg19) TYPE ASSIGN PAR 0-801 XREFS 5152 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3062) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg10) TYPE ASSIGN PAR 0-801 XREFS 5153 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3063) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg20) TYPE ASSIGN PAR 0-801 XREFS 5154 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3064) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg9) TYPE ASSIGN PAR 0-801 XREFS 5155 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3065) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg21) TYPE ASSIGN PAR 0-801 XREFS 5156 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3066) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg8) TYPE ASSIGN PAR 0-801 XREFS 5157 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3067) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg22) TYPE ASSIGN PAR 0-801 XREFS 5158 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3068) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg7) TYPE ASSIGN PAR 0-801 XREFS 5159 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3069) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg23) TYPE ASSIGN PAR 0-801 XREFS 5160 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3070) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg6) TYPE ASSIGN PAR 0-801 XREFS 5161 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3071) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg24) TYPE ASSIGN PAR 0-801 XREFS 5162 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3072) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg5) TYPE ASSIGN PAR 0-801 XREFS 5163 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3073) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg25) TYPE ASSIGN PAR 0-801 XREFS 5164 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3074) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg4) TYPE ASSIGN PAR 0-801 XREFS 5165 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3075) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg26) TYPE ASSIGN PAR 0-801 XREFS 5166 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3076) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg3) TYPE ASSIGN PAR 0-801 XREFS 5167 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3077) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg27) TYPE ASSIGN PAR 0-801 XREFS 5168 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3078) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg2) TYPE ASSIGN PAR 0-801 XREFS 5169 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3079) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg28) TYPE ASSIGN PAR 0-801 XREFS 5170 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3080) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg1) TYPE ASSIGN PAR 0-801 XREFS 5171 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3081) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg29) TYPE ASSIGN PAR 0-801 XREFS 5172 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3082) {NAME inv_wave.Mn_Inv_Wave_Fct:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1) TYPE ASSIGN PAR 0-801 XREFS 5173 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3083) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn(inv_wave.Mn_Inv_Wave_Fct:i) TYPE ASSIGN PAR 0-801 XREFS 5174 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{258 0 0-3085 {}}} CYCLES {}}
set a(0-3084) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn(exit:inv_wave.Mn_Inv_Wave_Fct:for)#1 TYPE ASSIGN PAR 0-801 XREFS 5175 LOC {5 0.999999988 5 0.999999988 5 0.999999988 5 0.999999988} PREDS {{130 0 0-2621 {}} {772 0 0-3085 {}}} SUCCS {{259 0 0-3085 {}}} CYCLES {}}
set a(0-3086) {NAME inv_wave.Mn_Inv_Wave_Fct:for:if:asn(inv_wave.Mn_Inv_Wave_Fct:for:land.lpi#1.dfm) TYPE ASSIGN PAR 0-3085 XREFS 5176 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9855999879423999} PREDS {} SUCCS {{258 0 0-3188 {}} {258 0 0-3194 {}} {258 0 0-3201 {}} {258 0 0-3213 {}} {258 0 0-3221 {}} {258 0 0-3230 {}} {258 0 0-3238 {}} {258 0 0-3247 {}} {258 0 0-3256 {}} {258 0 0-3265 {}} {258 0 0-3274 {}} {258 0 0-3283 {}} {258 0 0-3292 {}} {258 0 0-3301 {}} {258 0 0-3310 {}} {258 0 0-3319 {}} {258 0 0-3328 {}} {258 0 0-3337 {}} {258 0 0-3346 {}} {258 0 0-3355 {}} {258 0 0-3364 {}} {258 0 0-3373 {}} {258 0 0-3382 {}} {258 0 0-3391 {}} {258 0 0-3400 {}} {258 0 0-3409 {}} {258 0 0-3418 {}} {258 0 0-3427 {}} {258 0 0-3436 {}} {258 0 0-3446 {}} {258 0 0-3455 {}} {258 0 0-3464 {}} {258 0 0-3473 {}} {258 0 0-3482 {}} {258 0 0-3491 {}} {258 0 0-3500 {}}} CYCLES {}}
set a(0-3087) {NAME inv_wave.Mn_Inv_Wave_Fct:i:asn(inv_wave.Mn_Inv_Wave_Fct:i#1.sva#1) TYPE ASSIGN PAR 0-3085 XREFS 5177 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {} SUCCS {{258 0 0-3515 {}}} CYCLES {}}
set a(0-3088) {NAME inv_wave.Mn_Inv_Wave_Fct:wimpairs:asn(inv_wave.Mn_Inv_Wave_Fct:wimpairs.sva#1) TYPE ASSIGN PAR 0-3085 XREFS 5178 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {} SUCCS {{258 0 0-3202 {}}} CYCLES {}}
set a(0-3089) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn(inv_wave.Mn_Inv_Wave_Fct:hi.sg1.sva#1) TYPE ASSIGN PAR 0-3085 XREFS 5179 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9951999879807999} PREDS {} SUCCS {{258 0 0-3207 {}}} CYCLES {}}
set a(0-3090) {NAME inv_wave.Mn_Inv_Wave_Fct:himpairs:asn(inv_wave.Mn_Inv_Wave_Fct:himpairs.sva#1) TYPE ASSIGN PAR 0-3085 XREFS 5180 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {} SUCCS {{258 0 0-3195 {}}} CYCLES {}}
set a(0-3091) {NAME inv_wave.Mn_Inv_Wave_Fct:for:aif:aif:asn(inv_wave.Mn_Inv_Wave_Fct:for:land.sva#1) TYPE ASSIGN PAR 0-3085 XREFS 5181 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9270999877084} PREDS {} SUCCS {{258 0 0-3170 {}}} CYCLES {}}
set a(0-3092) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn(exit:inv_wave.Mn_Inv_Wave_Fct:for.sva#1) TYPE ASSIGN PAR 0-3085 XREFS 5182 LOC {0 0.999999988 1 0.8331999993328 1 0.8331999993328 1 0.9903999879616} PREDS {} SUCCS {{258 0 0-3188 {}} {258 0 0-3193 {}} {258 0 0-3200 {}} {258 0 0-3206 {}} {258 0 0-3210 {}} {258 0 0-3222 {}} {258 0 0-3231 {}} {258 0 0-3240 {}} {258 0 0-3249 {}} {258 0 0-3258 {}} {258 0 0-3267 {}} {258 0 0-3276 {}} {258 0 0-3285 {}} {258 0 0-3294 {}} {258 0 0-3303 {}} {258 0 0-3312 {}} {258 0 0-3321 {}} {258 0 0-3330 {}} {258 0 0-3339 {}} {258 0 0-3348 {}} {258 0 0-3357 {}} {258 0 0-3366 {}} {258 0 0-3375 {}} {258 0 0-3384 {}} {258 0 0-3393 {}} {258 0 0-3402 {}} {258 0 0-3411 {}} {258 0 0-3420 {}} {258 0 0-3429 {}} {258 0 0-3438 {}} {258 0 0-3447 {}} {258 0 0-3456 {}} {258 0 0-3465 {}} {258 0 0-3474 {}} {258 0 0-3483 {}} {258 0 0-3492 {}} {258 0 0-3501 {}} {258 0 0-3514 {}}} CYCLES {}}
set a(0-3093) {NAME copy_x#3:asn(exit:copy_x#3.sva#1) TYPE ASSIGN PAR 0-3085 XREFS 5183 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {} SUCCS {{258 0 0-3131 {}}} CYCLES {}}
set a(0-3094) {NAME trans_ond.image_copy#3:y:asn(trans_ond.image_copy#3:y#1.sva#1) TYPE ASSIGN PAR 0-3085 XREFS 5184 LOC {0 0.999999988 1 0.9513999998056 1 0.9513999998056 1 0.9951999879807999} PREDS {} SUCCS {{258 0 0-3519 {}}} CYCLES {}}
set a(0-3095) {NAME copy_x#3:asn TYPE ASSIGN PAR 0-3085 XREFS 5185 LOC {0 0.999999988 0 0.999999988 0 0.999999988 0 0.999999988} PREDS {{774 0 0-3521 {}}} SUCCS {{259 0 0-3096 {}} {130 0 0-3098 {}} {130 0 0-3506 {}} {256 0 0-3521 {}}} CYCLES {}}
set a(0-3096) {NAME copy_x#3:select TYPE SELECT PAR 0-3085 XREFS 5186 LOC {0 0.999999988 0 0.999999988 0 0.999999988 0 0.999999988} PREDS {{259 0 0-3095 {}}} SUCCS {{131 0 0-3097 {}} {130 0 0-3098 {}} {146 0 0-3122 {}} {146 0 0-3123 {}} {146 0 0-3124 {}} {146 0 0-3125 {}} {146 0 0-3126 {}} {146 0 0-3127 {}} {146 0 0-3128 {}}} CYCLES {}}
set a(0-3097) {NAME copy_y#3:asn(trans_ond.image_copy#3:x) TYPE ASSIGN PAR 0-3085 XREFS 5187 LOC {0 0.999999988 0 0.999999988 0 0.999999988 0 0.999999988} PREDS {{772 0 0-3098 {}} {131 0 0-3096 {}}} SUCCS {{259 0 0-3098 {}}} CYCLES {}}
set a(0-3099) {NAME copy_y#3:asn TYPE ASSIGN PAR 0-3098 XREFS 5188 LOC {0 0.999999988 1 0.789567999158272 1 0.789567999158272 1 0.789567999158272} PREDS {} SUCCS {{258 0 0-3102 {}} {130 0 0-3120 {}}} CYCLES {}}
set a(0-3100) {NAME trans_ond.image_copy#3:x:asn TYPE ASSIGN PAR 0-3098 XREFS 5189 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.789567999158272} PREDS {{774 0 0-3121 {}}} SUCCS {{259 0 0-3101 {}} {130 0 0-3120 {}} {256 0 0-3121 {}}} CYCLES {}}
set a(0-3101) {NAME trans_ond.image_copy#3:x:slc(trans_ond.image_copy#3:x)#4 TYPE READSLICE PAR 0-3098 XREFS 5190 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.789567999158272} PREDS {{259 0 0-3100 {}}} SUCCS {{259 0 0-3102 {}} {130 0 0-3120 {}}} CYCLES {}}
set a(0-3102) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME copy_y#3:acc#7 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3098 XREFS 5191 LOC {1 0.0 1 0.789567999158272 1 0.789567999158272 1 0.8360679693442719 1 0.8360679693442719} PREDS {{258 0 0-3099 {}} {259 0 0-3101 {}}} SUCCS {{258 0 0-3105 {}} {130 0 0-3120 {}}} CYCLES {}}
set a(0-3103) {NAME copy_y#3:asn#1 TYPE ASSIGN PAR 0-3098 XREFS 5192 LOC {0 0.999999988 1 0.836067987344272 1 0.836067987344272 1 0.836067987344272} PREDS {} SUCCS {{259 0 0-3104 {}} {130 0 0-3120 {}}} CYCLES {}}
set a(0-3104) {NAME copy_y#3:conc#3 TYPE CONCATENATE PAR 0-3098 XREFS 5193 LOC {0 0.999999988 1 0.836067987344272 1 0.836067987344272 1 0.836067987344272} PREDS {{259 0 0-3103 {}}} SUCCS {{259 0 0-3105 {}} {130 0 0-3120 {}}} CYCLES {}}
set a(0-3105) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME copy_y#3:acc#6 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-3098 XREFS 5194 LOC {1 0.04649998818599996 1 0.836067987344272 1 0.836067987344272 1 0.8843679575374719 1 0.8843679575374719} PREDS {{258 0 0-3102 {}} {259 0 0-3104 {}}} SUCCS {{258 0 0-3108 {}} {258 0 0-3112 {}} {130 0 0-3120 {}}} CYCLES {}}
set a(0-3106) {NAME trans_ond.image_copy#3:x:asn#1 TYPE ASSIGN PAR 0-3098 XREFS 5195 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8843679755374719} PREDS {{774 0 0-3121 {}}} SUCCS {{259 0 0-3107 {}} {130 0 0-3120 {}} {256 0 0-3121 {}}} CYCLES {}}
set a(0-3107) {NAME trans_ond.image_copy#3:x:slc(trans_ond.image_copy#3:x)#2 TYPE READSLICE PAR 0-3098 XREFS 5196 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8843679755374719} PREDS {{259 0 0-3106 {}}} SUCCS {{259 0 0-3108 {}} {130 0 0-3120 {}}} CYCLES {}}
set a(0-3108) {NAME copy_y#3:conc#1 TYPE CONCATENATE PAR 0-3098 XREFS 5197 LOC {1 0.0947999763791999 1 0.8843679755374719 1 0.8843679755374719 1 0.8843679755374719} PREDS {{258 0 0-3105 {}} {259 0 0-3107 {}}} SUCCS {{259 0 0-3109 {}} {130 0 0-3120 {}}} CYCLES {}}
set a(0-3109) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(3,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y#3:read_mem(Vga:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-3098 XREFS 5198 LOC {1 1.0 1 1.0 1 1.0 2 0.07379997029519988 2 0.07379997029519988} PREDS {{259 0 0-3108 {}}} SUCCS {{258 0 0-3113 {}} {130 0 0-3120 {}}} CYCLES {}}
set a(0-3110) {NAME trans_ond.image_copy#3:x:asn#2 TYPE ASSIGN PAR 0-3098 XREFS 5199 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.8214688592858754} PREDS {{774 0 0-3121 {}}} SUCCS {{259 0 0-3111 {}} {130 0 0-3120 {}} {256 0 0-3121 {}}} CYCLES {}}
set a(0-3111) {NAME trans_ond.image_copy#3:x:slc(trans_ond.image_copy#3:x)#1 TYPE READSLICE PAR 0-3098 XREFS 5200 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.8214688592858754} PREDS {{259 0 0-3110 {}}} SUCCS {{259 0 0-3112 {}} {130 0 0-3120 {}}} CYCLES {}}
set a(0-3112) {NAME copy_y#3:conc TYPE CONCATENATE PAR 0-3098 XREFS 5201 LOC {1 0.0947999763791999 2 0.8214688592858754 2 0.8214688592858754 2 0.8214688592858754} PREDS {{258 0 0-3105 {}} {259 0 0-3111 {}}} SUCCS {{259 0 0-3113 {}} {130 0 0-3120 {}}} CYCLES {}}
set a(0-3113) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y#3:write_mem(Comp:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-3098 XREFS 5202 LOC {2 1.0 2 1.0 2 1.0 3 0.0029999700119998805 3 0.0029999700119998805} PREDS {{774 0 0-3113 {}} {258 0 0-3109 {}} {259 0 0-3112 {}}} SUCCS {{774 0 0-3113 {}} {130 0 0-3120 {}}} CYCLES {}}
set a(0-3114) {NAME copy_y#3:asn#2 TYPE ASSIGN PAR 0-3098 XREFS 5203 LOC {0 0.999999988 1 0.9096999876388 1 0.9096999876388 3 0.9096999876388} PREDS {{774 0 0-3121 {}}} SUCCS {{259 0 0-3115 {}} {130 0 0-3120 {}} {256 0 0-3121 {}}} CYCLES {}}
set a(0-3115) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 2 NAME copy_y#3:acc#5 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3098 XREFS 5204 LOC {1 0.0 1 0.9096999876388 1 0.9096999876388 1 0.9570999578283998 3 0.9570999578283998} PREDS {{259 0 0-3114 {}}} SUCCS {{259 0 0-3116 {}} {130 0 0-3120 {}} {258 0 0-3121 {}}} CYCLES {}}
set a(0-3116) {NAME trans_ond.image_copy#3:x:slc(trans_ond.image_copy#3:x)#3 TYPE READSLICE PAR 0-3098 XREFS 5205 LOC {1 0.0474000001896 1 0.9570999878283999 1 0.9570999878283999 3 0.9570999878283999} PREDS {{259 0 0-3115 {}}} SUCCS {{259 0 0-3117 {}} {130 0 0-3120 {}}} CYCLES {}}
set a(0-3117) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(4,0,3,0,4) AREA_SCORE 4.00 QUANTITY 1 NAME copy_y#3:acc TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-3098 XREFS 5206 LOC {1 0.0474000001896 1 0.9570999878283999 1 0.9570999878283999 1 0.9999999579999997 3 0.9999999579999997} PREDS {{259 0 0-3116 {}}} SUCCS {{259 0 0-3118 {}} {130 0 0-3120 {}}} CYCLES {}}
set a(0-3118) {NAME copy_y#3:slc TYPE READSLICE PAR 0-3098 XREFS 5207 LOC {1 0.0903000003612 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{259 0 0-3117 {}}} SUCCS {{259 0 0-3119 {}} {130 0 0-3120 {}}} CYCLES {}}
set a(0-3119) {NAME copy_y#3:not TYPE NOT PAR 0-3098 XREFS 5208 LOC {1 0.0903000003612 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{259 0 0-3118 {}}} SUCCS {{259 0 0-3120 {}}} CYCLES {}}
set a(0-3120) {NAME break(copy_y#3) TYPE TERMINATE PAR 0-3098 XREFS 5209 LOC {3 0.003000000012 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-3099 {}} {130 0 0-3100 {}} {130 0 0-3101 {}} {130 0 0-3102 {}} {130 0 0-3103 {}} {130 0 0-3104 {}} {130 0 0-3105 {}} {130 0 0-3106 {}} {130 0 0-3107 {}} {130 0 0-3108 {}} {130 0 0-3109 {}} {130 0 0-3110 {}} {130 0 0-3111 {}} {130 0 0-3112 {}} {130 0 0-3113 {}} {130 0 0-3114 {}} {130 0 0-3115 {}} {130 0 0-3116 {}} {130 0 0-3117 {}} {130 0 0-3118 {}} {259 0 0-3119 {}}} SUCCS {{129 0 0-3121 {}}} CYCLES {}}
set a(0-3121) {NAME copy_y#3:asn(trans_ond.image_copy#3:x#1.sva) TYPE ASSIGN PAR 0-3098 XREFS 5210 LOC {3 0.0 3 0.0 3 0.0 3 0.999999988} PREDS {{772 0 0-3121 {}} {256 0 0-3100 {}} {256 0 0-3106 {}} {256 0 0-3110 {}} {256 0 0-3114 {}} {258 0 0-3115 {}} {129 0 0-3120 {}}} SUCCS {{774 0 0-3100 {}} {774 0 0-3106 {}} {774 0 0-3110 {}} {774 0 0-3114 {}} {772 0 0-3121 {}}} CYCLES {}}
set a(0-3098) {CHI {0-3099 0-3100 0-3101 0-3102 0-3103 0-3104 0-3105 0-3106 0-3107 0-3108 0-3109 0-3110 0-3111 0-3112 0-3113 0-3114 0-3115 0-3116 0-3117 0-3118 0-3119 0-3120 0-3121} ITERATIONS 320 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 960 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 960 TOTAL_CYCLES_IN 960 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 960 NAME copy_y#3 TYPE LOOP DELAY {40041.67 ns} PAR 0-3085 XREFS 5211 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{130 0 0-3096 {}} {130 0 0-3095 {}} {774 0 0-3520 {}} {259 0 0-3097 {}}} SUCCS {{772 0 0-3097 {}} {131 0 0-3122 {}} {130 0 0-3123 {}} {130 0 0-3124 {}} {130 0 0-3125 {}} {130 0 0-3126 {}} {130 0 0-3127 {}} {130 0 0-3128 {}} {130 0 0-3129 {}} {130 0 0-3130 {}} {130 0 0-3131 {}} {130 0 0-3132 {}} {130 0 0-3134 {}} {130 0 0-3135 {}} {130 0 0-3136 {}} {130 0 0-3137 {}} {130 0 0-3138 {}} {130 0 0-3139 {}} {130 0 0-3140 {}} {130 0 0-3141 {}} {130 0 0-3142 {}} {130 0 0-3144 {}} {130 0 0-3145 {}} {130 0 0-3146 {}} {130 0 0-3147 {}} {130 0 0-3148 {}} {130 0 0-3149 {}} {130 0 0-3151 {}} {130 0 0-3152 {}} {130 0 0-3153 {}} {130 0 0-3154 {}} {130 0 0-3155 {}} {130 0 0-3156 {}} {130 0 0-3157 {}} {130 0 0-3158 {}} {130 0 0-3159 {}} {130 0 0-3160 {}} {130 0 0-3161 {}} {130 0 0-3162 {}} {130 0 0-3163 {}} {130 0 0-3164 {}} {130 0 0-3165 {}} {130 0 0-3166 {}} {130 0 0-3167 {}} {130 0 0-3168 {}} {130 0 0-3169 {}} {130 0 0-3170 {}} {130 0 0-3172 {}} {130 0 0-3174 {}} {130 0 0-3175 {}} {130 0 0-3176 {}} {130 0 0-3177 {}} {130 0 0-3178 {}} {130 0 0-3179 {}} {130 0 0-3181 {}} {130 0 0-3182 {}} {130 0 0-3183 {}} {130 0 0-3184 {}} {130 0 0-3185 {}} {130 0 0-3186 {}} {130 0 0-3187 {}} {130 0 0-3188 {}} {130 0 0-3189 {}} {130 0 0-3190 {}} {130 0 0-3191 {}} {130 0 0-3192 {}} {130 0 0-3193 {}} {130 0 0-3194 {}} {130 0 0-3195 {}} {130 0 0-3196 {}} {130 0 0-3197 {}} {130 0 0-3198 {}} {130 0 0-3199 {}} {130 0 0-3200 {}} {130 0 0-3201 {}} {130 0 0-3202 {}} {130 0 0-3203 {}} {130 0 0-3204 {}} {130 0 0-3205 {}} {130 0 0-3206 {}} {130 0 0-3207 {}} {130 0 0-3208 {}} {130 0 0-3209 {}} {130 0 0-3210 {}} {130 0 0-3211 {}} {130 0 0-3212 {}} {130 0 0-3213 {}} {130 0 0-3214 {}} {130 0 0-3215 {}} {130 0 0-3216 {}} {130 0 0-3217 {}} {130 0 0-3218 {}} {130 0 0-3219 {}} {130 0 0-3220 {}} {130 0 0-3221 {}} {130 0 0-3222 {}} {130 0 0-3223 {}} {130 0 0-3224 {}} {130 0 0-3225 {}} {130 0 0-3226 {}} {130 0 0-3227 {}} {130 0 0-3228 {}} {130 0 0-3229 {}} {130 0 0-3230 {}} {130 0 0-3231 {}} {130 0 0-3232 {}} {130 0 0-3233 {}} {130 0 0-3234 {}} {130 0 0-3235 {}} {130 0 0-3236 {}} {130 0 0-3237 {}} {130 0 0-3238 {}} {130 0 0-3239 {}} {130 0 0-3240 {}} {130 0 0-3241 {}} {130 0 0-3242 {}} {130 0 0-3243 {}} {130 0 0-3244 {}} {130 0 0-3245 {}} {130 0 0-3246 {}} {130 0 0-3247 {}} {130 0 0-3248 {}} {130 0 0-3249 {}} {130 0 0-3250 {}} {130 0 0-3251 {}} {130 0 0-3252 {}} {130 0 0-3253 {}} {130 0 0-3254 {}} {130 0 0-3255 {}} {130 0 0-3256 {}} {130 0 0-3257 {}} {130 0 0-3258 {}} {130 0 0-3259 {}} {130 0 0-3260 {}} {130 0 0-3261 {}} {130 0 0-3262 {}} {130 0 0-3263 {}} {130 0 0-3264 {}} {130 0 0-3265 {}} {130 0 0-3266 {}} {130 0 0-3267 {}} {130 0 0-3268 {}} {130 0 0-3269 {}} {130 0 0-3270 {}} {130 0 0-3271 {}} {130 0 0-3272 {}} {130 0 0-3273 {}} {130 0 0-3274 {}} {130 0 0-3275 {}} {130 0 0-3276 {}} {130 0 0-3277 {}} {130 0 0-3278 {}} {130 0 0-3279 {}} {130 0 0-3280 {}} {130 0 0-3281 {}} {130 0 0-3282 {}} {130 0 0-3283 {}} {130 0 0-3284 {}} {130 0 0-3285 {}} {130 0 0-3286 {}} {130 0 0-3287 {}} {130 0 0-3288 {}} {130 0 0-3289 {}} {130 0 0-3290 {}} {130 0 0-3291 {}} {130 0 0-3292 {}} {130 0 0-3293 {}} {130 0 0-3294 {}} {130 0 0-3295 {}} {130 0 0-3296 {}} {130 0 0-3297 {}} {130 0 0-3298 {}} {130 0 0-3299 {}} {130 0 0-3300 {}} {130 0 0-3301 {}} {130 0 0-3302 {}} {130 0 0-3303 {}} {130 0 0-3304 {}} {130 0 0-3305 {}} {130 0 0-3306 {}} {130 0 0-3307 {}} {130 0 0-3308 {}} {130 0 0-3309 {}} {130 0 0-3310 {}} {130 0 0-3311 {}} {130 0 0-3312 {}} {130 0 0-3313 {}} {130 0 0-3314 {}} {130 0 0-3315 {}} {130 0 0-3316 {}} {130 0 0-3317 {}} {130 0 0-3318 {}} {130 0 0-3319 {}} {130 0 0-3320 {}} {130 0 0-3321 {}} {130 0 0-3322 {}} {130 0 0-3323 {}} {130 0 0-3324 {}} {130 0 0-3325 {}} {130 0 0-3326 {}} {130 0 0-3327 {}} {130 0 0-3328 {}} {130 0 0-3329 {}} {130 0 0-3330 {}} {130 0 0-3331 {}} {130 0 0-3332 {}} {130 0 0-3333 {}} {130 0 0-3334 {}} {130 0 0-3335 {}} {130 0 0-3336 {}} {130 0 0-3337 {}} {130 0 0-3338 {}} {130 0 0-3339 {}} {130 0 0-3340 {}} {130 0 0-3341 {}} {130 0 0-3342 {}} {130 0 0-3343 {}} {130 0 0-3344 {}} {130 0 0-3345 {}} {130 0 0-3346 {}} {130 0 0-3347 {}} {130 0 0-3348 {}} {130 0 0-3349 {}} {130 0 0-3350 {}} {130 0 0-3351 {}} {130 0 0-3352 {}} {130 0 0-3353 {}} {130 0 0-3354 {}} {130 0 0-3355 {}} {130 0 0-3356 {}} {130 0 0-3357 {}} {130 0 0-3358 {}} {130 0 0-3359 {}} {130 0 0-3360 {}} {130 0 0-3361 {}} {130 0 0-3362 {}} {130 0 0-3363 {}} {130 0 0-3364 {}} {130 0 0-3365 {}} {130 0 0-3366 {}} {130 0 0-3367 {}} {130 0 0-3368 {}} {130 0 0-3369 {}} {130 0 0-3370 {}} {130 0 0-3371 {}} {130 0 0-3372 {}} {130 0 0-3373 {}} {130 0 0-3374 {}} {130 0 0-3375 {}} {130 0 0-3376 {}} {130 0 0-3377 {}} {130 0 0-3378 {}} {130 0 0-3379 {}} {130 0 0-3380 {}} {130 0 0-3381 {}} {130 0 0-3382 {}} {130 0 0-3383 {}} {130 0 0-3384 {}} {130 0 0-3385 {}} {130 0 0-3386 {}} {130 0 0-3387 {}} {130 0 0-3388 {}} {130 0 0-3389 {}} {130 0 0-3390 {}} {130 0 0-3391 {}} {130 0 0-3392 {}} {130 0 0-3393 {}} {130 0 0-3394 {}} {130 0 0-3395 {}} {130 0 0-3396 {}} {130 0 0-3397 {}} {130 0 0-3398 {}} {130 0 0-3399 {}} {130 0 0-3400 {}} {130 0 0-3401 {}} {130 0 0-3402 {}} {130 0 0-3403 {}} {130 0 0-3404 {}} {130 0 0-3405 {}} {130 0 0-3406 {}} {130 0 0-3407 {}} {130 0 0-3408 {}} {130 0 0-3409 {}} {130 0 0-3410 {}} {130 0 0-3411 {}} {130 0 0-3412 {}} {130 0 0-3413 {}} {130 0 0-3414 {}} {130 0 0-3415 {}} {130 0 0-3416 {}} {130 0 0-3417 {}} {130 0 0-3418 {}} {130 0 0-3419 {}} {130 0 0-3420 {}} {130 0 0-3421 {}} {130 0 0-3422 {}} {130 0 0-3423 {}} {130 0 0-3424 {}} {130 0 0-3425 {}} {130 0 0-3426 {}} {130 0 0-3427 {}} {130 0 0-3428 {}} {130 0 0-3429 {}} {130 0 0-3430 {}} {130 0 0-3431 {}} {130 0 0-3432 {}} {130 0 0-3433 {}} {130 0 0-3434 {}} {130 0 0-3435 {}} {130 0 0-3436 {}} {130 0 0-3437 {}} {130 0 0-3438 {}} {130 0 0-3439 {}} {130 0 0-3440 {}} {130 0 0-3441 {}} {130 0 0-3442 {}} {130 0 0-3443 {}} {130 0 0-3444 {}} {130 0 0-3445 {}} {130 0 0-3446 {}} {130 0 0-3447 {}} {130 0 0-3448 {}} {130 0 0-3449 {}} {130 0 0-3450 {}} {130 0 0-3451 {}} {130 0 0-3452 {}} {130 0 0-3453 {}} {130 0 0-3454 {}} {130 0 0-3455 {}} {130 0 0-3456 {}} {130 0 0-3457 {}} {130 0 0-3458 {}} {130 0 0-3459 {}} {130 0 0-3460 {}} {130 0 0-3461 {}} {130 0 0-3462 {}} {130 0 0-3463 {}} {130 0 0-3464 {}} {130 0 0-3465 {}} {130 0 0-3466 {}} {130 0 0-3467 {}} {130 0 0-3468 {}} {130 0 0-3469 {}} {130 0 0-3470 {}} {130 0 0-3471 {}} {130 0 0-3472 {}} {130 0 0-3473 {}} {130 0 0-3474 {}} {130 0 0-3475 {}} {130 0 0-3476 {}} {130 0 0-3477 {}} {130 0 0-3478 {}} {130 0 0-3479 {}} {130 0 0-3480 {}} {130 0 0-3481 {}} {130 0 0-3482 {}} {130 0 0-3483 {}} {130 0 0-3484 {}} {130 0 0-3485 {}} {130 0 0-3486 {}} {130 0 0-3487 {}} {130 0 0-3488 {}} {130 0 0-3489 {}} {130 0 0-3490 {}} {130 0 0-3491 {}} {130 0 0-3492 {}} {130 0 0-3493 {}} {130 0 0-3494 {}} {130 0 0-3495 {}} {130 0 0-3496 {}} {130 0 0-3497 {}} {130 0 0-3498 {}} {130 0 0-3499 {}} {130 0 0-3500 {}} {130 0 0-3501 {}} {130 0 0-3502 {}} {130 0 0-3503 {}} {130 0 0-3504 {}} {130 0 0-3505 {}} {130 0 0-3506 {}} {256 0 0-3520 {}}} CYCLES {}}
set a(0-3122) {NAME copy_x#3:asn#1 TYPE ASSIGN PAR 0-3085 XREFS 5212 LOC {0 0.999999988 1 0.9049000116196 1 0.9049000116196 1 0.9049000116196} PREDS {{146 0 0-3096 {}} {774 0 0-3520 {}} {131 0 0-3098 {}}} SUCCS {{259 0 0-3123 {}} {130 0 0-3506 {}} {256 0 0-3520 {}}} CYCLES {}}
set a(0-3123) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME copy_x#3:acc#1 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3085 XREFS 5213 LOC {1 0.0 1 0.9049000116196 1 0.9049000116196 1 0.9513999818055998 1 0.9513999818055998} PREDS {{146 0 0-3096 {}} {130 0 0-3098 {}} {259 0 0-3122 {}}} SUCCS {{259 0 0-3124 {}} {130 0 0-3506 {}} {258 0 0-3519 {}}} CYCLES {}}
set a(0-3124) {NAME trans_ond.image_copy#3:y:slc(trans_ond.image_copy#3:y)#1 TYPE READSLICE PAR 0-3085 XREFS 5214 LOC {1 0.04649998818599996 1 0.9513999998056 1 0.9513999998056 1 0.9513999998056} PREDS {{146 0 0-3096 {}} {130 0 0-3098 {}} {259 0 0-3123 {}}} SUCCS {{259 0 0-3125 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3125) {NAME copy_x#3:conc TYPE CONCATENATE PAR 0-3085 XREFS 5215 LOC {1 0.04649998818599996 1 0.9513999998056 1 0.9513999998056 1 0.9513999998056} PREDS {{146 0 0-3096 {}} {130 0 0-3098 {}} {259 0 0-3124 {}}} SUCCS {{259 0 0-3126 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3126) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(5,0,5,0,5) AREA_SCORE 5.00 QUANTITY 1 NAME copy_x#3:acc TYPE ACCU DELAY {1.46 ns} LIBRARY_DELAY {1.46 ns} PAR 0-3085 XREFS 5216 LOC {1 0.04649998818599996 1 0.9513999998056 1 0.9513999998056 1 0.9951999699807998 1 0.9951999699807998} PREDS {{146 0 0-3096 {}} {130 0 0-3098 {}} {259 0 0-3125 {}}} SUCCS {{259 0 0-3127 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3127) {NAME copy_x#3:slc TYPE READSLICE PAR 0-3085 XREFS 5217 LOC {1 0.09029997636119991 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{146 0 0-3096 {}} {130 0 0-3098 {}} {259 0 0-3126 {}}} SUCCS {{259 0 0-3128 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3128) {NAME copy_x#3:not TYPE NOT PAR 0-3085 XREFS 5218 LOC {1 0.09029997636119991 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{146 0 0-3096 {}} {130 0 0-3098 {}} {259 0 0-3127 {}}} SUCCS {{258 0 0-3131 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3129) {NAME copy_x#3:asn#2 TYPE ASSIGN PAR 0-3085 XREFS 5219 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3521 {}}} SUCCS {{258 0 0-3131 {}} {130 0 0-3506 {}} {256 0 0-3521 {}}} CYCLES {}}
set a(0-3130) {NAME copy_x#3:asn#3 TYPE ASSIGN PAR 0-3085 XREFS 5220 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3521 {}}} SUCCS {{259 0 0-3131 {}} {130 0 0-3506 {}} {256 0 0-3521 {}}} CYCLES {}}
set a(0-3131) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#3 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5221 LOC {1 0.09029997636119991 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3093 {}} {258 0 0-3128 {}} {258 0 0-3129 {}} {259 0 0-3130 {}}} SUCCS {{258 0 0-3505 {}} {130 0 0-3506 {}} {258 0 0-3521 {}}} CYCLES {}}
set a(0-3132) {NAME copy_x#3:asn#4 TYPE ASSIGN PAR 0-3085 XREFS 5222 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7642000110568001} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3133 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3133) {NAME copy_x#3:select#1 TYPE SELECT PAR 0-3085 XREFS 5223 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7642000110568001} PREDS {{259 0 0-3132 {}}} SUCCS {{146 0 0-3134 {}} {146 0 0-3135 {}} {146 0 0-3136 {}} {146 0 0-3137 {}} {146 0 0-3138 {}} {146 0 0-3139 {}} {146 0 0-3140 {}} {146 0 0-3141 {}} {146 0 0-3142 {}} {130 0 0-3143 {}}} CYCLES {}}
set a(0-3134) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn TYPE ASSIGN PAR 0-3085 XREFS 5224 LOC {0 0.999999988 1 0.7642000110568001 1 0.7642000110568001 1 0.7642000110568001} PREDS {{146 0 0-3133 {}} {130 0 0-3098 {}} {774 0 0-3516 {}}} SUCCS {{259 0 0-3135 {}} {130 0 0-3506 {}} {256 0 0-3516 {}}} CYCLES {}}
set a(0-3135) {NAME inv_wave.Mn_Inv_Wave_Fct:for:conc TYPE CONCATENATE PAR 0-3085 XREFS 5225 LOC {0 0.999999988 1 0.7642000110568001 1 0.7642000110568001 1 0.7642000110568001} PREDS {{146 0 0-3133 {}} {130 0 0-3098 {}} {259 0 0-3134 {}}} SUCCS {{258 0 0-3139 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3136) {NAME nblevels:asn TYPE ASSIGN PAR 0-3085 XREFS 5226 LOC {0 0.999999988 1 0.7642000110568001 1 0.7642000110568001 1 0.7642000110568001} PREDS {{146 0 0-3133 {}} {130 0 0-3098 {}} {774 0 0-3507 {}}} SUCCS {{259 0 0-3137 {}} {130 0 0-3506 {}} {256 0 0-3507 {}}} CYCLES {}}
set a(0-3137) {NAME inv_wave.Mn_Inv_Wave_Fct:for:not#1 TYPE NOT PAR 0-3085 XREFS 5227 LOC {0 0.999999988 1 0.7642000110568001 1 0.7642000110568001 1 0.7642000110568001} PREDS {{146 0 0-3133 {}} {130 0 0-3098 {}} {259 0 0-3136 {}}} SUCCS {{259 0 0-3138 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3138) {NAME inv_wave.Mn_Inv_Wave_Fct:for:conc#1 TYPE CONCATENATE PAR 0-3085 XREFS 5228 LOC {0 0.999999988 1 0.7642000110568001 1 0.7642000110568001 1 0.7642000110568001} PREDS {{146 0 0-3133 {}} {130 0 0-3098 {}} {259 0 0-3137 {}}} SUCCS {{259 0 0-3139 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3139) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(33,1,33,1,34) AREA_SCORE 33.00 QUANTITY 1 NAME inv_wave.Mn_Inv_Wave_Fct:for:acc#3 TYPE ACCU DELAY {2.30 ns} LIBRARY_DELAY {2.30 ns} PAR 0-3085 XREFS 5229 LOC {1 0.0 1 0.7642000110568001 1 0.7642000110568001 1 0.8331999813328 1 0.8331999813328} PREDS {{146 0 0-3133 {}} {130 0 0-3098 {}} {258 0 0-3135 {}} {259 0 0-3138 {}}} SUCCS {{259 0 0-3140 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3140) {NAME inv_wave.Mn_Inv_Wave_Fct:for:slc#2 TYPE READSLICE PAR 0-3085 XREFS 5230 LOC {1 0.06899998827599996 1 0.8331999993328 1 0.8331999993328 1 0.8331999993328} PREDS {{146 0 0-3133 {}} {130 0 0-3098 {}} {259 0 0-3139 {}}} SUCCS {{259 0 0-3141 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3141) {NAME inv_wave.Mn_Inv_Wave_Fct:for:slc TYPE READSLICE PAR 0-3085 XREFS 5231 LOC {1 0.06899998827599996 1 0.8331999993328 1 0.8331999993328 1 0.8331999993328} PREDS {{146 0 0-3133 {}} {130 0 0-3098 {}} {259 0 0-3140 {}}} SUCCS {{259 0 0-3142 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3142) {NAME inv_wave.Mn_Inv_Wave_Fct:for:not TYPE NOT PAR 0-3085 XREFS 5232 LOC {1 0.06899998827599996 1 0.8331999993328 1 0.8331999993328 1 0.8331999993328} PREDS {{146 0 0-3133 {}} {130 0 0-3098 {}} {259 0 0-3141 {}}} SUCCS {{259 0 0-3143 {}} {258 0 0-3188 {}} {258 0 0-3193 {}} {258 0 0-3200 {}} {258 0 0-3206 {}} {258 0 0-3210 {}} {258 0 0-3222 {}} {258 0 0-3231 {}} {258 0 0-3240 {}} {258 0 0-3249 {}} {258 0 0-3258 {}} {258 0 0-3267 {}} {258 0 0-3276 {}} {258 0 0-3285 {}} {258 0 0-3294 {}} {258 0 0-3303 {}} {258 0 0-3312 {}} {258 0 0-3321 {}} {258 0 0-3330 {}} {258 0 0-3339 {}} {258 0 0-3348 {}} {258 0 0-3357 {}} {258 0 0-3366 {}} {258 0 0-3375 {}} {258 0 0-3384 {}} {258 0 0-3393 {}} {258 0 0-3402 {}} {258 0 0-3411 {}} {258 0 0-3420 {}} {258 0 0-3429 {}} {258 0 0-3438 {}} {258 0 0-3447 {}} {258 0 0-3456 {}} {258 0 0-3465 {}} {258 0 0-3474 {}} {258 0 0-3483 {}} {258 0 0-3492 {}} {258 0 0-3501 {}} {130 0 0-3506 {}} {258 0 0-3514 {}}} CYCLES {}}
set a(0-3143) {NAME inv_wave.Mn_Inv_Wave_Fct:for:select TYPE SELECT PAR 0-3085 XREFS 5233 LOC {1 0.06899998827599996 1 0.8331999993328 1 0.8331999993328 1 0.8331999993328} PREDS {{130 0 0-3133 {}} {259 0 0-3142 {}}} SUCCS {{146 0 0-3144 {}} {146 0 0-3145 {}} {146 0 0-3146 {}} {146 0 0-3147 {}} {146 0 0-3148 {}} {146 0 0-3149 {}} {130 0 0-3150 {}} {146 0 0-3170 {}} {130 0 0-3171 {}} {146 0 0-3183 {}} {146 0 0-3184 {}}} CYCLES {}}
set a(0-3144) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn TYPE ASSIGN PAR 0-3085 XREFS 5234 LOC {1 0.06899998827599996 1 0.8331999993328 1 0.8331999993328 1 0.8331999993328} PREDS {{146 0 0-3143 {}} {130 0 0-3098 {}} {774 0 0-3524 {}}} SUCCS {{259 0 0-3145 {}} {130 0 0-3506 {}} {256 0 0-3524 {}}} CYCLES {}}
set a(0-3145) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1)#9 TYPE READSLICE PAR 0-3085 XREFS 5235 LOC {1 0.06899998827599996 1 0.8331999993328 1 0.8331999993328 1 0.8331999993328} PREDS {{146 0 0-3143 {}} {130 0 0-3098 {}} {259 0 0-3144 {}}} SUCCS {{259 0 0-3146 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3146) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:not TYPE NOT PAR 0-3085 XREFS 5236 LOC {1 0.06899998827599996 1 0.8331999993328 1 0.8331999993328 1 0.8331999993328} PREDS {{146 0 0-3143 {}} {130 0 0-3098 {}} {259 0 0-3145 {}}} SUCCS {{259 0 0-3147 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3147) {NAME inv_wave.Mn_Inv_Wave_Fct:for:if:conc TYPE CONCATENATE PAR 0-3085 XREFS 5237 LOC {1 0.06899998827599996 1 0.8331999993328 1 0.8331999993328 1 0.8331999993328} PREDS {{146 0 0-3143 {}} {130 0 0-3098 {}} {259 0 0-3146 {}}} SUCCS {{259 0 0-3148 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3148) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME inv_wave.Mn_Inv_Wave_Fct:for:if:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3085 XREFS 5238 LOC {1 0.06899998827599996 1 0.8331999993328 1 0.8331999993328 1 0.8796999695187998 1 0.8796999695187998} PREDS {{146 0 0-3143 {}} {130 0 0-3098 {}} {259 0 0-3147 {}}} SUCCS {{259 0 0-3149 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3149) {NAME inv_wave.Mn_Inv_Wave_Fct:for:slc#1 TYPE READSLICE PAR 0-3085 XREFS 5239 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3143 {}} {130 0 0-3098 {}} {259 0 0-3148 {}}} SUCCS {{259 0 0-3150 {}} {258 0 0-3170 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3150) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asel TYPE SELECT PAR 0-3085 XREFS 5240 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{130 0 0-3143 {}} {259 0 0-3149 {}}} SUCCS {{146 0 0-3151 {}} {146 0 0-3152 {}} {146 0 0-3153 {}} {146 0 0-3154 {}} {146 0 0-3155 {}} {146 0 0-3156 {}} {146 0 0-3157 {}} {146 0 0-3158 {}} {146 0 0-3159 {}} {146 0 0-3160 {}} {146 0 0-3161 {}} {146 0 0-3162 {}} {146 0 0-3163 {}} {146 0 0-3164 {}} {146 0 0-3165 {}} {146 0 0-3166 {}} {146 0 0-3167 {}} {146 0 0-3168 {}} {146 0 0-3169 {}}} CYCLES {}}
set a(0-3151) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn TYPE ASSIGN PAR 0-3085 XREFS 5241 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {774 0 0-3574 {}}} SUCCS {{259 0 0-3152 {}} {130 0 0-3506 {}} {256 0 0-3574 {}}} CYCLES {}}
set a(0-3152) {NAME inv_wave.Mn_Inv_Wave_Fct:for:aif:not TYPE NOT PAR 0-3085 XREFS 5242 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {259 0 0-3151 {}}} SUCCS {{258 0 0-3167 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3153) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#1 TYPE ASSIGN PAR 0-3085 XREFS 5243 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {774 0 0-3576 {}}} SUCCS {{259 0 0-3154 {}} {130 0 0-3506 {}} {256 0 0-3576 {}}} CYCLES {}}
set a(0-3154) {NAME inv_wave.Mn_Inv_Wave_Fct:for:aif:not#2 TYPE NOT PAR 0-3085 XREFS 5244 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {259 0 0-3153 {}}} SUCCS {{258 0 0-3167 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3155) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#2 TYPE ASSIGN PAR 0-3085 XREFS 5245 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {774 0 0-3578 {}}} SUCCS {{259 0 0-3156 {}} {130 0 0-3506 {}} {256 0 0-3578 {}}} CYCLES {}}
set a(0-3156) {NAME inv_wave.Mn_Inv_Wave_Fct:for:aif:not#3 TYPE NOT PAR 0-3085 XREFS 5246 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {259 0 0-3155 {}}} SUCCS {{258 0 0-3167 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3157) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#3 TYPE ASSIGN PAR 0-3085 XREFS 5247 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {774 0 0-3580 {}}} SUCCS {{259 0 0-3158 {}} {130 0 0-3506 {}} {256 0 0-3580 {}}} CYCLES {}}
set a(0-3158) {NAME inv_wave.Mn_Inv_Wave_Fct:for:aif:not#4 TYPE NOT PAR 0-3085 XREFS 5248 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {259 0 0-3157 {}}} SUCCS {{258 0 0-3167 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3159) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#4 TYPE ASSIGN PAR 0-3085 XREFS 5249 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {774 0 0-3582 {}}} SUCCS {{259 0 0-3160 {}} {130 0 0-3506 {}} {256 0 0-3582 {}}} CYCLES {}}
set a(0-3160) {NAME inv_wave.Mn_Inv_Wave_Fct:for:aif:not#5 TYPE NOT PAR 0-3085 XREFS 5250 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {259 0 0-3159 {}}} SUCCS {{258 0 0-3167 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3161) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#5 TYPE ASSIGN PAR 0-3085 XREFS 5251 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {774 0 0-3584 {}}} SUCCS {{259 0 0-3162 {}} {130 0 0-3506 {}} {256 0 0-3584 {}}} CYCLES {}}
set a(0-3162) {NAME inv_wave.Mn_Inv_Wave_Fct:for:aif:not#6 TYPE NOT PAR 0-3085 XREFS 5252 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {259 0 0-3161 {}}} SUCCS {{258 0 0-3167 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3163) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#6 TYPE ASSIGN PAR 0-3085 XREFS 5253 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {774 0 0-3586 {}}} SUCCS {{259 0 0-3164 {}} {130 0 0-3506 {}} {256 0 0-3586 {}}} CYCLES {}}
set a(0-3164) {NAME inv_wave.Mn_Inv_Wave_Fct:for:aif:not#7 TYPE NOT PAR 0-3085 XREFS 5254 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {259 0 0-3163 {}}} SUCCS {{258 0 0-3167 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3165) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#7 TYPE ASSIGN PAR 0-3085 XREFS 5255 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {774 0 0-3588 {}}} SUCCS {{259 0 0-3166 {}} {130 0 0-3506 {}} {256 0 0-3588 {}}} CYCLES {}}
set a(0-3166) {NAME inv_wave.Mn_Inv_Wave_Fct:for:aif:not#8 TYPE NOT PAR 0-3085 XREFS 5256 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {259 0 0-3165 {}}} SUCCS {{259 0 0-3167 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3167) {NAME inv_wave.Mn_Inv_Wave_Fct:for:if:conc#1 TYPE CONCATENATE PAR 0-3085 XREFS 5257 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.8796999875188} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {258 0 0-3164 {}} {258 0 0-3162 {}} {258 0 0-3160 {}} {258 0 0-3158 {}} {258 0 0-3156 {}} {258 0 0-3154 {}} {258 0 0-3152 {}} {259 0 0-3166 {}}} SUCCS {{259 0 0-3168 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3168) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 2 NAME inv_wave.Mn_Inv_Wave_Fct:for:if:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3085 XREFS 5258 LOC {1 0.1154999764619999 1 0.8796999875188 1 0.8796999875188 1 0.9270999577083998 1 0.9270999577083998} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {259 0 0-3167 {}}} SUCCS {{259 0 0-3169 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3169) {NAME inv_wave.Mn_Inv_Wave_Fct:for:aif:slc TYPE READSLICE PAR 0-3085 XREFS 5259 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9270999877084} PREDS {{146 0 0-3150 {}} {130 0 0-3098 {}} {259 0 0-3168 {}}} SUCCS {{259 0 0-3170 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3170) {NAME inv_wave.Mn_Inv_Wave_Fct:for:if:and TYPE AND PAR 0-3085 XREFS 5260 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9270999877084} PREDS {{146 0 0-3143 {}} {130 0 0-3098 {}} {258 0 0-3149 {}} {258 0 0-3091 {}} {259 0 0-3169 {}}} SUCCS {{259 0 0-3171 {}} {258 0 0-3188 {}} {258 0 0-3194 {}} {258 0 0-3201 {}} {258 0 0-3213 {}} {258 0 0-3221 {}} {258 0 0-3230 {}} {258 0 0-3238 {}} {258 0 0-3247 {}} {258 0 0-3256 {}} {258 0 0-3265 {}} {258 0 0-3274 {}} {258 0 0-3283 {}} {258 0 0-3292 {}} {258 0 0-3301 {}} {258 0 0-3310 {}} {258 0 0-3319 {}} {258 0 0-3328 {}} {258 0 0-3337 {}} {258 0 0-3346 {}} {258 0 0-3355 {}} {258 0 0-3364 {}} {258 0 0-3373 {}} {258 0 0-3382 {}} {258 0 0-3391 {}} {258 0 0-3400 {}} {258 0 0-3409 {}} {258 0 0-3418 {}} {258 0 0-3427 {}} {258 0 0-3436 {}} {258 0 0-3446 {}} {258 0 0-3455 {}} {258 0 0-3464 {}} {258 0 0-3473 {}} {258 0 0-3482 {}} {258 0 0-3491 {}} {258 0 0-3500 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3171) {NAME inv_wave.Mn_Inv_Wave_Fct:for:sel TYPE SELECT PAR 0-3085 XREFS 5261 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9270999877084} PREDS {{130 0 0-3143 {}} {259 0 0-3170 {}}} SUCCS {{146 0 0-3172 {}} {130 0 0-3173 {}} {146 0 0-3176 {}} {146 0 0-3177 {}} {146 0 0-3178 {}} {146 0 0-3179 {}} {130 0 0-3180 {}}} CYCLES {}}
set a(0-3172) {NAME inv_wave.Mn_Inv_Wave_Fct:for:if:asn#2 TYPE ASSIGN PAR 0-3085 XREFS 5262 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9270999877084} PREDS {{146 0 0-3171 {}} {130 0 0-3098 {}} {774 0 0-3526 {}}} SUCCS {{259 0 0-3173 {}} {130 0 0-3506 {}} {256 0 0-3526 {}}} CYCLES {}}
set a(0-3173) {NAME inv_wave.Mn_Inv_Wave_Fct:for:if:sel TYPE SELECT PAR 0-3085 XREFS 5263 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9270999877084} PREDS {{130 0 0-3171 {}} {259 0 0-3172 {}}} SUCCS {{146 0 0-3174 {}} {146 0 0-3175 {}}} CYCLES {}}
set a(0-3174) {NAME inv_wave.Mn_Inv_Wave_Fct:for:if:if:asn TYPE ASSIGN PAR 0-3085 XREFS 5264 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9270999877084} PREDS {{146 0 0-3173 {}} {130 0 0-3098 {}} {774 0 0-3509 {}}} SUCCS {{259 0 0-3175 {}} {130 0 0-3506 {}} {256 0 0-3509 {}}} CYCLES {}}
set a(0-3175) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME inv_wave.Mn_Inv_Wave_Fct:for:if:if:acc TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3085 XREFS 5265 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9951999579807999 1 0.9951999579807999} PREDS {{146 0 0-3173 {}} {130 0 0-3098 {}} {259 0 0-3174 {}}} SUCCS {{258 0 0-3195 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3176) {NAME inv_wave.Mn_Inv_Wave_Fct:for:if:asn TYPE ASSIGN PAR 0-3085 XREFS 5266 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9951999879807999} PREDS {{146 0 0-3171 {}} {130 0 0-3098 {}} {774 0 0-3524 {}}} SUCCS {{259 0 0-3177 {}} {130 0 0-3506 {}} {256 0 0-3524 {}}} CYCLES {}}
set a(0-3177) {NAME inv_wave.Mn_Inv_Wave_Fct:for:if:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1)#1 TYPE READSLICE PAR 0-3085 XREFS 5267 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9951999879807999} PREDS {{146 0 0-3171 {}} {130 0 0-3098 {}} {259 0 0-3176 {}}} SUCCS {{259 0 0-3178 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3178) {NAME inv_wave.Mn_Inv_Wave_Fct:for:if:conc#2 TYPE CONCATENATE PAR 0-3085 XREFS 5268 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9951999879807999} PREDS {{146 0 0-3171 {}} {130 0 0-3098 {}} {259 0 0-3177 {}}} SUCCS {{258 0 0-3207 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3179) {NAME inv_wave.Mn_Inv_Wave_Fct:for:if:asn#3 TYPE ASSIGN PAR 0-3085 XREFS 5269 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9270999877084} PREDS {{146 0 0-3171 {}} {130 0 0-3098 {}} {774 0 0-3528 {}}} SUCCS {{259 0 0-3180 {}} {130 0 0-3506 {}} {256 0 0-3528 {}}} CYCLES {}}
set a(0-3180) {NAME inv_wave.Mn_Inv_Wave_Fct:for:if:sel#1 TYPE SELECT PAR 0-3085 XREFS 5270 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9270999877084} PREDS {{130 0 0-3171 {}} {259 0 0-3179 {}}} SUCCS {{146 0 0-3181 {}} {146 0 0-3182 {}}} CYCLES {}}
set a(0-3181) {NAME inv_wave.Mn_Inv_Wave_Fct:for:if:if#1:asn TYPE ASSIGN PAR 0-3085 XREFS 5271 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9270999877084} PREDS {{146 0 0-3180 {}} {130 0 0-3098 {}} {774 0 0-3511 {}}} SUCCS {{259 0 0-3182 {}} {130 0 0-3506 {}} {256 0 0-3511 {}}} CYCLES {}}
set a(0-3182) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME inv_wave.Mn_Inv_Wave_Fct:for:if:if#1:acc TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3085 XREFS 5272 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9951999579807999 1 0.9951999579807999} PREDS {{146 0 0-3180 {}} {130 0 0-3098 {}} {259 0 0-3181 {}}} SUCCS {{258 0 0-3202 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3183) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#4 TYPE ASSIGN PAR 0-3085 XREFS 5273 LOC {1 0.06899998827599996 1 0.9270999877084 1 0.9270999877084 1 0.9270999877084} PREDS {{146 0 0-3143 {}} {130 0 0-3098 {}} {774 0 0-3516 {}}} SUCCS {{259 0 0-3184 {}} {130 0 0-3506 {}} {256 0 0-3516 {}}} CYCLES {}}
set a(0-3184) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME inv_wave.Mn_Inv_Wave_Fct:for:acc#2 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3085 XREFS 5274 LOC {1 0.06899998827599996 1 0.9270999877084 1 0.9270999877084 1 0.9951999579807999 1 0.9951999579807999} PREDS {{146 0 0-3143 {}} {130 0 0-3098 {}} {259 0 0-3183 {}}} SUCCS {{130 0 0-3506 {}} {258 0 0-3515 {}}} CYCLES {}}
set a(0-3185) {NAME copy_x#3:asn#5 TYPE ASSIGN PAR 0-3085 XREFS 5275 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3507 {}}} SUCCS {{258 0 0-3189 {}} {130 0 0-3506 {}} {256 0 0-3507 {}}} CYCLES {}}
set a(0-3186) {NAME copy_x#3:asn#6 TYPE ASSIGN PAR 0-3085 XREFS 5276 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3516 {}}} SUCCS {{258 0 0-3189 {}} {130 0 0-3506 {}} {256 0 0-3516 {}}} CYCLES {}}
set a(0-3187) {NAME copy_x#3:asn#7 TYPE ASSIGN PAR 0-3085 XREFS 5277 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3188 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3188) {NAME copy_x#3:or#3 TYPE OR PAR 0-3085 XREFS 5278 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3086 {}} {258 0 0-3170 {}} {259 0 0-3187 {}}} SUCCS {{259 0 0-3189 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3189) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME copy_x#3:mux#4 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5279 LOC {1 0.16289997665159991 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3186 {}} {258 0 0-3185 {}} {259 0 0-3188 {}}} SUCCS {{130 0 0-3506 {}} {258 0 0-3507 {}}} CYCLES {}}
set a(0-3190) {NAME copy_x#3:asn#8 TYPE ASSIGN PAR 0-3085 XREFS 5280 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3509 {}}} SUCCS {{258 0 0-3195 {}} {130 0 0-3506 {}} {256 0 0-3509 {}}} CYCLES {}}
set a(0-3191) {NAME copy_x#3:asn#9 TYPE ASSIGN PAR 0-3085 XREFS 5281 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3526 {}}} SUCCS {{258 0 0-3194 {}} {130 0 0-3506 {}} {256 0 0-3526 {}}} CYCLES {}}
set a(0-3192) {NAME copy_x#3:asn#10 TYPE ASSIGN PAR 0-3085 XREFS 5282 LOC {0 0.999999988 1 0.8331999993328 1 0.8331999993328 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3193 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3193) {NAME copy_x#3:nor TYPE NOR PAR 0-3085 XREFS 5283 LOC {1 0.06899998827599996 1 0.8331999993328 1 0.8331999993328 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {259 0 0-3192 {}}} SUCCS {{259 0 0-3194 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3194) {NAME copy_x#3:and#5 TYPE AND PAR 0-3085 XREFS 5284 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}} {258 0 0-3191 {}} {259 0 0-3193 {}}} SUCCS {{259 0 0-3195 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3195) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME copy_x#3:mux#5 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5285 LOC {1 0.2309999769239999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3190 {}} {258 0 0-3175 {}} {258 0 0-3090 {}} {259 0 0-3194 {}}} SUCCS {{259 0 0-3196 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3196) {NAME copy_x#3:asn#11 TYPE ASSIGN PAR 0-3085 XREFS 5286 LOC {1 0.2357999769431999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3196 {}} {772 0 0-3508 {}} {259 0 0-3195 {}}} SUCCS {{772 0 0-3196 {}} {130 0 0-3506 {}} {258 0 0-3508 {}}} CYCLES {}}
set a(0-3197) {NAME copy_x#3:asn#12 TYPE ASSIGN PAR 0-3085 XREFS 5287 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3511 {}}} SUCCS {{258 0 0-3202 {}} {130 0 0-3506 {}} {256 0 0-3511 {}}} CYCLES {}}
set a(0-3198) {NAME copy_x#3:asn#13 TYPE ASSIGN PAR 0-3085 XREFS 5288 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3528 {}}} SUCCS {{258 0 0-3201 {}} {130 0 0-3506 {}} {256 0 0-3528 {}}} CYCLES {}}
set a(0-3199) {NAME copy_x#3:asn#14 TYPE ASSIGN PAR 0-3085 XREFS 5289 LOC {0 0.999999988 1 0.8331999993328 1 0.8331999993328 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3200 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3200) {NAME copy_x#3:nor#2 TYPE NOR PAR 0-3085 XREFS 5290 LOC {1 0.06899998827599996 1 0.8331999993328 1 0.8331999993328 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {259 0 0-3199 {}}} SUCCS {{259 0 0-3201 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3201) {NAME copy_x#3:and#6 TYPE AND PAR 0-3085 XREFS 5291 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}} {258 0 0-3198 {}} {259 0 0-3200 {}}} SUCCS {{259 0 0-3202 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3202) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME copy_x#3:mux#6 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5292 LOC {1 0.2309999769239999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3197 {}} {258 0 0-3182 {}} {258 0 0-3088 {}} {259 0 0-3201 {}}} SUCCS {{259 0 0-3203 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3203) {NAME copy_x#3:asn#15 TYPE ASSIGN PAR 0-3085 XREFS 5293 LOC {1 0.2357999769431999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3203 {}} {772 0 0-3510 {}} {259 0 0-3202 {}}} SUCCS {{772 0 0-3203 {}} {130 0 0-3506 {}} {258 0 0-3510 {}}} CYCLES {}}
set a(0-3204) {NAME copy_x#3:asn#16 TYPE ASSIGN PAR 0-3085 XREFS 5294 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{258 0 0-3206 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3205) {NAME copy_x#3:asn#17 TYPE ASSIGN PAR 0-3085 XREFS 5295 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3206 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3206) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#9 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5296 LOC {1 0.06899998827599996 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3204 {}} {259 0 0-3205 {}}} SUCCS {{258 0 0-3505 {}} {130 0 0-3506 {}} {258 0 0-3522 {}}} CYCLES {}}
set a(0-3207) {NAME copy_x#3:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1.sva#1) TYPE READSLICE PAR 0-3085 XREFS 5297 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {258 0 0-3178 {}} {258 0 0-3089 {}}} SUCCS {{259 0 0-3208 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3208) {NAME copy_x#3:exu TYPE PADZEROES PAR 0-3085 XREFS 5298 LOC {1 0.16289997665159991 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {259 0 0-3207 {}}} SUCCS {{258 0 0-3214 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3209) {NAME copy_x#3:asn#18 TYPE ASSIGN PAR 0-3085 XREFS 5299 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3524 {}}} SUCCS {{258 0 0-3214 {}} {130 0 0-3506 {}} {256 0 0-3524 {}}} CYCLES {}}
set a(0-3210) {NAME not#288 TYPE NOT PAR 0-3085 XREFS 5300 LOC {1 0.06899998827599996 1 0.9270999877084 1 0.9270999877084 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}}} SUCCS {{258 0 0-3213 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3211) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#5 TYPE ASSIGN PAR 0-3085 XREFS 5301 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3212 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3212) {NAME not#295 TYPE NOT PAR 0-3085 XREFS 5302 LOC {1 0.0 1 0.9270999877084 1 0.9270999877084 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {259 0 0-3211 {}}} SUCCS {{259 0 0-3213 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3213) {NAME copy_x#3:and#7 TYPE AND PAR 0-3085 XREFS 5303 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {258 0 0-3210 {}} {258 0 0-3086 {}} {258 0 0-3170 {}} {259 0 0-3212 {}}} SUCCS {{259 0 0-3214 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3214) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(31,1,2) AREA_SCORE 31.00 QUANTITY 1 NAME copy_x#3:mux#10 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5304 LOC {1 0.16289997665159991 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3209 {}} {258 0 0-3208 {}} {259 0 0-3213 {}}} SUCCS {{259 0 0-3215 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3215) {NAME copy_x#3:asn#19 TYPE ASSIGN PAR 0-3085 XREFS 5305 LOC {1 0.1676999766707999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3215 {}} {772 0 0-3523 {}} {259 0 0-3214 {}}} SUCCS {{772 0 0-3215 {}} {130 0 0-3506 {}} {258 0 0-3523 {}}} CYCLES {}}
set a(0-3216) {NAME copy_x#3:asn#20 TYPE ASSIGN PAR 0-3085 XREFS 5306 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3526 {}}} SUCCS {{258 0 0-3224 {}} {130 0 0-3506 {}} {256 0 0-3526 {}}} CYCLES {}}
set a(0-3217) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#6 TYPE ASSIGN PAR 0-3085 XREFS 5307 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3526 {}}} SUCCS {{258 0 0-3222 {}} {130 0 0-3506 {}} {256 0 0-3526 {}}} CYCLES {}}
set a(0-3218) {NAME inv_wave.Mn_Inv_Wave_Fct:for:if:asn#4 TYPE ASSIGN PAR 0-3085 XREFS 5308 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3524 {}}} SUCCS {{259 0 0-3219 {}} {130 0 0-3506 {}} {256 0 0-3524 {}}} CYCLES {}}
set a(0-3219) {NAME inv_wave.Mn_Inv_Wave_Fct:for:if:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1) TYPE READSLICE PAR 0-3085 XREFS 5309 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {259 0 0-3218 {}}} SUCCS {{258 0 0-3221 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3220) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#7 TYPE ASSIGN PAR 0-3085 XREFS 5310 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3526 {}}} SUCCS {{259 0 0-3221 {}} {130 0 0-3506 {}} {256 0 0-3526 {}}} CYCLES {}}
set a(0-3221) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#4 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5311 LOC {1 0.16289997665159991 1 0.9855999879423999 1 0.9855999879423999 1 0.9903999579615997 1 0.9903999579615997} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}} {258 0 0-3219 {}} {259 0 0-3220 {}}} SUCCS {{259 0 0-3222 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3222) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#41 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5312 LOC {1 0.1676999766707999 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3217 {}} {259 0 0-3221 {}}} SUCCS {{258 0 0-3224 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3223) {NAME copy_x#3:asn#21 TYPE ASSIGN PAR 0-3085 XREFS 5313 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3224 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3224) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#11 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5314 LOC {1 0.1724999766899999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3222 {}} {258 0 0-3216 {}} {259 0 0-3223 {}}} SUCCS {{259 0 0-3225 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3225) {NAME copy_x#3:asn#22 TYPE ASSIGN PAR 0-3085 XREFS 5315 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3225 {}} {772 0 0-3525 {}} {259 0 0-3224 {}}} SUCCS {{772 0 0-3225 {}} {130 0 0-3506 {}} {258 0 0-3525 {}}} CYCLES {}}
set a(0-3226) {NAME copy_x#3:asn#23 TYPE ASSIGN PAR 0-3085 XREFS 5316 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3528 {}}} SUCCS {{258 0 0-3233 {}} {130 0 0-3506 {}} {256 0 0-3528 {}}} CYCLES {}}
set a(0-3227) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#8 TYPE ASSIGN PAR 0-3085 XREFS 5317 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3528 {}}} SUCCS {{258 0 0-3231 {}} {130 0 0-3506 {}} {256 0 0-3528 {}}} CYCLES {}}
set a(0-3228) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#9 TYPE ASSIGN PAR 0-3085 XREFS 5318 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3588 {}}} SUCCS {{258 0 0-3230 {}} {130 0 0-3506 {}} {256 0 0-3588 {}}} CYCLES {}}
set a(0-3229) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#10 TYPE ASSIGN PAR 0-3085 XREFS 5319 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3528 {}}} SUCCS {{259 0 0-3230 {}} {130 0 0-3506 {}} {256 0 0-3528 {}}} CYCLES {}}
set a(0-3230) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#5 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5320 LOC {1 0.16289997665159991 1 0.9855999879423999 1 0.9855999879423999 1 0.9903999579615997 1 0.9903999579615997} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}} {258 0 0-3228 {}} {259 0 0-3229 {}}} SUCCS {{259 0 0-3231 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3231) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#42 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5321 LOC {1 0.1676999766707999 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3227 {}} {259 0 0-3230 {}}} SUCCS {{258 0 0-3233 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3232) {NAME copy_x#3:asn#24 TYPE ASSIGN PAR 0-3085 XREFS 5322 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3233 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3233) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#12 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5323 LOC {1 0.1724999766899999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3231 {}} {258 0 0-3226 {}} {259 0 0-3232 {}}} SUCCS {{259 0 0-3234 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3234) {NAME copy_x#3:asn#25 TYPE ASSIGN PAR 0-3085 XREFS 5324 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3234 {}} {772 0 0-3527 {}} {259 0 0-3233 {}}} SUCCS {{772 0 0-3234 {}} {130 0 0-3506 {}} {258 0 0-3527 {}}} CYCLES {}}
set a(0-3235) {NAME copy_x#3:asn#26 TYPE ASSIGN PAR 0-3085 XREFS 5325 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3530 {}}} SUCCS {{258 0 0-3242 {}} {130 0 0-3506 {}} {256 0 0-3530 {}}} CYCLES {}}
set a(0-3236) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#11 TYPE ASSIGN PAR 0-3085 XREFS 5326 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3530 {}}} SUCCS {{258 0 0-3240 {}} {130 0 0-3506 {}} {256 0 0-3530 {}}} CYCLES {}}
set a(0-3237) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#12 TYPE ASSIGN PAR 0-3085 XREFS 5327 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3530 {}}} SUCCS {{258 0 0-3239 {}} {130 0 0-3506 {}} {256 0 0-3530 {}}} CYCLES {}}
set a(0-3238) {NAME not#202 TYPE NOT PAR 0-3085 XREFS 5328 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3239 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3239) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and TYPE AND PAR 0-3085 XREFS 5329 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3237 {}} {259 0 0-3238 {}}} SUCCS {{259 0 0-3240 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3240) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#43 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5330 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3236 {}} {259 0 0-3239 {}}} SUCCS {{258 0 0-3242 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3241) {NAME copy_x#3:asn#27 TYPE ASSIGN PAR 0-3085 XREFS 5331 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3242 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3242) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#13 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5332 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3240 {}} {258 0 0-3235 {}} {259 0 0-3241 {}}} SUCCS {{259 0 0-3243 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3243) {NAME copy_x#3:asn#28 TYPE ASSIGN PAR 0-3085 XREFS 5333 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3243 {}} {772 0 0-3529 {}} {259 0 0-3242 {}}} SUCCS {{772 0 0-3243 {}} {130 0 0-3506 {}} {258 0 0-3529 {}}} CYCLES {}}
set a(0-3244) {NAME copy_x#3:asn#29 TYPE ASSIGN PAR 0-3085 XREFS 5334 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3532 {}}} SUCCS {{258 0 0-3251 {}} {130 0 0-3506 {}} {256 0 0-3532 {}}} CYCLES {}}
set a(0-3245) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#13 TYPE ASSIGN PAR 0-3085 XREFS 5335 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3532 {}}} SUCCS {{258 0 0-3249 {}} {130 0 0-3506 {}} {256 0 0-3532 {}}} CYCLES {}}
set a(0-3246) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#14 TYPE ASSIGN PAR 0-3085 XREFS 5336 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3532 {}}} SUCCS {{258 0 0-3248 {}} {130 0 0-3506 {}} {256 0 0-3532 {}}} CYCLES {}}
set a(0-3247) {NAME not#203 TYPE NOT PAR 0-3085 XREFS 5337 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3248 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3248) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#1 TYPE AND PAR 0-3085 XREFS 5338 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3246 {}} {259 0 0-3247 {}}} SUCCS {{259 0 0-3249 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3249) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#44 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5339 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3245 {}} {259 0 0-3248 {}}} SUCCS {{258 0 0-3251 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3250) {NAME copy_x#3:asn#30 TYPE ASSIGN PAR 0-3085 XREFS 5340 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3251 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3251) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#14 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5341 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3249 {}} {258 0 0-3244 {}} {259 0 0-3250 {}}} SUCCS {{259 0 0-3252 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3252) {NAME copy_x#3:asn#31 TYPE ASSIGN PAR 0-3085 XREFS 5342 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3252 {}} {772 0 0-3531 {}} {259 0 0-3251 {}}} SUCCS {{772 0 0-3252 {}} {130 0 0-3506 {}} {258 0 0-3531 {}}} CYCLES {}}
set a(0-3253) {NAME copy_x#3:asn#32 TYPE ASSIGN PAR 0-3085 XREFS 5343 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3534 {}}} SUCCS {{258 0 0-3260 {}} {130 0 0-3506 {}} {256 0 0-3534 {}}} CYCLES {}}
set a(0-3254) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#15 TYPE ASSIGN PAR 0-3085 XREFS 5344 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3534 {}}} SUCCS {{258 0 0-3258 {}} {130 0 0-3506 {}} {256 0 0-3534 {}}} CYCLES {}}
set a(0-3255) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#16 TYPE ASSIGN PAR 0-3085 XREFS 5345 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3534 {}}} SUCCS {{258 0 0-3257 {}} {130 0 0-3506 {}} {256 0 0-3534 {}}} CYCLES {}}
set a(0-3256) {NAME not#204 TYPE NOT PAR 0-3085 XREFS 5346 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3257 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3257) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#2 TYPE AND PAR 0-3085 XREFS 5347 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3255 {}} {259 0 0-3256 {}}} SUCCS {{259 0 0-3258 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3258) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#45 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5348 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3254 {}} {259 0 0-3257 {}}} SUCCS {{258 0 0-3260 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3259) {NAME copy_x#3:asn#33 TYPE ASSIGN PAR 0-3085 XREFS 5349 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3260 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3260) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#15 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5350 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3258 {}} {258 0 0-3253 {}} {259 0 0-3259 {}}} SUCCS {{259 0 0-3261 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3261) {NAME copy_x#3:asn#34 TYPE ASSIGN PAR 0-3085 XREFS 5351 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3261 {}} {772 0 0-3533 {}} {259 0 0-3260 {}}} SUCCS {{772 0 0-3261 {}} {130 0 0-3506 {}} {258 0 0-3533 {}}} CYCLES {}}
set a(0-3262) {NAME copy_x#3:asn#35 TYPE ASSIGN PAR 0-3085 XREFS 5352 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3536 {}}} SUCCS {{258 0 0-3269 {}} {130 0 0-3506 {}} {256 0 0-3536 {}}} CYCLES {}}
set a(0-3263) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#17 TYPE ASSIGN PAR 0-3085 XREFS 5353 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3536 {}}} SUCCS {{258 0 0-3267 {}} {130 0 0-3506 {}} {256 0 0-3536 {}}} CYCLES {}}
set a(0-3264) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#18 TYPE ASSIGN PAR 0-3085 XREFS 5354 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3536 {}}} SUCCS {{258 0 0-3266 {}} {130 0 0-3506 {}} {256 0 0-3536 {}}} CYCLES {}}
set a(0-3265) {NAME not#205 TYPE NOT PAR 0-3085 XREFS 5355 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3266 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3266) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#3 TYPE AND PAR 0-3085 XREFS 5356 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3264 {}} {259 0 0-3265 {}}} SUCCS {{259 0 0-3267 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3267) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#46 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5357 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3263 {}} {259 0 0-3266 {}}} SUCCS {{258 0 0-3269 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3268) {NAME copy_x#3:asn#36 TYPE ASSIGN PAR 0-3085 XREFS 5358 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3269 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3269) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#16 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5359 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3267 {}} {258 0 0-3262 {}} {259 0 0-3268 {}}} SUCCS {{259 0 0-3270 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3270) {NAME copy_x#3:asn#37 TYPE ASSIGN PAR 0-3085 XREFS 5360 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3270 {}} {772 0 0-3535 {}} {259 0 0-3269 {}}} SUCCS {{772 0 0-3270 {}} {130 0 0-3506 {}} {258 0 0-3535 {}}} CYCLES {}}
set a(0-3271) {NAME copy_x#3:asn#38 TYPE ASSIGN PAR 0-3085 XREFS 5361 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3538 {}}} SUCCS {{258 0 0-3278 {}} {130 0 0-3506 {}} {256 0 0-3538 {}}} CYCLES {}}
set a(0-3272) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#19 TYPE ASSIGN PAR 0-3085 XREFS 5362 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3538 {}}} SUCCS {{258 0 0-3276 {}} {130 0 0-3506 {}} {256 0 0-3538 {}}} CYCLES {}}
set a(0-3273) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#20 TYPE ASSIGN PAR 0-3085 XREFS 5363 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3538 {}}} SUCCS {{258 0 0-3275 {}} {130 0 0-3506 {}} {256 0 0-3538 {}}} CYCLES {}}
set a(0-3274) {NAME not#206 TYPE NOT PAR 0-3085 XREFS 5364 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3275 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3275) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#4 TYPE AND PAR 0-3085 XREFS 5365 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3273 {}} {259 0 0-3274 {}}} SUCCS {{259 0 0-3276 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3276) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#47 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5366 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3272 {}} {259 0 0-3275 {}}} SUCCS {{258 0 0-3278 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3277) {NAME copy_x#3:asn#39 TYPE ASSIGN PAR 0-3085 XREFS 5367 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3278 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3278) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#17 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5368 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3276 {}} {258 0 0-3271 {}} {259 0 0-3277 {}}} SUCCS {{259 0 0-3279 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3279) {NAME copy_x#3:asn#40 TYPE ASSIGN PAR 0-3085 XREFS 5369 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3279 {}} {772 0 0-3537 {}} {259 0 0-3278 {}}} SUCCS {{772 0 0-3279 {}} {130 0 0-3506 {}} {258 0 0-3537 {}}} CYCLES {}}
set a(0-3280) {NAME copy_x#3:asn#41 TYPE ASSIGN PAR 0-3085 XREFS 5370 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3540 {}}} SUCCS {{258 0 0-3287 {}} {130 0 0-3506 {}} {256 0 0-3540 {}}} CYCLES {}}
set a(0-3281) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#21 TYPE ASSIGN PAR 0-3085 XREFS 5371 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3540 {}}} SUCCS {{258 0 0-3285 {}} {130 0 0-3506 {}} {256 0 0-3540 {}}} CYCLES {}}
set a(0-3282) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#22 TYPE ASSIGN PAR 0-3085 XREFS 5372 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3540 {}}} SUCCS {{258 0 0-3284 {}} {130 0 0-3506 {}} {256 0 0-3540 {}}} CYCLES {}}
set a(0-3283) {NAME not#207 TYPE NOT PAR 0-3085 XREFS 5373 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3284 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3284) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#5 TYPE AND PAR 0-3085 XREFS 5374 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3282 {}} {259 0 0-3283 {}}} SUCCS {{259 0 0-3285 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3285) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#48 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5375 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3281 {}} {259 0 0-3284 {}}} SUCCS {{258 0 0-3287 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3286) {NAME copy_x#3:asn#42 TYPE ASSIGN PAR 0-3085 XREFS 5376 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3287 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3287) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#18 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5377 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3285 {}} {258 0 0-3280 {}} {259 0 0-3286 {}}} SUCCS {{259 0 0-3288 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3288) {NAME copy_x#3:asn#43 TYPE ASSIGN PAR 0-3085 XREFS 5378 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3288 {}} {772 0 0-3539 {}} {259 0 0-3287 {}}} SUCCS {{772 0 0-3288 {}} {130 0 0-3506 {}} {258 0 0-3539 {}}} CYCLES {}}
set a(0-3289) {NAME copy_x#3:asn#44 TYPE ASSIGN PAR 0-3085 XREFS 5379 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3542 {}}} SUCCS {{258 0 0-3296 {}} {130 0 0-3506 {}} {256 0 0-3542 {}}} CYCLES {}}
set a(0-3290) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#23 TYPE ASSIGN PAR 0-3085 XREFS 5380 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3542 {}}} SUCCS {{258 0 0-3294 {}} {130 0 0-3506 {}} {256 0 0-3542 {}}} CYCLES {}}
set a(0-3291) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#24 TYPE ASSIGN PAR 0-3085 XREFS 5381 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3542 {}}} SUCCS {{258 0 0-3293 {}} {130 0 0-3506 {}} {256 0 0-3542 {}}} CYCLES {}}
set a(0-3292) {NAME not#208 TYPE NOT PAR 0-3085 XREFS 5382 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3293 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3293) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#6 TYPE AND PAR 0-3085 XREFS 5383 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3291 {}} {259 0 0-3292 {}}} SUCCS {{259 0 0-3294 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3294) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#49 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5384 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3290 {}} {259 0 0-3293 {}}} SUCCS {{258 0 0-3296 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3295) {NAME copy_x#3:asn#45 TYPE ASSIGN PAR 0-3085 XREFS 5385 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3296 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3296) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#19 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5386 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3294 {}} {258 0 0-3289 {}} {259 0 0-3295 {}}} SUCCS {{259 0 0-3297 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3297) {NAME copy_x#3:asn#46 TYPE ASSIGN PAR 0-3085 XREFS 5387 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3297 {}} {772 0 0-3541 {}} {259 0 0-3296 {}}} SUCCS {{772 0 0-3297 {}} {130 0 0-3506 {}} {258 0 0-3541 {}}} CYCLES {}}
set a(0-3298) {NAME copy_x#3:asn#47 TYPE ASSIGN PAR 0-3085 XREFS 5388 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3544 {}}} SUCCS {{258 0 0-3305 {}} {130 0 0-3506 {}} {256 0 0-3544 {}}} CYCLES {}}
set a(0-3299) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#25 TYPE ASSIGN PAR 0-3085 XREFS 5389 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3544 {}}} SUCCS {{258 0 0-3303 {}} {130 0 0-3506 {}} {256 0 0-3544 {}}} CYCLES {}}
set a(0-3300) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#26 TYPE ASSIGN PAR 0-3085 XREFS 5390 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3544 {}}} SUCCS {{258 0 0-3302 {}} {130 0 0-3506 {}} {256 0 0-3544 {}}} CYCLES {}}
set a(0-3301) {NAME not#209 TYPE NOT PAR 0-3085 XREFS 5391 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3302 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3302) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#7 TYPE AND PAR 0-3085 XREFS 5392 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3300 {}} {259 0 0-3301 {}}} SUCCS {{259 0 0-3303 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3303) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#50 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5393 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3299 {}} {259 0 0-3302 {}}} SUCCS {{258 0 0-3305 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3304) {NAME copy_x#3:asn#48 TYPE ASSIGN PAR 0-3085 XREFS 5394 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3305 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3305) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#20 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5395 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3303 {}} {258 0 0-3298 {}} {259 0 0-3304 {}}} SUCCS {{259 0 0-3306 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3306) {NAME copy_x#3:asn#49 TYPE ASSIGN PAR 0-3085 XREFS 5396 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3306 {}} {772 0 0-3543 {}} {259 0 0-3305 {}}} SUCCS {{772 0 0-3306 {}} {130 0 0-3506 {}} {258 0 0-3543 {}}} CYCLES {}}
set a(0-3307) {NAME copy_x#3:asn#50 TYPE ASSIGN PAR 0-3085 XREFS 5397 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3546 {}}} SUCCS {{258 0 0-3314 {}} {130 0 0-3506 {}} {256 0 0-3546 {}}} CYCLES {}}
set a(0-3308) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#27 TYPE ASSIGN PAR 0-3085 XREFS 5398 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3546 {}}} SUCCS {{258 0 0-3312 {}} {130 0 0-3506 {}} {256 0 0-3546 {}}} CYCLES {}}
set a(0-3309) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#28 TYPE ASSIGN PAR 0-3085 XREFS 5399 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3546 {}}} SUCCS {{258 0 0-3311 {}} {130 0 0-3506 {}} {256 0 0-3546 {}}} CYCLES {}}
set a(0-3310) {NAME not#210 TYPE NOT PAR 0-3085 XREFS 5400 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3311 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3311) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#8 TYPE AND PAR 0-3085 XREFS 5401 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3309 {}} {259 0 0-3310 {}}} SUCCS {{259 0 0-3312 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3312) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#51 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5402 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3308 {}} {259 0 0-3311 {}}} SUCCS {{258 0 0-3314 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3313) {NAME copy_x#3:asn#51 TYPE ASSIGN PAR 0-3085 XREFS 5403 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3314 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3314) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#21 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5404 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3312 {}} {258 0 0-3307 {}} {259 0 0-3313 {}}} SUCCS {{259 0 0-3315 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3315) {NAME copy_x#3:asn#52 TYPE ASSIGN PAR 0-3085 XREFS 5405 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3315 {}} {772 0 0-3545 {}} {259 0 0-3314 {}}} SUCCS {{772 0 0-3315 {}} {130 0 0-3506 {}} {258 0 0-3545 {}}} CYCLES {}}
set a(0-3316) {NAME copy_x#3:asn#53 TYPE ASSIGN PAR 0-3085 XREFS 5406 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3548 {}}} SUCCS {{258 0 0-3323 {}} {130 0 0-3506 {}} {256 0 0-3548 {}}} CYCLES {}}
set a(0-3317) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#29 TYPE ASSIGN PAR 0-3085 XREFS 5407 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3548 {}}} SUCCS {{258 0 0-3321 {}} {130 0 0-3506 {}} {256 0 0-3548 {}}} CYCLES {}}
set a(0-3318) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#30 TYPE ASSIGN PAR 0-3085 XREFS 5408 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3548 {}}} SUCCS {{258 0 0-3320 {}} {130 0 0-3506 {}} {256 0 0-3548 {}}} CYCLES {}}
set a(0-3319) {NAME not#211 TYPE NOT PAR 0-3085 XREFS 5409 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3320 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3320) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#9 TYPE AND PAR 0-3085 XREFS 5410 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3318 {}} {259 0 0-3319 {}}} SUCCS {{259 0 0-3321 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3321) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#52 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5411 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3317 {}} {259 0 0-3320 {}}} SUCCS {{258 0 0-3323 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3322) {NAME copy_x#3:asn#54 TYPE ASSIGN PAR 0-3085 XREFS 5412 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3323 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3323) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#22 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5413 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3321 {}} {258 0 0-3316 {}} {259 0 0-3322 {}}} SUCCS {{259 0 0-3324 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3324) {NAME copy_x#3:asn#55 TYPE ASSIGN PAR 0-3085 XREFS 5414 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3324 {}} {772 0 0-3547 {}} {259 0 0-3323 {}}} SUCCS {{772 0 0-3324 {}} {130 0 0-3506 {}} {258 0 0-3547 {}}} CYCLES {}}
set a(0-3325) {NAME copy_x#3:asn#56 TYPE ASSIGN PAR 0-3085 XREFS 5415 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3550 {}}} SUCCS {{258 0 0-3332 {}} {130 0 0-3506 {}} {256 0 0-3550 {}}} CYCLES {}}
set a(0-3326) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#31 TYPE ASSIGN PAR 0-3085 XREFS 5416 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3550 {}}} SUCCS {{258 0 0-3330 {}} {130 0 0-3506 {}} {256 0 0-3550 {}}} CYCLES {}}
set a(0-3327) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#32 TYPE ASSIGN PAR 0-3085 XREFS 5417 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3550 {}}} SUCCS {{258 0 0-3329 {}} {130 0 0-3506 {}} {256 0 0-3550 {}}} CYCLES {}}
set a(0-3328) {NAME not#212 TYPE NOT PAR 0-3085 XREFS 5418 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3329 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3329) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#10 TYPE AND PAR 0-3085 XREFS 5419 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3327 {}} {259 0 0-3328 {}}} SUCCS {{259 0 0-3330 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3330) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#53 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5420 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3326 {}} {259 0 0-3329 {}}} SUCCS {{258 0 0-3332 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3331) {NAME copy_x#3:asn#57 TYPE ASSIGN PAR 0-3085 XREFS 5421 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3332 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3332) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#23 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5422 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3330 {}} {258 0 0-3325 {}} {259 0 0-3331 {}}} SUCCS {{259 0 0-3333 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3333) {NAME copy_x#3:asn#58 TYPE ASSIGN PAR 0-3085 XREFS 5423 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3333 {}} {772 0 0-3549 {}} {259 0 0-3332 {}}} SUCCS {{772 0 0-3333 {}} {130 0 0-3506 {}} {258 0 0-3549 {}}} CYCLES {}}
set a(0-3334) {NAME copy_x#3:asn#59 TYPE ASSIGN PAR 0-3085 XREFS 5424 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3552 {}}} SUCCS {{258 0 0-3341 {}} {130 0 0-3506 {}} {256 0 0-3552 {}}} CYCLES {}}
set a(0-3335) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#33 TYPE ASSIGN PAR 0-3085 XREFS 5425 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3552 {}}} SUCCS {{258 0 0-3339 {}} {130 0 0-3506 {}} {256 0 0-3552 {}}} CYCLES {}}
set a(0-3336) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#34 TYPE ASSIGN PAR 0-3085 XREFS 5426 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3552 {}}} SUCCS {{258 0 0-3338 {}} {130 0 0-3506 {}} {256 0 0-3552 {}}} CYCLES {}}
set a(0-3337) {NAME not#213 TYPE NOT PAR 0-3085 XREFS 5427 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3338 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3338) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#11 TYPE AND PAR 0-3085 XREFS 5428 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3336 {}} {259 0 0-3337 {}}} SUCCS {{259 0 0-3339 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3339) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#54 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5429 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3335 {}} {259 0 0-3338 {}}} SUCCS {{258 0 0-3341 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3340) {NAME copy_x#3:asn#60 TYPE ASSIGN PAR 0-3085 XREFS 5430 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3341 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3341) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#24 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5431 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3339 {}} {258 0 0-3334 {}} {259 0 0-3340 {}}} SUCCS {{259 0 0-3342 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3342) {NAME copy_x#3:asn#61 TYPE ASSIGN PAR 0-3085 XREFS 5432 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3342 {}} {772 0 0-3551 {}} {259 0 0-3341 {}}} SUCCS {{772 0 0-3342 {}} {130 0 0-3506 {}} {258 0 0-3551 {}}} CYCLES {}}
set a(0-3343) {NAME copy_x#3:asn#62 TYPE ASSIGN PAR 0-3085 XREFS 5433 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3554 {}}} SUCCS {{258 0 0-3350 {}} {130 0 0-3506 {}} {256 0 0-3554 {}}} CYCLES {}}
set a(0-3344) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#35 TYPE ASSIGN PAR 0-3085 XREFS 5434 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3554 {}}} SUCCS {{258 0 0-3348 {}} {130 0 0-3506 {}} {256 0 0-3554 {}}} CYCLES {}}
set a(0-3345) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#36 TYPE ASSIGN PAR 0-3085 XREFS 5435 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3554 {}}} SUCCS {{258 0 0-3347 {}} {130 0 0-3506 {}} {256 0 0-3554 {}}} CYCLES {}}
set a(0-3346) {NAME not#214 TYPE NOT PAR 0-3085 XREFS 5436 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3347 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3347) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#12 TYPE AND PAR 0-3085 XREFS 5437 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3345 {}} {259 0 0-3346 {}}} SUCCS {{259 0 0-3348 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3348) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#55 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5438 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3344 {}} {259 0 0-3347 {}}} SUCCS {{258 0 0-3350 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3349) {NAME copy_x#3:asn#63 TYPE ASSIGN PAR 0-3085 XREFS 5439 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3350 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3350) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#25 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5440 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3348 {}} {258 0 0-3343 {}} {259 0 0-3349 {}}} SUCCS {{259 0 0-3351 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3351) {NAME copy_x#3:asn#64 TYPE ASSIGN PAR 0-3085 XREFS 5441 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3351 {}} {772 0 0-3553 {}} {259 0 0-3350 {}}} SUCCS {{772 0 0-3351 {}} {130 0 0-3506 {}} {258 0 0-3553 {}}} CYCLES {}}
set a(0-3352) {NAME copy_x#3:asn#65 TYPE ASSIGN PAR 0-3085 XREFS 5442 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3556 {}}} SUCCS {{258 0 0-3359 {}} {130 0 0-3506 {}} {256 0 0-3556 {}}} CYCLES {}}
set a(0-3353) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#37 TYPE ASSIGN PAR 0-3085 XREFS 5443 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3556 {}}} SUCCS {{258 0 0-3357 {}} {130 0 0-3506 {}} {256 0 0-3556 {}}} CYCLES {}}
set a(0-3354) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#38 TYPE ASSIGN PAR 0-3085 XREFS 5444 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3556 {}}} SUCCS {{258 0 0-3356 {}} {130 0 0-3506 {}} {256 0 0-3556 {}}} CYCLES {}}
set a(0-3355) {NAME not#215 TYPE NOT PAR 0-3085 XREFS 5445 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3356 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3356) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#13 TYPE AND PAR 0-3085 XREFS 5446 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3354 {}} {259 0 0-3355 {}}} SUCCS {{259 0 0-3357 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3357) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#56 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5447 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3353 {}} {259 0 0-3356 {}}} SUCCS {{258 0 0-3359 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3358) {NAME copy_x#3:asn#66 TYPE ASSIGN PAR 0-3085 XREFS 5448 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3359 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3359) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#26 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5449 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3357 {}} {258 0 0-3352 {}} {259 0 0-3358 {}}} SUCCS {{259 0 0-3360 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3360) {NAME copy_x#3:asn#67 TYPE ASSIGN PAR 0-3085 XREFS 5450 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3360 {}} {772 0 0-3555 {}} {259 0 0-3359 {}}} SUCCS {{772 0 0-3360 {}} {130 0 0-3506 {}} {258 0 0-3555 {}}} CYCLES {}}
set a(0-3361) {NAME copy_x#3:asn#68 TYPE ASSIGN PAR 0-3085 XREFS 5451 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3558 {}}} SUCCS {{258 0 0-3368 {}} {130 0 0-3506 {}} {256 0 0-3558 {}}} CYCLES {}}
set a(0-3362) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#39 TYPE ASSIGN PAR 0-3085 XREFS 5452 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3558 {}}} SUCCS {{258 0 0-3366 {}} {130 0 0-3506 {}} {256 0 0-3558 {}}} CYCLES {}}
set a(0-3363) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#40 TYPE ASSIGN PAR 0-3085 XREFS 5453 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3558 {}}} SUCCS {{258 0 0-3365 {}} {130 0 0-3506 {}} {256 0 0-3558 {}}} CYCLES {}}
set a(0-3364) {NAME not#216 TYPE NOT PAR 0-3085 XREFS 5454 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3365 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3365) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#14 TYPE AND PAR 0-3085 XREFS 5455 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3363 {}} {259 0 0-3364 {}}} SUCCS {{259 0 0-3366 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3366) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#57 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5456 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3362 {}} {259 0 0-3365 {}}} SUCCS {{258 0 0-3368 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3367) {NAME copy_x#3:asn#69 TYPE ASSIGN PAR 0-3085 XREFS 5457 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3368 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3368) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#27 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5458 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3366 {}} {258 0 0-3361 {}} {259 0 0-3367 {}}} SUCCS {{259 0 0-3369 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3369) {NAME copy_x#3:asn#70 TYPE ASSIGN PAR 0-3085 XREFS 5459 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3369 {}} {772 0 0-3557 {}} {259 0 0-3368 {}}} SUCCS {{772 0 0-3369 {}} {130 0 0-3506 {}} {258 0 0-3557 {}}} CYCLES {}}
set a(0-3370) {NAME copy_x#3:asn#71 TYPE ASSIGN PAR 0-3085 XREFS 5460 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3560 {}}} SUCCS {{258 0 0-3377 {}} {130 0 0-3506 {}} {256 0 0-3560 {}}} CYCLES {}}
set a(0-3371) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#41 TYPE ASSIGN PAR 0-3085 XREFS 5461 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3560 {}}} SUCCS {{258 0 0-3375 {}} {130 0 0-3506 {}} {256 0 0-3560 {}}} CYCLES {}}
set a(0-3372) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#42 TYPE ASSIGN PAR 0-3085 XREFS 5462 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3560 {}}} SUCCS {{258 0 0-3374 {}} {130 0 0-3506 {}} {256 0 0-3560 {}}} CYCLES {}}
set a(0-3373) {NAME not#217 TYPE NOT PAR 0-3085 XREFS 5463 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3374 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3374) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#15 TYPE AND PAR 0-3085 XREFS 5464 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3372 {}} {259 0 0-3373 {}}} SUCCS {{259 0 0-3375 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3375) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#58 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5465 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3371 {}} {259 0 0-3374 {}}} SUCCS {{258 0 0-3377 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3376) {NAME copy_x#3:asn#72 TYPE ASSIGN PAR 0-3085 XREFS 5466 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3377 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3377) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#28 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5467 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3375 {}} {258 0 0-3370 {}} {259 0 0-3376 {}}} SUCCS {{259 0 0-3378 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3378) {NAME copy_x#3:asn#73 TYPE ASSIGN PAR 0-3085 XREFS 5468 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3378 {}} {772 0 0-3559 {}} {259 0 0-3377 {}}} SUCCS {{772 0 0-3378 {}} {130 0 0-3506 {}} {258 0 0-3559 {}}} CYCLES {}}
set a(0-3379) {NAME copy_x#3:asn#74 TYPE ASSIGN PAR 0-3085 XREFS 5469 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3562 {}}} SUCCS {{258 0 0-3386 {}} {130 0 0-3506 {}} {256 0 0-3562 {}}} CYCLES {}}
set a(0-3380) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#43 TYPE ASSIGN PAR 0-3085 XREFS 5470 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3562 {}}} SUCCS {{258 0 0-3384 {}} {130 0 0-3506 {}} {256 0 0-3562 {}}} CYCLES {}}
set a(0-3381) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#44 TYPE ASSIGN PAR 0-3085 XREFS 5471 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3562 {}}} SUCCS {{258 0 0-3383 {}} {130 0 0-3506 {}} {256 0 0-3562 {}}} CYCLES {}}
set a(0-3382) {NAME not#218 TYPE NOT PAR 0-3085 XREFS 5472 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3383 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3383) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#16 TYPE AND PAR 0-3085 XREFS 5473 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3381 {}} {259 0 0-3382 {}}} SUCCS {{259 0 0-3384 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3384) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#59 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5474 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3380 {}} {259 0 0-3383 {}}} SUCCS {{258 0 0-3386 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3385) {NAME copy_x#3:asn#75 TYPE ASSIGN PAR 0-3085 XREFS 5475 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3386 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3386) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#29 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5476 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3384 {}} {258 0 0-3379 {}} {259 0 0-3385 {}}} SUCCS {{259 0 0-3387 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3387) {NAME copy_x#3:asn#76 TYPE ASSIGN PAR 0-3085 XREFS 5477 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3387 {}} {772 0 0-3561 {}} {259 0 0-3386 {}}} SUCCS {{772 0 0-3387 {}} {130 0 0-3506 {}} {258 0 0-3561 {}}} CYCLES {}}
set a(0-3388) {NAME copy_x#3:asn#77 TYPE ASSIGN PAR 0-3085 XREFS 5478 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3564 {}}} SUCCS {{258 0 0-3395 {}} {130 0 0-3506 {}} {256 0 0-3564 {}}} CYCLES {}}
set a(0-3389) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#45 TYPE ASSIGN PAR 0-3085 XREFS 5479 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3564 {}}} SUCCS {{258 0 0-3393 {}} {130 0 0-3506 {}} {256 0 0-3564 {}}} CYCLES {}}
set a(0-3390) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#46 TYPE ASSIGN PAR 0-3085 XREFS 5480 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3564 {}}} SUCCS {{258 0 0-3392 {}} {130 0 0-3506 {}} {256 0 0-3564 {}}} CYCLES {}}
set a(0-3391) {NAME not#219 TYPE NOT PAR 0-3085 XREFS 5481 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3392 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3392) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#17 TYPE AND PAR 0-3085 XREFS 5482 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3390 {}} {259 0 0-3391 {}}} SUCCS {{259 0 0-3393 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3393) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#60 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5483 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3389 {}} {259 0 0-3392 {}}} SUCCS {{258 0 0-3395 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3394) {NAME copy_x#3:asn#78 TYPE ASSIGN PAR 0-3085 XREFS 5484 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3395 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3395) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#30 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5485 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3393 {}} {258 0 0-3388 {}} {259 0 0-3394 {}}} SUCCS {{259 0 0-3396 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3396) {NAME copy_x#3:asn#79 TYPE ASSIGN PAR 0-3085 XREFS 5486 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3396 {}} {772 0 0-3563 {}} {259 0 0-3395 {}}} SUCCS {{772 0 0-3396 {}} {130 0 0-3506 {}} {258 0 0-3563 {}}} CYCLES {}}
set a(0-3397) {NAME copy_x#3:asn#80 TYPE ASSIGN PAR 0-3085 XREFS 5487 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3566 {}}} SUCCS {{258 0 0-3404 {}} {130 0 0-3506 {}} {256 0 0-3566 {}}} CYCLES {}}
set a(0-3398) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#47 TYPE ASSIGN PAR 0-3085 XREFS 5488 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3566 {}}} SUCCS {{258 0 0-3402 {}} {130 0 0-3506 {}} {256 0 0-3566 {}}} CYCLES {}}
set a(0-3399) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#48 TYPE ASSIGN PAR 0-3085 XREFS 5489 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3566 {}}} SUCCS {{258 0 0-3401 {}} {130 0 0-3506 {}} {256 0 0-3566 {}}} CYCLES {}}
set a(0-3400) {NAME not#220 TYPE NOT PAR 0-3085 XREFS 5490 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3401 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3401) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#18 TYPE AND PAR 0-3085 XREFS 5491 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3399 {}} {259 0 0-3400 {}}} SUCCS {{259 0 0-3402 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3402) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#61 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5492 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3398 {}} {259 0 0-3401 {}}} SUCCS {{258 0 0-3404 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3403) {NAME copy_x#3:asn#81 TYPE ASSIGN PAR 0-3085 XREFS 5493 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3404 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3404) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#31 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5494 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3402 {}} {258 0 0-3397 {}} {259 0 0-3403 {}}} SUCCS {{259 0 0-3405 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3405) {NAME copy_x#3:asn#82 TYPE ASSIGN PAR 0-3085 XREFS 5495 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3405 {}} {772 0 0-3565 {}} {259 0 0-3404 {}}} SUCCS {{772 0 0-3405 {}} {130 0 0-3506 {}} {258 0 0-3565 {}}} CYCLES {}}
set a(0-3406) {NAME copy_x#3:asn#83 TYPE ASSIGN PAR 0-3085 XREFS 5496 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3568 {}}} SUCCS {{258 0 0-3413 {}} {130 0 0-3506 {}} {256 0 0-3568 {}}} CYCLES {}}
set a(0-3407) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#49 TYPE ASSIGN PAR 0-3085 XREFS 5497 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3568 {}}} SUCCS {{258 0 0-3411 {}} {130 0 0-3506 {}} {256 0 0-3568 {}}} CYCLES {}}
set a(0-3408) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#50 TYPE ASSIGN PAR 0-3085 XREFS 5498 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3568 {}}} SUCCS {{258 0 0-3410 {}} {130 0 0-3506 {}} {256 0 0-3568 {}}} CYCLES {}}
set a(0-3409) {NAME not#221 TYPE NOT PAR 0-3085 XREFS 5499 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3410 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3410) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#19 TYPE AND PAR 0-3085 XREFS 5500 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3408 {}} {259 0 0-3409 {}}} SUCCS {{259 0 0-3411 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3411) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#62 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5501 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3407 {}} {259 0 0-3410 {}}} SUCCS {{258 0 0-3413 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3412) {NAME copy_x#3:asn#84 TYPE ASSIGN PAR 0-3085 XREFS 5502 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3413 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3413) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#32 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5503 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3411 {}} {258 0 0-3406 {}} {259 0 0-3412 {}}} SUCCS {{259 0 0-3414 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3414) {NAME copy_x#3:asn#85 TYPE ASSIGN PAR 0-3085 XREFS 5504 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3414 {}} {772 0 0-3567 {}} {259 0 0-3413 {}}} SUCCS {{772 0 0-3414 {}} {130 0 0-3506 {}} {258 0 0-3567 {}}} CYCLES {}}
set a(0-3415) {NAME copy_x#3:asn#86 TYPE ASSIGN PAR 0-3085 XREFS 5505 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3570 {}}} SUCCS {{258 0 0-3422 {}} {130 0 0-3506 {}} {256 0 0-3570 {}}} CYCLES {}}
set a(0-3416) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#51 TYPE ASSIGN PAR 0-3085 XREFS 5506 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3570 {}}} SUCCS {{258 0 0-3420 {}} {130 0 0-3506 {}} {256 0 0-3570 {}}} CYCLES {}}
set a(0-3417) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#52 TYPE ASSIGN PAR 0-3085 XREFS 5507 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3570 {}}} SUCCS {{258 0 0-3419 {}} {130 0 0-3506 {}} {256 0 0-3570 {}}} CYCLES {}}
set a(0-3418) {NAME not#222 TYPE NOT PAR 0-3085 XREFS 5508 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3419 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3419) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#20 TYPE AND PAR 0-3085 XREFS 5509 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3417 {}} {259 0 0-3418 {}}} SUCCS {{259 0 0-3420 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3420) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#63 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5510 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3416 {}} {259 0 0-3419 {}}} SUCCS {{258 0 0-3422 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3421) {NAME copy_x#3:asn#87 TYPE ASSIGN PAR 0-3085 XREFS 5511 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3422 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3422) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#33 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5512 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3420 {}} {258 0 0-3415 {}} {259 0 0-3421 {}}} SUCCS {{259 0 0-3423 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3423) {NAME copy_x#3:asn#88 TYPE ASSIGN PAR 0-3085 XREFS 5513 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3423 {}} {772 0 0-3569 {}} {259 0 0-3422 {}}} SUCCS {{772 0 0-3423 {}} {130 0 0-3506 {}} {258 0 0-3569 {}}} CYCLES {}}
set a(0-3424) {NAME copy_x#3:asn#89 TYPE ASSIGN PAR 0-3085 XREFS 5514 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3572 {}}} SUCCS {{258 0 0-3431 {}} {130 0 0-3506 {}} {256 0 0-3572 {}}} CYCLES {}}
set a(0-3425) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#53 TYPE ASSIGN PAR 0-3085 XREFS 5515 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3572 {}}} SUCCS {{258 0 0-3429 {}} {130 0 0-3506 {}} {256 0 0-3572 {}}} CYCLES {}}
set a(0-3426) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#54 TYPE ASSIGN PAR 0-3085 XREFS 5516 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3572 {}}} SUCCS {{258 0 0-3428 {}} {130 0 0-3506 {}} {256 0 0-3572 {}}} CYCLES {}}
set a(0-3427) {NAME not#223 TYPE NOT PAR 0-3085 XREFS 5517 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3428 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3428) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#21 TYPE AND PAR 0-3085 XREFS 5518 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3426 {}} {259 0 0-3427 {}}} SUCCS {{259 0 0-3429 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3429) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#64 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5519 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3425 {}} {259 0 0-3428 {}}} SUCCS {{258 0 0-3431 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3430) {NAME copy_x#3:asn#90 TYPE ASSIGN PAR 0-3085 XREFS 5520 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3431 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3431) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#34 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5521 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3429 {}} {258 0 0-3424 {}} {259 0 0-3430 {}}} SUCCS {{259 0 0-3432 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3432) {NAME copy_x#3:asn#91 TYPE ASSIGN PAR 0-3085 XREFS 5522 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3432 {}} {772 0 0-3571 {}} {259 0 0-3431 {}}} SUCCS {{772 0 0-3432 {}} {130 0 0-3506 {}} {258 0 0-3571 {}}} CYCLES {}}
set a(0-3433) {NAME copy_x#3:asn#92 TYPE ASSIGN PAR 0-3085 XREFS 5523 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3574 {}}} SUCCS {{258 0 0-3440 {}} {130 0 0-3506 {}} {256 0 0-3574 {}}} CYCLES {}}
set a(0-3434) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#55 TYPE ASSIGN PAR 0-3085 XREFS 5524 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3574 {}}} SUCCS {{258 0 0-3438 {}} {130 0 0-3506 {}} {256 0 0-3574 {}}} CYCLES {}}
set a(0-3435) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#56 TYPE ASSIGN PAR 0-3085 XREFS 5525 LOC {0 0.999999988 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3574 {}}} SUCCS {{258 0 0-3437 {}} {130 0 0-3506 {}} {256 0 0-3574 {}}} CYCLES {}}
set a(0-3436) {NAME not#224 TYPE NOT PAR 0-3085 XREFS 5526 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}}} SUCCS {{259 0 0-3437 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3437) {NAME inv_wave.Mn_Inv_Wave_Fct:for:and#22 TYPE AND PAR 0-3085 XREFS 5527 LOC {1 0.16289997665159991 1 0.9270999877084 1 0.9270999877084 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {258 0 0-3435 {}} {259 0 0-3436 {}}} SUCCS {{259 0 0-3438 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3438) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#65 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5528 LOC {1 0.16289997665159991 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3434 {}} {259 0 0-3437 {}}} SUCCS {{258 0 0-3440 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3439) {NAME copy_x#3:asn#93 TYPE ASSIGN PAR 0-3085 XREFS 5529 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3440 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3440) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#35 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5530 LOC {1 0.1676999766707999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3438 {}} {258 0 0-3433 {}} {259 0 0-3439 {}}} SUCCS {{259 0 0-3441 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3441) {NAME copy_x#3:asn#94 TYPE ASSIGN PAR 0-3085 XREFS 5531 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3441 {}} {772 0 0-3573 {}} {259 0 0-3440 {}}} SUCCS {{772 0 0-3441 {}} {130 0 0-3506 {}} {258 0 0-3573 {}}} CYCLES {}}
set a(0-3442) {NAME copy_x#3:asn#95 TYPE ASSIGN PAR 0-3085 XREFS 5532 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3576 {}}} SUCCS {{258 0 0-3449 {}} {130 0 0-3506 {}} {256 0 0-3576 {}}} CYCLES {}}
set a(0-3443) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#57 TYPE ASSIGN PAR 0-3085 XREFS 5533 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3576 {}}} SUCCS {{258 0 0-3447 {}} {130 0 0-3506 {}} {256 0 0-3576 {}}} CYCLES {}}
set a(0-3444) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#58 TYPE ASSIGN PAR 0-3085 XREFS 5534 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3574 {}}} SUCCS {{258 0 0-3446 {}} {130 0 0-3506 {}} {256 0 0-3574 {}}} CYCLES {}}
set a(0-3445) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#59 TYPE ASSIGN PAR 0-3085 XREFS 5535 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3576 {}}} SUCCS {{259 0 0-3446 {}} {130 0 0-3506 {}} {256 0 0-3576 {}}} CYCLES {}}
set a(0-3446) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#29 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5536 LOC {1 0.16289997665159991 1 0.9855999879423999 1 0.9855999879423999 1 0.9903999579615997 1 0.9903999579615997} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}} {258 0 0-3444 {}} {259 0 0-3445 {}}} SUCCS {{259 0 0-3447 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3447) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#66 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5537 LOC {1 0.1676999766707999 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3443 {}} {259 0 0-3446 {}}} SUCCS {{258 0 0-3449 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3448) {NAME copy_x#3:asn#96 TYPE ASSIGN PAR 0-3085 XREFS 5538 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3449 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3449) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#36 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5539 LOC {1 0.1724999766899999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3447 {}} {258 0 0-3442 {}} {259 0 0-3448 {}}} SUCCS {{259 0 0-3450 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3450) {NAME copy_x#3:asn#97 TYPE ASSIGN PAR 0-3085 XREFS 5540 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3450 {}} {772 0 0-3575 {}} {259 0 0-3449 {}}} SUCCS {{772 0 0-3450 {}} {130 0 0-3506 {}} {258 0 0-3575 {}}} CYCLES {}}
set a(0-3451) {NAME copy_x#3:asn#98 TYPE ASSIGN PAR 0-3085 XREFS 5541 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3578 {}}} SUCCS {{258 0 0-3458 {}} {130 0 0-3506 {}} {256 0 0-3578 {}}} CYCLES {}}
set a(0-3452) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#60 TYPE ASSIGN PAR 0-3085 XREFS 5542 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3578 {}}} SUCCS {{258 0 0-3456 {}} {130 0 0-3506 {}} {256 0 0-3578 {}}} CYCLES {}}
set a(0-3453) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#61 TYPE ASSIGN PAR 0-3085 XREFS 5543 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3576 {}}} SUCCS {{258 0 0-3455 {}} {130 0 0-3506 {}} {256 0 0-3576 {}}} CYCLES {}}
set a(0-3454) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#62 TYPE ASSIGN PAR 0-3085 XREFS 5544 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3578 {}}} SUCCS {{259 0 0-3455 {}} {130 0 0-3506 {}} {256 0 0-3578 {}}} CYCLES {}}
set a(0-3455) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#30 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5545 LOC {1 0.16289997665159991 1 0.9855999879423999 1 0.9855999879423999 1 0.9903999579615997 1 0.9903999579615997} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}} {258 0 0-3453 {}} {259 0 0-3454 {}}} SUCCS {{259 0 0-3456 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3456) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#67 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5546 LOC {1 0.1676999766707999 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3452 {}} {259 0 0-3455 {}}} SUCCS {{258 0 0-3458 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3457) {NAME copy_x#3:asn#99 TYPE ASSIGN PAR 0-3085 XREFS 5547 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3458 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3458) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#37 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5548 LOC {1 0.1724999766899999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3456 {}} {258 0 0-3451 {}} {259 0 0-3457 {}}} SUCCS {{259 0 0-3459 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3459) {NAME copy_x#3:asn#100 TYPE ASSIGN PAR 0-3085 XREFS 5549 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3459 {}} {772 0 0-3577 {}} {259 0 0-3458 {}}} SUCCS {{772 0 0-3459 {}} {130 0 0-3506 {}} {258 0 0-3577 {}}} CYCLES {}}
set a(0-3460) {NAME copy_x#3:asn#101 TYPE ASSIGN PAR 0-3085 XREFS 5550 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3580 {}}} SUCCS {{258 0 0-3467 {}} {130 0 0-3506 {}} {256 0 0-3580 {}}} CYCLES {}}
set a(0-3461) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#63 TYPE ASSIGN PAR 0-3085 XREFS 5551 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3580 {}}} SUCCS {{258 0 0-3465 {}} {130 0 0-3506 {}} {256 0 0-3580 {}}} CYCLES {}}
set a(0-3462) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#64 TYPE ASSIGN PAR 0-3085 XREFS 5552 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3578 {}}} SUCCS {{258 0 0-3464 {}} {130 0 0-3506 {}} {256 0 0-3578 {}}} CYCLES {}}
set a(0-3463) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#65 TYPE ASSIGN PAR 0-3085 XREFS 5553 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3580 {}}} SUCCS {{259 0 0-3464 {}} {130 0 0-3506 {}} {256 0 0-3580 {}}} CYCLES {}}
set a(0-3464) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#31 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5554 LOC {1 0.16289997665159991 1 0.9855999879423999 1 0.9855999879423999 1 0.9903999579615997 1 0.9903999579615997} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}} {258 0 0-3462 {}} {259 0 0-3463 {}}} SUCCS {{259 0 0-3465 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3465) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#68 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5555 LOC {1 0.1676999766707999 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3461 {}} {259 0 0-3464 {}}} SUCCS {{258 0 0-3467 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3466) {NAME copy_x#3:asn#102 TYPE ASSIGN PAR 0-3085 XREFS 5556 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3467 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3467) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#38 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5557 LOC {1 0.1724999766899999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3465 {}} {258 0 0-3460 {}} {259 0 0-3466 {}}} SUCCS {{259 0 0-3468 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3468) {NAME copy_x#3:asn#103 TYPE ASSIGN PAR 0-3085 XREFS 5558 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3468 {}} {772 0 0-3579 {}} {259 0 0-3467 {}}} SUCCS {{772 0 0-3468 {}} {130 0 0-3506 {}} {258 0 0-3579 {}}} CYCLES {}}
set a(0-3469) {NAME copy_x#3:asn#104 TYPE ASSIGN PAR 0-3085 XREFS 5559 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3582 {}}} SUCCS {{258 0 0-3476 {}} {130 0 0-3506 {}} {256 0 0-3582 {}}} CYCLES {}}
set a(0-3470) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#66 TYPE ASSIGN PAR 0-3085 XREFS 5560 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3582 {}}} SUCCS {{258 0 0-3474 {}} {130 0 0-3506 {}} {256 0 0-3582 {}}} CYCLES {}}
set a(0-3471) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#67 TYPE ASSIGN PAR 0-3085 XREFS 5561 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3580 {}}} SUCCS {{258 0 0-3473 {}} {130 0 0-3506 {}} {256 0 0-3580 {}}} CYCLES {}}
set a(0-3472) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#68 TYPE ASSIGN PAR 0-3085 XREFS 5562 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3582 {}}} SUCCS {{259 0 0-3473 {}} {130 0 0-3506 {}} {256 0 0-3582 {}}} CYCLES {}}
set a(0-3473) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#32 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5563 LOC {1 0.16289997665159991 1 0.9855999879423999 1 0.9855999879423999 1 0.9903999579615997 1 0.9903999579615997} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}} {258 0 0-3471 {}} {259 0 0-3472 {}}} SUCCS {{259 0 0-3474 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3474) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#69 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5564 LOC {1 0.1676999766707999 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3470 {}} {259 0 0-3473 {}}} SUCCS {{258 0 0-3476 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3475) {NAME copy_x#3:asn#105 TYPE ASSIGN PAR 0-3085 XREFS 5565 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3476 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3476) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#39 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5566 LOC {1 0.1724999766899999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3474 {}} {258 0 0-3469 {}} {259 0 0-3475 {}}} SUCCS {{259 0 0-3477 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3477) {NAME copy_x#3:asn#106 TYPE ASSIGN PAR 0-3085 XREFS 5567 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3477 {}} {772 0 0-3581 {}} {259 0 0-3476 {}}} SUCCS {{772 0 0-3477 {}} {130 0 0-3506 {}} {258 0 0-3581 {}}} CYCLES {}}
set a(0-3478) {NAME copy_x#3:asn#107 TYPE ASSIGN PAR 0-3085 XREFS 5568 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3584 {}}} SUCCS {{258 0 0-3485 {}} {130 0 0-3506 {}} {256 0 0-3584 {}}} CYCLES {}}
set a(0-3479) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#69 TYPE ASSIGN PAR 0-3085 XREFS 5569 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3584 {}}} SUCCS {{258 0 0-3483 {}} {130 0 0-3506 {}} {256 0 0-3584 {}}} CYCLES {}}
set a(0-3480) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#70 TYPE ASSIGN PAR 0-3085 XREFS 5570 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3582 {}}} SUCCS {{258 0 0-3482 {}} {130 0 0-3506 {}} {256 0 0-3582 {}}} CYCLES {}}
set a(0-3481) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#71 TYPE ASSIGN PAR 0-3085 XREFS 5571 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3584 {}}} SUCCS {{259 0 0-3482 {}} {130 0 0-3506 {}} {256 0 0-3584 {}}} CYCLES {}}
set a(0-3482) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#33 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5572 LOC {1 0.16289997665159991 1 0.9855999879423999 1 0.9855999879423999 1 0.9903999579615997 1 0.9903999579615997} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}} {258 0 0-3480 {}} {259 0 0-3481 {}}} SUCCS {{259 0 0-3483 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3483) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#70 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5573 LOC {1 0.1676999766707999 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3479 {}} {259 0 0-3482 {}}} SUCCS {{258 0 0-3485 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3484) {NAME copy_x#3:asn#108 TYPE ASSIGN PAR 0-3085 XREFS 5574 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3485 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3485) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#40 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5575 LOC {1 0.1724999766899999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3483 {}} {258 0 0-3478 {}} {259 0 0-3484 {}}} SUCCS {{259 0 0-3486 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3486) {NAME copy_x#3:asn#109 TYPE ASSIGN PAR 0-3085 XREFS 5576 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3486 {}} {772 0 0-3583 {}} {259 0 0-3485 {}}} SUCCS {{772 0 0-3486 {}} {130 0 0-3506 {}} {258 0 0-3583 {}}} CYCLES {}}
set a(0-3487) {NAME copy_x#3:asn#110 TYPE ASSIGN PAR 0-3085 XREFS 5577 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3586 {}}} SUCCS {{258 0 0-3494 {}} {130 0 0-3506 {}} {256 0 0-3586 {}}} CYCLES {}}
set a(0-3488) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#72 TYPE ASSIGN PAR 0-3085 XREFS 5578 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3586 {}}} SUCCS {{258 0 0-3492 {}} {130 0 0-3506 {}} {256 0 0-3586 {}}} CYCLES {}}
set a(0-3489) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#73 TYPE ASSIGN PAR 0-3085 XREFS 5579 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3584 {}}} SUCCS {{258 0 0-3491 {}} {130 0 0-3506 {}} {256 0 0-3584 {}}} CYCLES {}}
set a(0-3490) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#74 TYPE ASSIGN PAR 0-3085 XREFS 5580 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3586 {}}} SUCCS {{259 0 0-3491 {}} {130 0 0-3506 {}} {256 0 0-3586 {}}} CYCLES {}}
set a(0-3491) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#34 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5581 LOC {1 0.16289997665159991 1 0.9855999879423999 1 0.9855999879423999 1 0.9903999579615997 1 0.9903999579615997} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}} {258 0 0-3489 {}} {259 0 0-3490 {}}} SUCCS {{259 0 0-3492 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3492) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#71 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5582 LOC {1 0.1676999766707999 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3488 {}} {259 0 0-3491 {}}} SUCCS {{258 0 0-3494 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3493) {NAME copy_x#3:asn#111 TYPE ASSIGN PAR 0-3085 XREFS 5583 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3494 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3494) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#41 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5584 LOC {1 0.1724999766899999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3492 {}} {258 0 0-3487 {}} {259 0 0-3493 {}}} SUCCS {{259 0 0-3495 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3495) {NAME copy_x#3:asn#112 TYPE ASSIGN PAR 0-3085 XREFS 5585 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3495 {}} {772 0 0-3585 {}} {259 0 0-3494 {}}} SUCCS {{772 0 0-3495 {}} {130 0 0-3506 {}} {258 0 0-3585 {}}} CYCLES {}}
set a(0-3496) {NAME copy_x#3:asn#113 TYPE ASSIGN PAR 0-3085 XREFS 5586 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3588 {}}} SUCCS {{258 0 0-3503 {}} {130 0 0-3506 {}} {256 0 0-3588 {}}} CYCLES {}}
set a(0-3497) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#75 TYPE ASSIGN PAR 0-3085 XREFS 5587 LOC {0 0.999999988 1 0.9903999879616 1 0.9903999879616 1 0.9903999879616} PREDS {{130 0 0-3098 {}} {774 0 0-3588 {}}} SUCCS {{258 0 0-3501 {}} {130 0 0-3506 {}} {256 0 0-3588 {}}} CYCLES {}}
set a(0-3498) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#76 TYPE ASSIGN PAR 0-3085 XREFS 5588 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3586 {}}} SUCCS {{258 0 0-3500 {}} {130 0 0-3506 {}} {256 0 0-3586 {}}} CYCLES {}}
set a(0-3499) {NAME inv_wave.Mn_Inv_Wave_Fct:for:asn#77 TYPE ASSIGN PAR 0-3085 XREFS 5589 LOC {0 0.999999988 1 0.9855999879423999 1 0.9855999879423999 1 0.9855999879423999} PREDS {{130 0 0-3098 {}} {774 0 0-3588 {}}} SUCCS {{259 0 0-3500 {}} {130 0 0-3506 {}} {256 0 0-3588 {}}} CYCLES {}}
set a(0-3500) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#35 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5590 LOC {1 0.16289997665159991 1 0.9855999879423999 1 0.9855999879423999 1 0.9903999579615997 1 0.9903999579615997} PREDS {{130 0 0-3098 {}} {258 0 0-3086 {}} {258 0 0-3170 {}} {258 0 0-3498 {}} {259 0 0-3499 {}}} SUCCS {{259 0 0-3501 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3501) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for:mux#72 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5591 LOC {1 0.1676999766707999 1 0.9903999879616 1 0.9903999879616 1 0.9951999579807999 1 0.9951999579807999} PREDS {{130 0 0-3098 {}} {258 0 0-3092 {}} {258 0 0-3142 {}} {258 0 0-3497 {}} {259 0 0-3500 {}}} SUCCS {{258 0 0-3503 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3502) {NAME copy_x#3:asn#114 TYPE ASSIGN PAR 0-3085 XREFS 5592 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{130 0 0-3098 {}} {774 0 0-3522 {}}} SUCCS {{259 0 0-3503 {}} {130 0 0-3506 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3503) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME copy_x#3:mux#42 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5593 LOC {1 0.1724999766899999 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{130 0 0-3098 {}} {258 0 0-3501 {}} {258 0 0-3496 {}} {259 0 0-3502 {}}} SUCCS {{259 0 0-3504 {}} {130 0 0-3506 {}}} CYCLES {}}
set a(0-3504) {NAME copy_x#3:asn#115 TYPE ASSIGN PAR 0-3085 XREFS 5594 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {772 0 0-3504 {}} {772 0 0-3587 {}} {259 0 0-3503 {}}} SUCCS {{772 0 0-3504 {}} {130 0 0-3506 {}} {258 0 0-3587 {}}} CYCLES {}}
set a(0-3505) {NAME copy_x#3:and TYPE AND PAR 0-3085 XREFS 5595 LOC {1 0.09509997638039991 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3098 {}} {258 0 0-3206 {}} {258 0 0-3131 {}}} SUCCS {{259 0 0-3506 {}}} CYCLES {}}
set a(0-3506) {NAME copy_x#3:break(copy_x#3) TYPE TERMINATE PAR 0-3085 XREFS 5596 LOC {1 0.2357999769431999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3181 {}} {130 0 0-3182 {}} {130 0 0-3174 {}} {130 0 0-3175 {}} {130 0 0-3172 {}} {130 0 0-3176 {}} {130 0 0-3177 {}} {130 0 0-3178 {}} {130 0 0-3179 {}} {130 0 0-3151 {}} {130 0 0-3152 {}} {130 0 0-3153 {}} {130 0 0-3154 {}} {130 0 0-3155 {}} {130 0 0-3156 {}} {130 0 0-3157 {}} {130 0 0-3158 {}} {130 0 0-3159 {}} {130 0 0-3160 {}} {130 0 0-3161 {}} {130 0 0-3162 {}} {130 0 0-3163 {}} {130 0 0-3164 {}} {130 0 0-3165 {}} {130 0 0-3166 {}} {130 0 0-3167 {}} {130 0 0-3168 {}} {130 0 0-3169 {}} {130 0 0-3095 {}} {130 0 0-3122 {}} {130 0 0-3123 {}} {130 0 0-3124 {}} {130 0 0-3125 {}} {130 0 0-3126 {}} {130 0 0-3127 {}} {130 0 0-3128 {}} {130 0 0-3129 {}} {130 0 0-3130 {}} {130 0 0-3131 {}} {130 0 0-3132 {}} {130 0 0-3134 {}} {130 0 0-3135 {}} {130 0 0-3136 {}} {130 0 0-3137 {}} {130 0 0-3138 {}} {130 0 0-3139 {}} {130 0 0-3140 {}} {130 0 0-3141 {}} {130 0 0-3142 {}} {130 0 0-3144 {}} {130 0 0-3145 {}} {130 0 0-3146 {}} {130 0 0-3147 {}} {130 0 0-3148 {}} {130 0 0-3149 {}} {130 0 0-3170 {}} {130 0 0-3183 {}} {130 0 0-3184 {}} {130 0 0-3185 {}} {130 0 0-3186 {}} {130 0 0-3187 {}} {130 0 0-3188 {}} {130 0 0-3189 {}} {130 0 0-3190 {}} {130 0 0-3191 {}} {130 0 0-3192 {}} {130 0 0-3193 {}} {130 0 0-3194 {}} {130 0 0-3195 {}} {130 0 0-3196 {}} {130 0 0-3197 {}} {130 0 0-3198 {}} {130 0 0-3199 {}} {130 0 0-3200 {}} {130 0 0-3201 {}} {130 0 0-3202 {}} {130 0 0-3203 {}} {130 0 0-3204 {}} {130 0 0-3205 {}} {130 0 0-3206 {}} {130 0 0-3207 {}} {130 0 0-3208 {}} {130 0 0-3209 {}} {130 0 0-3210 {}} {130 0 0-3211 {}} {130 0 0-3212 {}} {130 0 0-3213 {}} {130 0 0-3214 {}} {130 0 0-3215 {}} {130 0 0-3216 {}} {130 0 0-3217 {}} {130 0 0-3218 {}} {130 0 0-3219 {}} {130 0 0-3220 {}} {130 0 0-3221 {}} {130 0 0-3222 {}} {130 0 0-3223 {}} {130 0 0-3224 {}} {130 0 0-3225 {}} {130 0 0-3226 {}} {130 0 0-3227 {}} {130 0 0-3228 {}} {130 0 0-3229 {}} {130 0 0-3230 {}} {130 0 0-3231 {}} {130 0 0-3232 {}} {130 0 0-3233 {}} {130 0 0-3234 {}} {130 0 0-3235 {}} {130 0 0-3236 {}} {130 0 0-3237 {}} {130 0 0-3238 {}} {130 0 0-3239 {}} {130 0 0-3240 {}} {130 0 0-3241 {}} {130 0 0-3242 {}} {130 0 0-3243 {}} {130 0 0-3244 {}} {130 0 0-3245 {}} {130 0 0-3246 {}} {130 0 0-3247 {}} {130 0 0-3248 {}} {130 0 0-3249 {}} {130 0 0-3250 {}} {130 0 0-3251 {}} {130 0 0-3252 {}} {130 0 0-3253 {}} {130 0 0-3254 {}} {130 0 0-3255 {}} {130 0 0-3256 {}} {130 0 0-3257 {}} {130 0 0-3258 {}} {130 0 0-3259 {}} {130 0 0-3260 {}} {130 0 0-3261 {}} {130 0 0-3262 {}} {130 0 0-3263 {}} {130 0 0-3264 {}} {130 0 0-3265 {}} {130 0 0-3266 {}} {130 0 0-3267 {}} {130 0 0-3268 {}} {130 0 0-3269 {}} {130 0 0-3270 {}} {130 0 0-3271 {}} {130 0 0-3272 {}} {130 0 0-3273 {}} {130 0 0-3274 {}} {130 0 0-3275 {}} {130 0 0-3276 {}} {130 0 0-3277 {}} {130 0 0-3278 {}} {130 0 0-3279 {}} {130 0 0-3280 {}} {130 0 0-3281 {}} {130 0 0-3282 {}} {130 0 0-3283 {}} {130 0 0-3284 {}} {130 0 0-3285 {}} {130 0 0-3286 {}} {130 0 0-3287 {}} {130 0 0-3288 {}} {130 0 0-3289 {}} {130 0 0-3290 {}} {130 0 0-3291 {}} {130 0 0-3292 {}} {130 0 0-3293 {}} {130 0 0-3294 {}} {130 0 0-3295 {}} {130 0 0-3296 {}} {130 0 0-3297 {}} {130 0 0-3298 {}} {130 0 0-3299 {}} {130 0 0-3300 {}} {130 0 0-3301 {}} {130 0 0-3302 {}} {130 0 0-3303 {}} {130 0 0-3304 {}} {130 0 0-3305 {}} {130 0 0-3306 {}} {130 0 0-3307 {}} {130 0 0-3308 {}} {130 0 0-3309 {}} {130 0 0-3310 {}} {130 0 0-3311 {}} {130 0 0-3312 {}} {130 0 0-3313 {}} {130 0 0-3314 {}} {130 0 0-3315 {}} {130 0 0-3316 {}} {130 0 0-3317 {}} {130 0 0-3318 {}} {130 0 0-3319 {}} {130 0 0-3320 {}} {130 0 0-3321 {}} {130 0 0-3322 {}} {130 0 0-3323 {}} {130 0 0-3324 {}} {130 0 0-3325 {}} {130 0 0-3326 {}} {130 0 0-3327 {}} {130 0 0-3328 {}} {130 0 0-3329 {}} {130 0 0-3330 {}} {130 0 0-3331 {}} {130 0 0-3332 {}} {130 0 0-3333 {}} {130 0 0-3334 {}} {130 0 0-3335 {}} {130 0 0-3336 {}} {130 0 0-3337 {}} {130 0 0-3338 {}} {130 0 0-3339 {}} {130 0 0-3340 {}} {130 0 0-3341 {}} {130 0 0-3342 {}} {130 0 0-3343 {}} {130 0 0-3344 {}} {130 0 0-3345 {}} {130 0 0-3346 {}} {130 0 0-3347 {}} {130 0 0-3348 {}} {130 0 0-3349 {}} {130 0 0-3350 {}} {130 0 0-3351 {}} {130 0 0-3352 {}} {130 0 0-3353 {}} {130 0 0-3354 {}} {130 0 0-3355 {}} {130 0 0-3356 {}} {130 0 0-3357 {}} {130 0 0-3358 {}} {130 0 0-3359 {}} {130 0 0-3360 {}} {130 0 0-3361 {}} {130 0 0-3362 {}} {130 0 0-3363 {}} {130 0 0-3364 {}} {130 0 0-3365 {}} {130 0 0-3366 {}} {130 0 0-3367 {}} {130 0 0-3368 {}} {130 0 0-3369 {}} {130 0 0-3370 {}} {130 0 0-3371 {}} {130 0 0-3372 {}} {130 0 0-3373 {}} {130 0 0-3374 {}} {130 0 0-3375 {}} {130 0 0-3376 {}} {130 0 0-3377 {}} {130 0 0-3378 {}} {130 0 0-3379 {}} {130 0 0-3380 {}} {130 0 0-3381 {}} {130 0 0-3382 {}} {130 0 0-3383 {}} {130 0 0-3384 {}} {130 0 0-3385 {}} {130 0 0-3386 {}} {130 0 0-3387 {}} {130 0 0-3388 {}} {130 0 0-3389 {}} {130 0 0-3390 {}} {130 0 0-3391 {}} {130 0 0-3392 {}} {130 0 0-3393 {}} {130 0 0-3394 {}} {130 0 0-3395 {}} {130 0 0-3396 {}} {130 0 0-3397 {}} {130 0 0-3398 {}} {130 0 0-3399 {}} {130 0 0-3400 {}} {130 0 0-3401 {}} {130 0 0-3402 {}} {130 0 0-3403 {}} {130 0 0-3404 {}} {130 0 0-3405 {}} {130 0 0-3406 {}} {130 0 0-3407 {}} {130 0 0-3408 {}} {130 0 0-3409 {}} {130 0 0-3410 {}} {130 0 0-3411 {}} {130 0 0-3412 {}} {130 0 0-3413 {}} {130 0 0-3414 {}} {130 0 0-3415 {}} {130 0 0-3416 {}} {130 0 0-3417 {}} {130 0 0-3418 {}} {130 0 0-3419 {}} {130 0 0-3420 {}} {130 0 0-3421 {}} {130 0 0-3422 {}} {130 0 0-3423 {}} {130 0 0-3424 {}} {130 0 0-3425 {}} {130 0 0-3426 {}} {130 0 0-3427 {}} {130 0 0-3428 {}} {130 0 0-3429 {}} {130 0 0-3430 {}} {130 0 0-3431 {}} {130 0 0-3432 {}} {130 0 0-3433 {}} {130 0 0-3434 {}} {130 0 0-3435 {}} {130 0 0-3436 {}} {130 0 0-3437 {}} {130 0 0-3438 {}} {130 0 0-3439 {}} {130 0 0-3440 {}} {130 0 0-3441 {}} {130 0 0-3442 {}} {130 0 0-3443 {}} {130 0 0-3444 {}} {130 0 0-3445 {}} {130 0 0-3446 {}} {130 0 0-3447 {}} {130 0 0-3448 {}} {130 0 0-3449 {}} {130 0 0-3450 {}} {130 0 0-3451 {}} {130 0 0-3452 {}} {130 0 0-3453 {}} {130 0 0-3454 {}} {130 0 0-3455 {}} {130 0 0-3456 {}} {130 0 0-3457 {}} {130 0 0-3458 {}} {130 0 0-3459 {}} {130 0 0-3460 {}} {130 0 0-3461 {}} {130 0 0-3462 {}} {130 0 0-3463 {}} {130 0 0-3464 {}} {130 0 0-3465 {}} {130 0 0-3466 {}} {130 0 0-3467 {}} {130 0 0-3468 {}} {130 0 0-3469 {}} {130 0 0-3470 {}} {130 0 0-3471 {}} {130 0 0-3472 {}} {130 0 0-3473 {}} {130 0 0-3474 {}} {130 0 0-3475 {}} {130 0 0-3476 {}} {130 0 0-3477 {}} {130 0 0-3478 {}} {130 0 0-3479 {}} {130 0 0-3480 {}} {130 0 0-3481 {}} {130 0 0-3482 {}} {130 0 0-3483 {}} {130 0 0-3484 {}} {130 0 0-3485 {}} {130 0 0-3486 {}} {130 0 0-3487 {}} {130 0 0-3488 {}} {130 0 0-3489 {}} {130 0 0-3490 {}} {130 0 0-3491 {}} {130 0 0-3492 {}} {130 0 0-3493 {}} {130 0 0-3494 {}} {130 0 0-3495 {}} {130 0 0-3496 {}} {130 0 0-3497 {}} {130 0 0-3498 {}} {130 0 0-3499 {}} {130 0 0-3500 {}} {130 0 0-3501 {}} {130 0 0-3502 {}} {130 0 0-3503 {}} {130 0 0-3504 {}} {130 0 0-3098 {}} {259 0 0-3505 {}}} SUCCS {{129 0 0-3507 {}} {128 0 0-3509 {}} {128 0 0-3511 {}} {128 0 0-3516 {}} {128 0 0-3520 {}} {128 0 0-3521 {}} {128 0 0-3522 {}} {128 0 0-3524 {}} {128 0 0-3526 {}} {128 0 0-3528 {}} {128 0 0-3530 {}} {128 0 0-3532 {}} {128 0 0-3534 {}} {128 0 0-3536 {}} {128 0 0-3538 {}} {128 0 0-3540 {}} {128 0 0-3542 {}} {128 0 0-3544 {}} {128 0 0-3546 {}} {128 0 0-3548 {}} {128 0 0-3550 {}} {128 0 0-3552 {}} {128 0 0-3554 {}} {128 0 0-3556 {}} {128 0 0-3558 {}} {128 0 0-3560 {}} {128 0 0-3562 {}} {128 0 0-3564 {}} {128 0 0-3566 {}} {128 0 0-3568 {}} {128 0 0-3570 {}} {128 0 0-3572 {}} {128 0 0-3574 {}} {128 0 0-3576 {}} {128 0 0-3578 {}} {128 0 0-3580 {}} {128 0 0-3582 {}} {128 0 0-3584 {}} {128 0 0-3586 {}} {128 0 0-3588 {}}} CYCLES {}}
set a(0-3507) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:nbLevels.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1676999766707999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{772 0 0-3507 {}} {256 0 0-3136 {}} {256 0 0-3185 {}} {258 0 0-3189 {}} {129 0 0-3506 {}}} SUCCS {{774 0 0-3136 {}} {774 0 0-3185 {}} {772 0 0-3507 {}}} CYCLES {}}
set a(0-3508) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:himpairs.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.2357999769431999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3196 {}}} SUCCS {{772 0 0-3196 {}} {259 0 0-3509 {}}} CYCLES {}}
set a(0-3509) {NAME asn#1137 TYPE ASSIGN PAR 0-3085 LOC {1 0.2357999769431999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3509 {}} {256 0 0-3174 {}} {256 0 0-3190 {}} {259 0 0-3508 {}}} SUCCS {{774 0 0-3174 {}} {774 0 0-3190 {}} {772 0 0-3509 {}}} CYCLES {}}
set a(0-3510) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wimpairs.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.2357999769431999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3203 {}}} SUCCS {{772 0 0-3203 {}} {259 0 0-3511 {}}} CYCLES {}}
set a(0-3511) {NAME asn#1138 TYPE ASSIGN PAR 0-3085 LOC {1 0.2357999769431999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3511 {}} {256 0 0-3181 {}} {256 0 0-3197 {}} {259 0 0-3510 {}}} SUCCS {{774 0 0-3181 {}} {774 0 0-3197 {}} {772 0 0-3511 {}}} CYCLES {}}
set a(0-3512) {NAME copy_x#3:asn#116 TYPE ASSIGN PAR 0-3085 XREFS 5597 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{774 0 0-3516 {}}} SUCCS {{258 0 0-3515 {}} {256 0 0-3516 {}}} CYCLES {}}
set a(0-3513) {NAME copy_x#3:asn#117 TYPE ASSIGN PAR 0-3085 XREFS 5598 LOC {0 0.999999988 1 0.8331999993328 1 0.8331999993328 1 0.9951999879807999} PREDS {{774 0 0-3522 {}}} SUCCS {{259 0 0-3514 {}} {256 0 0-3522 {}}} CYCLES {}}
set a(0-3514) {NAME copy_x#3:or#2 TYPE OR PAR 0-3085 XREFS 5599 LOC {1 0.06899998827599996 1 0.8331999993328 1 0.8331999993328 1 0.9951999879807999} PREDS {{258 0 0-3092 {}} {258 0 0-3142 {}} {259 0 0-3513 {}}} SUCCS {{259 0 0-3515 {}}} CYCLES {}}
set a(0-3515) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME copy_x#3:mux#8 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5600 LOC {1 0.13709998854839997 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{258 0 0-3087 {}} {258 0 0-3184 {}} {258 0 0-3512 {}} {259 0 0-3514 {}}} SUCCS {{259 0 0-3516 {}}} CYCLES {}}
set a(0-3516) {NAME copy_x#3:asn#118 TYPE ASSIGN PAR 0-3085 XREFS 5601 LOC {1 0.14189998856759997 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3516 {}} {256 0 0-3134 {}} {256 0 0-3183 {}} {256 0 0-3186 {}} {256 0 0-3512 {}} {259 0 0-3515 {}}} SUCCS {{774 0 0-3134 {}} {774 0 0-3183 {}} {774 0 0-3186 {}} {774 0 0-3512 {}} {772 0 0-3516 {}}} CYCLES {}}
set a(0-3517) {NAME copy_x#3:asn#119 TYPE ASSIGN PAR 0-3085 XREFS 5602 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{774 0 0-3520 {}}} SUCCS {{258 0 0-3519 {}} {256 0 0-3520 {}}} CYCLES {}}
set a(0-3518) {NAME copy_x#3:asn#120 TYPE ASSIGN PAR 0-3085 XREFS 5603 LOC {0 0.999999988 1 0.9951999879807999 1 0.9951999879807999 1 0.9951999879807999} PREDS {{774 0 0-3521 {}}} SUCCS {{259 0 0-3519 {}} {256 0 0-3521 {}}} CYCLES {}}
set a(0-3519) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 2 NAME copy_x#3:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3085 XREFS 5604 LOC {1 0.04649998818599996 1 0.9951999879807999 1 0.9951999879807999 1 0.9999999579999997 1 0.9999999579999997} PREDS {{258 0 0-3094 {}} {258 0 0-3123 {}} {258 0 0-3517 {}} {259 0 0-3518 {}}} SUCCS {{259 0 0-3520 {}}} CYCLES {}}
set a(0-3520) {NAME copy_x#3:asn#121 TYPE ASSIGN PAR 0-3085 XREFS 5605 LOC {1 0.05129998820519995 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3520 {}} {256 0 0-3098 {}} {256 0 0-3122 {}} {256 0 0-3517 {}} {259 0 0-3519 {}}} SUCCS {{774 0 0-3098 {}} {774 0 0-3122 {}} {774 0 0-3517 {}} {772 0 0-3520 {}}} CYCLES {}}
set a(0-3521) {NAME asn(exit:copy_x#3.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.09509997638039991 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3521 {}} {256 0 0-3095 {}} {256 0 0-3129 {}} {256 0 0-3130 {}} {256 0 0-3518 {}} {258 0 0-3131 {}}} SUCCS {{774 0 0-3095 {}} {774 0 0-3129 {}} {774 0 0-3130 {}} {774 0 0-3518 {}} {772 0 0-3521 {}}} CYCLES {}}
set a(0-3522) {NAME asn(exit:inv_wave.Mn_Inv_Wave_Fct:for.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.07379998829519994 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3522 {}} {256 0 0-3132 {}} {256 0 0-3187 {}} {256 0 0-3192 {}} {256 0 0-3199 {}} {256 0 0-3204 {}} {256 0 0-3205 {}} {256 0 0-3211 {}} {256 0 0-3223 {}} {256 0 0-3232 {}} {256 0 0-3241 {}} {256 0 0-3250 {}} {256 0 0-3259 {}} {256 0 0-3268 {}} {256 0 0-3277 {}} {256 0 0-3286 {}} {256 0 0-3295 {}} {256 0 0-3304 {}} {256 0 0-3313 {}} {256 0 0-3322 {}} {256 0 0-3331 {}} {256 0 0-3340 {}} {256 0 0-3349 {}} {256 0 0-3358 {}} {256 0 0-3367 {}} {256 0 0-3376 {}} {256 0 0-3385 {}} {256 0 0-3394 {}} {256 0 0-3403 {}} {256 0 0-3412 {}} {256 0 0-3421 {}} {256 0 0-3430 {}} {256 0 0-3439 {}} {256 0 0-3448 {}} {256 0 0-3457 {}} {256 0 0-3466 {}} {256 0 0-3475 {}} {256 0 0-3484 {}} {256 0 0-3493 {}} {256 0 0-3502 {}} {256 0 0-3513 {}} {258 0 0-3206 {}}} SUCCS {{774 0 0-3132 {}} {774 0 0-3187 {}} {774 0 0-3192 {}} {774 0 0-3199 {}} {774 0 0-3204 {}} {774 0 0-3205 {}} {774 0 0-3211 {}} {774 0 0-3223 {}} {774 0 0-3232 {}} {774 0 0-3241 {}} {774 0 0-3250 {}} {774 0 0-3259 {}} {774 0 0-3268 {}} {774 0 0-3277 {}} {774 0 0-3286 {}} {774 0 0-3295 {}} {774 0 0-3304 {}} {774 0 0-3313 {}} {774 0 0-3322 {}} {774 0 0-3331 {}} {774 0 0-3340 {}} {774 0 0-3349 {}} {774 0 0-3358 {}} {774 0 0-3367 {}} {774 0 0-3376 {}} {774 0 0-3385 {}} {774 0 0-3394 {}} {774 0 0-3403 {}} {774 0 0-3412 {}} {774 0 0-3421 {}} {774 0 0-3430 {}} {774 0 0-3439 {}} {774 0 0-3448 {}} {774 0 0-3457 {}} {774 0 0-3466 {}} {774 0 0-3475 {}} {774 0 0-3484 {}} {774 0 0-3493 {}} {774 0 0-3502 {}} {774 0 0-3513 {}} {772 0 0-3522 {}}} CYCLES {}}
set a(0-3523) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:hi.sg1.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1676999766707999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3215 {}}} SUCCS {{772 0 0-3215 {}} {259 0 0-3524 {}}} CYCLES {}}
set a(0-3524) {NAME asn#1139 TYPE ASSIGN PAR 0-3085 LOC {1 0.1676999766707999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3524 {}} {256 0 0-3176 {}} {256 0 0-3144 {}} {256 0 0-3209 {}} {256 0 0-3218 {}} {259 0 0-3523 {}}} SUCCS {{774 0 0-3144 {}} {774 0 0-3176 {}} {774 0 0-3209 {}} {774 0 0-3218 {}} {772 0 0-3524 {}}} CYCLES {}}
set a(0-3525) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:hi#1.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3225 {}}} SUCCS {{772 0 0-3225 {}} {259 0 0-3526 {}}} CYCLES {}}
set a(0-3526) {NAME asn#1140 TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3526 {}} {256 0 0-3172 {}} {256 0 0-3191 {}} {256 0 0-3216 {}} {256 0 0-3217 {}} {256 0 0-3220 {}} {259 0 0-3525 {}}} SUCCS {{774 0 0-3172 {}} {774 0 0-3191 {}} {774 0 0-3216 {}} {774 0 0-3217 {}} {774 0 0-3220 {}} {772 0 0-3526 {}}} CYCLES {}}
set a(0-3527) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi#1.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3234 {}}} SUCCS {{772 0 0-3234 {}} {259 0 0-3528 {}}} CYCLES {}}
set a(0-3528) {NAME asn#1141 TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3528 {}} {256 0 0-3179 {}} {256 0 0-3198 {}} {256 0 0-3226 {}} {256 0 0-3227 {}} {256 0 0-3229 {}} {259 0 0-3527 {}}} SUCCS {{774 0 0-3179 {}} {774 0 0-3198 {}} {774 0 0-3226 {}} {774 0 0-3227 {}} {774 0 0-3229 {}} {772 0 0-3528 {}}} CYCLES {}}
set a(0-3529) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg29.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3243 {}}} SUCCS {{772 0 0-3243 {}} {259 0 0-3530 {}}} CYCLES {}}
set a(0-3530) {NAME asn#1142 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3530 {}} {256 0 0-3235 {}} {256 0 0-3236 {}} {256 0 0-3237 {}} {259 0 0-3529 {}}} SUCCS {{774 0 0-3235 {}} {774 0 0-3236 {}} {774 0 0-3237 {}} {772 0 0-3530 {}}} CYCLES {}}
set a(0-3531) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg28.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3252 {}}} SUCCS {{772 0 0-3252 {}} {259 0 0-3532 {}}} CYCLES {}}
set a(0-3532) {NAME asn#1143 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3532 {}} {256 0 0-3244 {}} {256 0 0-3245 {}} {256 0 0-3246 {}} {259 0 0-3531 {}}} SUCCS {{774 0 0-3244 {}} {774 0 0-3245 {}} {774 0 0-3246 {}} {772 0 0-3532 {}}} CYCLES {}}
set a(0-3533) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg27.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3261 {}}} SUCCS {{772 0 0-3261 {}} {259 0 0-3534 {}}} CYCLES {}}
set a(0-3534) {NAME asn#1144 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3534 {}} {256 0 0-3253 {}} {256 0 0-3254 {}} {256 0 0-3255 {}} {259 0 0-3533 {}}} SUCCS {{774 0 0-3253 {}} {774 0 0-3254 {}} {774 0 0-3255 {}} {772 0 0-3534 {}}} CYCLES {}}
set a(0-3535) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg26.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3270 {}}} SUCCS {{772 0 0-3270 {}} {259 0 0-3536 {}}} CYCLES {}}
set a(0-3536) {NAME asn#1145 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3536 {}} {256 0 0-3262 {}} {256 0 0-3263 {}} {256 0 0-3264 {}} {259 0 0-3535 {}}} SUCCS {{774 0 0-3262 {}} {774 0 0-3263 {}} {774 0 0-3264 {}} {772 0 0-3536 {}}} CYCLES {}}
set a(0-3537) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg25.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3279 {}}} SUCCS {{772 0 0-3279 {}} {259 0 0-3538 {}}} CYCLES {}}
set a(0-3538) {NAME asn#1146 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3538 {}} {256 0 0-3271 {}} {256 0 0-3272 {}} {256 0 0-3273 {}} {259 0 0-3537 {}}} SUCCS {{774 0 0-3271 {}} {774 0 0-3272 {}} {774 0 0-3273 {}} {772 0 0-3538 {}}} CYCLES {}}
set a(0-3539) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg24.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3288 {}}} SUCCS {{772 0 0-3288 {}} {259 0 0-3540 {}}} CYCLES {}}
set a(0-3540) {NAME asn#1147 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3540 {}} {256 0 0-3280 {}} {256 0 0-3281 {}} {256 0 0-3282 {}} {259 0 0-3539 {}}} SUCCS {{774 0 0-3280 {}} {774 0 0-3281 {}} {774 0 0-3282 {}} {772 0 0-3540 {}}} CYCLES {}}
set a(0-3541) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg23.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3297 {}}} SUCCS {{772 0 0-3297 {}} {259 0 0-3542 {}}} CYCLES {}}
set a(0-3542) {NAME asn#1148 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3542 {}} {256 0 0-3289 {}} {256 0 0-3290 {}} {256 0 0-3291 {}} {259 0 0-3541 {}}} SUCCS {{774 0 0-3289 {}} {774 0 0-3290 {}} {774 0 0-3291 {}} {772 0 0-3542 {}}} CYCLES {}}
set a(0-3543) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg22.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3306 {}}} SUCCS {{772 0 0-3306 {}} {259 0 0-3544 {}}} CYCLES {}}
set a(0-3544) {NAME asn#1149 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3544 {}} {256 0 0-3298 {}} {256 0 0-3299 {}} {256 0 0-3300 {}} {259 0 0-3543 {}}} SUCCS {{774 0 0-3298 {}} {774 0 0-3299 {}} {774 0 0-3300 {}} {772 0 0-3544 {}}} CYCLES {}}
set a(0-3545) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg21.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3315 {}}} SUCCS {{772 0 0-3315 {}} {259 0 0-3546 {}}} CYCLES {}}
set a(0-3546) {NAME asn#1150 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3546 {}} {256 0 0-3307 {}} {256 0 0-3308 {}} {256 0 0-3309 {}} {259 0 0-3545 {}}} SUCCS {{774 0 0-3307 {}} {774 0 0-3308 {}} {774 0 0-3309 {}} {772 0 0-3546 {}}} CYCLES {}}
set a(0-3547) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg20.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3324 {}}} SUCCS {{772 0 0-3324 {}} {259 0 0-3548 {}}} CYCLES {}}
set a(0-3548) {NAME asn#1151 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3548 {}} {256 0 0-3316 {}} {256 0 0-3317 {}} {256 0 0-3318 {}} {259 0 0-3547 {}}} SUCCS {{774 0 0-3316 {}} {774 0 0-3317 {}} {774 0 0-3318 {}} {772 0 0-3548 {}}} CYCLES {}}
set a(0-3549) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg19.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3333 {}}} SUCCS {{772 0 0-3333 {}} {259 0 0-3550 {}}} CYCLES {}}
set a(0-3550) {NAME asn#1152 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3550 {}} {256 0 0-3325 {}} {256 0 0-3326 {}} {256 0 0-3327 {}} {259 0 0-3549 {}}} SUCCS {{774 0 0-3325 {}} {774 0 0-3326 {}} {774 0 0-3327 {}} {772 0 0-3550 {}}} CYCLES {}}
set a(0-3551) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg18.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3342 {}}} SUCCS {{772 0 0-3342 {}} {259 0 0-3552 {}}} CYCLES {}}
set a(0-3552) {NAME asn#1153 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3552 {}} {256 0 0-3334 {}} {256 0 0-3335 {}} {256 0 0-3336 {}} {259 0 0-3551 {}}} SUCCS {{774 0 0-3334 {}} {774 0 0-3335 {}} {774 0 0-3336 {}} {772 0 0-3552 {}}} CYCLES {}}
set a(0-3553) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg17.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3351 {}}} SUCCS {{772 0 0-3351 {}} {259 0 0-3554 {}}} CYCLES {}}
set a(0-3554) {NAME asn#1154 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3554 {}} {256 0 0-3343 {}} {256 0 0-3344 {}} {256 0 0-3345 {}} {259 0 0-3553 {}}} SUCCS {{774 0 0-3343 {}} {774 0 0-3344 {}} {774 0 0-3345 {}} {772 0 0-3554 {}}} CYCLES {}}
set a(0-3555) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg16.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3360 {}}} SUCCS {{772 0 0-3360 {}} {259 0 0-3556 {}}} CYCLES {}}
set a(0-3556) {NAME asn#1155 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3556 {}} {256 0 0-3352 {}} {256 0 0-3353 {}} {256 0 0-3354 {}} {259 0 0-3555 {}}} SUCCS {{774 0 0-3352 {}} {774 0 0-3353 {}} {774 0 0-3354 {}} {772 0 0-3556 {}}} CYCLES {}}
set a(0-3557) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg15.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3369 {}}} SUCCS {{772 0 0-3369 {}} {259 0 0-3558 {}}} CYCLES {}}
set a(0-3558) {NAME asn#1156 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3558 {}} {256 0 0-3361 {}} {256 0 0-3362 {}} {256 0 0-3363 {}} {259 0 0-3557 {}}} SUCCS {{774 0 0-3361 {}} {774 0 0-3362 {}} {774 0 0-3363 {}} {772 0 0-3558 {}}} CYCLES {}}
set a(0-3559) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg14.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3378 {}}} SUCCS {{772 0 0-3378 {}} {259 0 0-3560 {}}} CYCLES {}}
set a(0-3560) {NAME asn#1157 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3560 {}} {256 0 0-3370 {}} {256 0 0-3371 {}} {256 0 0-3372 {}} {259 0 0-3559 {}}} SUCCS {{774 0 0-3370 {}} {774 0 0-3371 {}} {774 0 0-3372 {}} {772 0 0-3560 {}}} CYCLES {}}
set a(0-3561) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg13.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3387 {}}} SUCCS {{772 0 0-3387 {}} {259 0 0-3562 {}}} CYCLES {}}
set a(0-3562) {NAME asn#1158 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3562 {}} {256 0 0-3379 {}} {256 0 0-3380 {}} {256 0 0-3381 {}} {259 0 0-3561 {}}} SUCCS {{774 0 0-3379 {}} {774 0 0-3380 {}} {774 0 0-3381 {}} {772 0 0-3562 {}}} CYCLES {}}
set a(0-3563) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg12.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3396 {}}} SUCCS {{772 0 0-3396 {}} {259 0 0-3564 {}}} CYCLES {}}
set a(0-3564) {NAME asn#1159 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3564 {}} {256 0 0-3388 {}} {256 0 0-3389 {}} {256 0 0-3390 {}} {259 0 0-3563 {}}} SUCCS {{774 0 0-3388 {}} {774 0 0-3389 {}} {774 0 0-3390 {}} {772 0 0-3564 {}}} CYCLES {}}
set a(0-3565) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg11.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3405 {}}} SUCCS {{772 0 0-3405 {}} {259 0 0-3566 {}}} CYCLES {}}
set a(0-3566) {NAME asn#1160 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3566 {}} {256 0 0-3397 {}} {256 0 0-3398 {}} {256 0 0-3399 {}} {259 0 0-3565 {}}} SUCCS {{774 0 0-3397 {}} {774 0 0-3398 {}} {774 0 0-3399 {}} {772 0 0-3566 {}}} CYCLES {}}
set a(0-3567) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg10.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3414 {}}} SUCCS {{772 0 0-3414 {}} {259 0 0-3568 {}}} CYCLES {}}
set a(0-3568) {NAME asn#1161 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3568 {}} {256 0 0-3406 {}} {256 0 0-3407 {}} {256 0 0-3408 {}} {259 0 0-3567 {}}} SUCCS {{774 0 0-3406 {}} {774 0 0-3407 {}} {774 0 0-3408 {}} {772 0 0-3568 {}}} CYCLES {}}
set a(0-3569) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg9.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3423 {}}} SUCCS {{772 0 0-3423 {}} {259 0 0-3570 {}}} CYCLES {}}
set a(0-3570) {NAME asn#1162 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3570 {}} {256 0 0-3415 {}} {256 0 0-3416 {}} {256 0 0-3417 {}} {259 0 0-3569 {}}} SUCCS {{774 0 0-3415 {}} {774 0 0-3416 {}} {774 0 0-3417 {}} {772 0 0-3570 {}}} CYCLES {}}
set a(0-3571) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg8.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3432 {}}} SUCCS {{772 0 0-3432 {}} {259 0 0-3572 {}}} CYCLES {}}
set a(0-3572) {NAME asn#1163 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3572 {}} {256 0 0-3424 {}} {256 0 0-3425 {}} {256 0 0-3426 {}} {259 0 0-3571 {}}} SUCCS {{774 0 0-3424 {}} {774 0 0-3425 {}} {774 0 0-3426 {}} {772 0 0-3572 {}}} CYCLES {}}
set a(0-3573) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg7.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3441 {}}} SUCCS {{772 0 0-3441 {}} {259 0 0-3574 {}}} CYCLES {}}
set a(0-3574) {NAME asn#1164 TYPE ASSIGN PAR 0-3085 LOC {1 0.1724999766899999 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3574 {}} {256 0 0-3151 {}} {256 0 0-3433 {}} {256 0 0-3434 {}} {256 0 0-3435 {}} {256 0 0-3444 {}} {259 0 0-3573 {}}} SUCCS {{774 0 0-3151 {}} {774 0 0-3433 {}} {774 0 0-3434 {}} {774 0 0-3435 {}} {774 0 0-3444 {}} {772 0 0-3574 {}}} CYCLES {}}
set a(0-3575) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg6.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3450 {}}} SUCCS {{772 0 0-3450 {}} {259 0 0-3576 {}}} CYCLES {}}
set a(0-3576) {NAME asn#1165 TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3576 {}} {256 0 0-3153 {}} {256 0 0-3442 {}} {256 0 0-3443 {}} {256 0 0-3445 {}} {256 0 0-3453 {}} {259 0 0-3575 {}}} SUCCS {{774 0 0-3153 {}} {774 0 0-3442 {}} {774 0 0-3443 {}} {774 0 0-3445 {}} {774 0 0-3453 {}} {772 0 0-3576 {}}} CYCLES {}}
set a(0-3577) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg5.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3459 {}}} SUCCS {{772 0 0-3459 {}} {259 0 0-3578 {}}} CYCLES {}}
set a(0-3578) {NAME asn#1166 TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3578 {}} {256 0 0-3155 {}} {256 0 0-3451 {}} {256 0 0-3452 {}} {256 0 0-3454 {}} {256 0 0-3462 {}} {259 0 0-3577 {}}} SUCCS {{774 0 0-3155 {}} {774 0 0-3451 {}} {774 0 0-3452 {}} {774 0 0-3454 {}} {774 0 0-3462 {}} {772 0 0-3578 {}}} CYCLES {}}
set a(0-3579) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg4.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3468 {}}} SUCCS {{772 0 0-3468 {}} {259 0 0-3580 {}}} CYCLES {}}
set a(0-3580) {NAME asn#1167 TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3580 {}} {256 0 0-3157 {}} {256 0 0-3460 {}} {256 0 0-3461 {}} {256 0 0-3463 {}} {256 0 0-3471 {}} {259 0 0-3579 {}}} SUCCS {{774 0 0-3157 {}} {774 0 0-3460 {}} {774 0 0-3461 {}} {774 0 0-3463 {}} {774 0 0-3471 {}} {772 0 0-3580 {}}} CYCLES {}}
set a(0-3581) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg3.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3477 {}}} SUCCS {{772 0 0-3477 {}} {259 0 0-3582 {}}} CYCLES {}}
set a(0-3582) {NAME asn#1168 TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3582 {}} {256 0 0-3159 {}} {256 0 0-3469 {}} {256 0 0-3470 {}} {256 0 0-3472 {}} {256 0 0-3480 {}} {259 0 0-3581 {}}} SUCCS {{774 0 0-3159 {}} {774 0 0-3469 {}} {774 0 0-3470 {}} {774 0 0-3472 {}} {774 0 0-3480 {}} {772 0 0-3582 {}}} CYCLES {}}
set a(0-3583) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg2.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3486 {}}} SUCCS {{772 0 0-3486 {}} {259 0 0-3584 {}}} CYCLES {}}
set a(0-3584) {NAME asn#1169 TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3584 {}} {256 0 0-3161 {}} {256 0 0-3478 {}} {256 0 0-3479 {}} {256 0 0-3481 {}} {256 0 0-3489 {}} {259 0 0-3583 {}}} SUCCS {{774 0 0-3161 {}} {774 0 0-3478 {}} {774 0 0-3479 {}} {774 0 0-3481 {}} {774 0 0-3489 {}} {772 0 0-3584 {}}} CYCLES {}}
set a(0-3585) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg1.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3495 {}}} SUCCS {{772 0 0-3495 {}} {259 0 0-3586 {}}} CYCLES {}}
set a(0-3586) {NAME asn#1170 TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3586 {}} {256 0 0-3163 {}} {256 0 0-3487 {}} {256 0 0-3488 {}} {256 0 0-3490 {}} {256 0 0-3498 {}} {259 0 0-3585 {}}} SUCCS {{774 0 0-3163 {}} {774 0 0-3487 {}} {774 0 0-3488 {}} {774 0 0-3490 {}} {774 0 0-3498 {}} {772 0 0-3586 {}}} CYCLES {}}
set a(0-3587) {NAME asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1#1.sva) TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{258 0 0-3504 {}}} SUCCS {{772 0 0-3504 {}} {259 0 0-3588 {}}} CYCLES {}}
set a(0-3588) {NAME asn#1171 TYPE ASSIGN PAR 0-3085 LOC {1 0.17729997670919992 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3506 {}} {772 0 0-3588 {}} {256 0 0-3165 {}} {256 0 0-3228 {}} {256 0 0-3496 {}} {256 0 0-3497 {}} {256 0 0-3499 {}} {259 0 0-3587 {}}} SUCCS {{774 0 0-3165 {}} {774 0 0-3228 {}} {774 0 0-3496 {}} {774 0 0-3497 {}} {774 0 0-3499 {}} {772 0 0-3588 {}}} CYCLES {}}
set a(0-3085) {CHI {0-3086 0-3087 0-3088 0-3089 0-3090 0-3091 0-3092 0-3093 0-3094 0-3095 0-3096 0-3097 0-3098 0-3122 0-3123 0-3124 0-3125 0-3126 0-3127 0-3128 0-3129 0-3130 0-3131 0-3132 0-3133 0-3134 0-3135 0-3136 0-3137 0-3138 0-3139 0-3140 0-3141 0-3142 0-3143 0-3144 0-3145 0-3146 0-3147 0-3148 0-3149 0-3150 0-3151 0-3152 0-3153 0-3154 0-3155 0-3156 0-3157 0-3158 0-3159 0-3160 0-3161 0-3162 0-3163 0-3164 0-3165 0-3166 0-3167 0-3168 0-3169 0-3170 0-3171 0-3172 0-3173 0-3174 0-3175 0-3176 0-3177 0-3178 0-3179 0-3180 0-3181 0-3182 0-3183 0-3184 0-3185 0-3186 0-3187 0-3188 0-3189 0-3190 0-3191 0-3192 0-3193 0-3194 0-3195 0-3196 0-3197 0-3198 0-3199 0-3200 0-3201 0-3202 0-3203 0-3204 0-3205 0-3206 0-3207 0-3208 0-3209 0-3210 0-3211 0-3212 0-3213 0-3214 0-3215 0-3216 0-3217 0-3218 0-3219 0-3220 0-3221 0-3222 0-3223 0-3224 0-3225 0-3226 0-3227 0-3228 0-3229 0-3230 0-3231 0-3232 0-3233 0-3234 0-3235 0-3236 0-3237 0-3238 0-3239 0-3240 0-3241 0-3242 0-3243 0-3244 0-3245 0-3246 0-3247 0-3248 0-3249 0-3250 0-3251 0-3252 0-3253 0-3254 0-3255 0-3256 0-3257 0-3258 0-3259 0-3260 0-3261 0-3262 0-3263 0-3264 0-3265 0-3266 0-3267 0-3268 0-3269 0-3270 0-3271 0-3272 0-3273 0-3274 0-3275 0-3276 0-3277 0-3278 0-3279 0-3280 0-3281 0-3282 0-3283 0-3284 0-3285 0-3286 0-3287 0-3288 0-3289 0-3290 0-3291 0-3292 0-3293 0-3294 0-3295 0-3296 0-3297 0-3298 0-3299 0-3300 0-3301 0-3302 0-3303 0-3304 0-3305 0-3306 0-3307 0-3308 0-3309 0-3310 0-3311 0-3312 0-3313 0-3314 0-3315 0-3316 0-3317 0-3318 0-3319 0-3320 0-3321 0-3322 0-3323 0-3324 0-3325 0-3326 0-3327 0-3328 0-3329 0-3330 0-3331 0-3332 0-3333 0-3334 0-3335 0-3336 0-3337 0-3338 0-3339 0-3340 0-3341 0-3342 0-3343 0-3344 0-3345 0-3346 0-3347 0-3348 0-3349 0-3350 0-3351 0-3352 0-3353 0-3354 0-3355 0-3356 0-3357 0-3358 0-3359 0-3360 0-3361 0-3362 0-3363 0-3364 0-3365 0-3366 0-3367 0-3368 0-3369 0-3370 0-3371 0-3372 0-3373 0-3374 0-3375 0-3376 0-3377 0-3378 0-3379 0-3380 0-3381 0-3382 0-3383 0-3384 0-3385 0-3386 0-3387 0-3388 0-3389 0-3390 0-3391 0-3392 0-3393 0-3394 0-3395 0-3396 0-3397 0-3398 0-3399 0-3400 0-3401 0-3402 0-3403 0-3404 0-3405 0-3406 0-3407 0-3408 0-3409 0-3410 0-3411 0-3412 0-3413 0-3414 0-3415 0-3416 0-3417 0-3418 0-3419 0-3420 0-3421 0-3422 0-3423 0-3424 0-3425 0-3426 0-3427 0-3428 0-3429 0-3430 0-3431 0-3432 0-3433 0-3434 0-3435 0-3436 0-3437 0-3438 0-3439 0-3440 0-3441 0-3442 0-3443 0-3444 0-3445 0-3446 0-3447 0-3448 0-3449 0-3450 0-3451 0-3452 0-3453 0-3454 0-3455 0-3456 0-3457 0-3458 0-3459 0-3460 0-3461 0-3462 0-3463 0-3464 0-3465 0-3466 0-3467 0-3468 0-3469 0-3470 0-3471 0-3472 0-3473 0-3474 0-3475 0-3476 0-3477 0-3478 0-3479 0-3480 0-3481 0-3482 0-3483 0-3484 0-3485 0-3486 0-3487 0-3488 0-3489 0-3490 0-3491 0-3492 0-3493 0-3494 0-3495 0-3496 0-3497 0-3498 0-3499 0-3500 0-3501 0-3502 0-3503 0-3504 0-3505 0-3506 0-3507 0-3508 0-3509 0-3510 0-3511 0-3512 0-3513 0-3514 0-3515 0-3516 0-3517 0-3518 0-3519 0-3520 0-3521 0-3522 0-3523 0-3524 0-3525 0-3526 0-3527 0-3528 0-3529 0-3530 0-3531 0-3532 0-3533 0-3534 0-3535 0-3536 0-3537 0-3538 0-3539 0-3540 0-3541 0-3542 0-3543 0-3544 0-3545 0-3546 0-3547 0-3548 0-3549 0-3550 0-3551 0-3552 0-3553 0-3554 0-3555 0-3556 0-3557 0-3558 0-3559 0-3560 0-3561 0-3562 0-3563 0-3564 0-3565 0-3566 0-3567 0-3568 0-3569 0-3570 0-3571 0-3572 0-3573 0-3574 0-3575 0-3576 0-3577 0-3578 0-3579 0-3580 0-3581 0-3582 0-3583 0-3584 0-3585 0-3586 0-3587 0-3588} ITERATIONS ? RESET_LATENCY 0 CSTEPS 1 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 961 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 1 TOTAL_CYCLES_UNDER 960 TOTAL_CYCLES 961 NAME copy_x#3 TYPE LOOP DELAY {40083.33 ns} PAR 0-801 XREFS 5606 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{130 0 0-3046 {}} {258 0 0-3066 {}} {258 0 0-3064 {}} {258 0 0-3062 {}} {258 0 0-3060 {}} {258 0 0-3058 {}} {258 0 0-3056 {}} {258 0 0-3054 {}} {258 0 0-3053 {}} {258 0 0-3055 {}} {258 0 0-3057 {}} {258 0 0-3059 {}} {258 0 0-3061 {}} {258 0 0-3063 {}} {258 0 0-3065 {}} {258 0 0-3067 {}} {258 0 0-3069 {}} {258 0 0-3071 {}} {258 0 0-3073 {}} {258 0 0-3075 {}} {258 0 0-3077 {}} {258 0 0-3079 {}} {258 0 0-3081 {}} {258 0 0-3049 {}} {258 0 0-3052 {}} {258 0 0-3048 {}} {258 0 0-3050 {}} {258 0 0-3082 {}} {258 0 0-3080 {}} {258 0 0-3078 {}} {258 0 0-3076 {}} {258 0 0-3074 {}} {258 0 0-3072 {}} {258 0 0-3070 {}} {258 0 0-3068 {}} {258 0 0-3051 {}} {258 0 0-3047 {}} {258 0 0-3083 {}} {258 0 0-3044 {}} {258 0 0-3045 {}} {130 0 0-2621 {}} {259 0 0-3084 {}}} SUCCS {{772 0 0-3044 {}} {772 0 0-3045 {}} {772 0 0-3047 {}} {772 0 0-3048 {}} {772 0 0-3049 {}} {772 0 0-3050 {}} {772 0 0-3051 {}} {772 0 0-3052 {}} {772 0 0-3053 {}} {772 0 0-3054 {}} {772 0 0-3055 {}} {772 0 0-3056 {}} {772 0 0-3057 {}} {772 0 0-3058 {}} {772 0 0-3059 {}} {772 0 0-3060 {}} {772 0 0-3061 {}} {772 0 0-3062 {}} {772 0 0-3063 {}} {772 0 0-3064 {}} {772 0 0-3065 {}} {772 0 0-3066 {}} {772 0 0-3067 {}} {772 0 0-3068 {}} {772 0 0-3069 {}} {772 0 0-3070 {}} {772 0 0-3071 {}} {772 0 0-3072 {}} {772 0 0-3073 {}} {772 0 0-3074 {}} {772 0 0-3075 {}} {772 0 0-3076 {}} {772 0 0-3077 {}} {772 0 0-3078 {}} {772 0 0-3079 {}} {772 0 0-3080 {}} {772 0 0-3081 {}} {772 0 0-3082 {}} {772 0 0-3083 {}} {772 0 0-3084 {}} {131 0 0-3589 {}} {258 0 0-3590 {}} {130 0 0-3591 {}} {130 0 0-3592 {}} {130 0 0-3593 {}} {130 0 0-3594 {}} {258 0 0-3595 {}} {256 0 0-4377 {}} {256 0 0-4378 {}}} CYCLES {}}
set a(0-3589) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn(inv_wave.Mn_Inv_Wave_Fct:i#2.sg1) TYPE ASSIGN PAR 0-801 XREFS 5607 LOC {5 0.999999988 5 0.999999988 5 0.999999988 6 0.999999988} PREDS {{772 0 0-3595 {}} {131 0 0-3085 {}}} SUCCS {{258 0 0-3595 {}}} CYCLES {}}
set a(0-3590) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:not#7 TYPE NOT PAR 0-801 XREFS 5608 LOC {5 0.999999988 6 0.9318999877276 6 0.9318999877276 6 0.9318999877276} PREDS {{258 0 0-3085 {}}} SUCCS {{259 0 0-3591 {}} {130 0 0-3595 {}}} CYCLES {}}
set a(0-3591) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,1,2,1,33) AREA_SCORE 32.00 QUANTITY 5 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:acc#10 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-801 XREFS 5609 LOC {6 0.0 6 0.9318999877276 6 0.9318999877276 6 0.9999999579999999 6 0.9999999579999999} PREDS {{130 0 0-3085 {}} {259 0 0-3590 {}}} SUCCS {{259 0 0-3592 {}} {130 0 0-3595 {}}} CYCLES {}}
set a(0-3592) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:slc#5 TYPE READSLICE PAR 0-801 XREFS 5610 LOC {6 0.0681000002724 6 0.999999988 6 0.999999988 6 0.999999988} PREDS {{130 0 0-3085 {}} {259 0 0-3591 {}}} SUCCS {{259 0 0-3593 {}} {130 0 0-3595 {}}} CYCLES {}}
set a(0-3593) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:not#6 TYPE NOT PAR 0-801 XREFS 5611 LOC {6 0.0681000002724 6 0.999999988 6 0.999999988 6 0.999999988} PREDS {{130 0 0-3085 {}} {259 0 0-3592 {}}} SUCCS {{259 0 0-3594 {}} {130 0 0-3595 {}}} CYCLES {}}
set a(0-3594) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn TYPE ASSIGN PAR 0-801 XREFS 5612 LOC {6 0.0681000002724 6 0.999999988 6 0.999999988 6 0.999999988} PREDS {{130 0 0-3085 {}} {772 0 0-3595 {}} {259 0 0-3593 {}}} SUCCS {{259 0 0-3595 {}}} CYCLES {}}
set a(0-3596) {NAME inv_wave.Mn_Inv_Wave_Fct:wimpairs:asn(inv_wave.Mn_Inv_Wave_Fct:wimpairs.sva#3) TYPE ASSIGN PAR 0-3595 XREFS 5613 LOC {0 0.999999988 2 0.999999988 2 0.999999988 4 0.9951999879807999} PREDS {} SUCCS {{258 0 0-4235 {}}} CYCLES {}}
set a(0-3597) {NAME inv_wave.Mn_Inv_Wave_Fct:himpairs:asn(inv_wave.Mn_Inv_Wave_Fct:himpairs.sva#3) TYPE ASSIGN PAR 0-3595 XREFS 5614 LOC {0 0.999999988 2 0.999999988 2 0.999999988 4 0.9951999879807999} PREDS {} SUCCS {{258 0 0-4233 {}}} CYCLES {}}
set a(0-3598) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:asn(inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:slc#1.mdf.sva) TYPE ASSIGN PAR 0-3595 XREFS 5615 LOC {0 0.999999988 2 0.999999988 2 0.999999988 4 0.9951999879807999} PREDS {} SUCCS {{258 0 0-4246 {}}} CYCLES {}}
set a(0-3599) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:asn(inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:slc.mdf.sva) TYPE ASSIGN PAR 0-3595 XREFS 5616 LOC {0 0.999999988 2 0.999999988 2 0.999999988 4 0.9951999879807999} PREDS {} SUCCS {{258 0 0-4244 {}}} CYCLES {}}
set a(0-3600) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn(inv_wave.Mn_Inv_Wave_Fct:hi.sg1.sva#3) TYPE ASSIGN PAR 0-3595 XREFS 5617 LOC {0 0.999999988 2 0.999999988 2 0.999999988 4 0.9951999879807999} PREDS {} SUCCS {{258 0 0-4242 {}}} CYCLES {}}
set a(0-3601) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#1 TYPE ASSIGN PAR 0-3595 XREFS 5618 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-4369 {}}} SUCCS {{259 0 0-3602 {}} {256 0 0-4369 {}}} CYCLES {}}
set a(0-3602) {NAME break(inv_wave.Mn_Inv_Wave_Fct:for#1) TYPE TERMINATE PAR 0-3595 XREFS 5619 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{259 0 0-3601 {}}} SUCCS {{128 0 0-3615 {}} {64 0 0-3616 {}}} CYCLES {}}
set a(0-3603) {NAME inv_wave.Mn_Inv_Wave_Fct:himpairs:asn TYPE ASSIGN PAR 0-3595 XREFS 5620 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{774 0 0-4234 {}}} SUCCS {{259 0 0-3604 {}} {130 0 0-3616 {}} {256 0 0-4234 {}}} CYCLES {}}
set a(0-3604) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:not#3 TYPE NOT PAR 0-3595 XREFS 5621 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-3603 {}}} SUCCS {{259 0 0-3605 {}} {130 0 0-3616 {}}} CYCLES {}}
set a(0-3605) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,1,2,1,33) AREA_SCORE 32.00 QUANTITY 5 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:acc#2 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3595 XREFS 5622 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9999999579999999 1 0.9999999579999999} PREDS {{259 0 0-3604 {}}} SUCCS {{259 0 0-3606 {}} {130 0 0-3616 {}}} CYCLES {}}
set a(0-3606) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:slc#1 TYPE READSLICE PAR 0-3595 XREFS 5623 LOC {1 0.0681000002724 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-3605 {}}} SUCCS {{258 0 0-3616 {}} {258 0 0-3825 {}} {258 0 0-3835 {}} {258 0 0-4039 {}} {258 0 0-4046 {}} {258 0 0-4244 {}}} CYCLES {}}
set a(0-3607) {NAME inv_wave.Mn_Inv_Wave_Fct:wimpairs:asn TYPE ASSIGN PAR 0-3595 XREFS 5624 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{774 0 0-4236 {}}} SUCCS {{259 0 0-3608 {}} {130 0 0-3616 {}} {256 0 0-4236 {}}} CYCLES {}}
set a(0-3608) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:not#4 TYPE NOT PAR 0-3595 XREFS 5625 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-3607 {}}} SUCCS {{259 0 0-3609 {}} {130 0 0-3616 {}}} CYCLES {}}
set a(0-3609) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,1,2,1,33) AREA_SCORE 32.00 QUANTITY 5 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:acc#3 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3595 XREFS 5626 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9999999579999999 1 0.9999999579999999} PREDS {{259 0 0-3608 {}}} SUCCS {{259 0 0-3610 {}} {130 0 0-3616 {}}} CYCLES {}}
set a(0-3610) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:slc#2 TYPE READSLICE PAR 0-3595 XREFS 5627 LOC {1 0.0681000002724 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-3609 {}}} SUCCS {{258 0 0-3616 {}} {258 0 0-3835 {}} {258 0 0-4046 {}} {258 0 0-4230 {}} {258 0 0-4246 {}}} CYCLES {}}
set a(0-3611) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#2 TYPE ASSIGN PAR 0-3595 XREFS 5628 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{774 0 0-4234 {}}} SUCCS {{259 0 0-3612 {}} {130 0 0-3616 {}} {256 0 0-4234 {}}} CYCLES {}}
set a(0-3612) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:acc#4 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3595 XREFS 5629 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9999999579999999 1 0.9999999579999999} PREDS {{259 0 0-3611 {}}} SUCCS {{130 0 0-3616 {}} {258 0 0-3826 {}} {258 0 0-3832 {}} {258 0 0-4233 {}}} CYCLES {}}
set a(0-3613) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#3 TYPE ASSIGN PAR 0-3595 XREFS 5630 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{774 0 0-4236 {}}} SUCCS {{259 0 0-3614 {}} {130 0 0-3616 {}} {256 0 0-4236 {}}} CYCLES {}}
set a(0-3614) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:acc#5 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3595 XREFS 5631 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9999999579999999 1 0.9999999579999999} PREDS {{259 0 0-3613 {}}} SUCCS {{130 0 0-3616 {}} {258 0 0-3829 {}} {258 0 0-3833 {}} {258 0 0-4235 {}}} CYCLES {}}
set a(0-3615) {NAME hsplit_x:asn(inv_wave.Inv_Wave:y) TYPE ASSIGN PAR 0-3595 XREFS 5632 LOC {0 0.999999988 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-3602 {}} {772 0 0-3616 {}}} SUCCS {{259 0 0-3616 {}}} CYCLES {}}
set a(0-3617) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn#1 TYPE ASSIGN PAR 0-3616 XREFS 5633 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8646999994588} PREDS {} SUCCS {{259 0 0-3618 {}} {130 0 0-3633 {}}} CYCLES {}}
set a(0-3618) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1)#16 TYPE READSLICE PAR 0-3616 XREFS 5634 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8646999994588} PREDS {{259 0 0-3617 {}}} SUCCS {{259 0 0-3619 {}} {130 0 0-3633 {}}} CYCLES {}}
set a(0-3619) {NAME hsplit_x:and TYPE AND PAR 0-3616 XREFS 5635 LOC {1 0.0 1 0.0 1 0.0 1 0.8646999994588} PREDS {{259 0 0-3618 {}}} SUCCS {{258 0 0-3626 {}} {130 0 0-3633 {}} {258 0 0-3635 {}}} CYCLES {}}
set a(0-3620) {NAME hsplit_x:asn TYPE ASSIGN PAR 0-3616 XREFS 5636 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{774 0 0-3815 {}}} SUCCS {{259 0 0-3621 {}} {130 0 0-3633 {}} {256 0 0-3815 {}}} CYCLES {}}
set a(0-3621) {NAME hsplit_x:conc TYPE CONCATENATE PAR 0-3616 XREFS 5637 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-3620 {}}} SUCCS {{258 0 0-3629 {}} {130 0 0-3633 {}}} CYCLES {}}
set a(0-3622) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn#2 TYPE ASSIGN PAR 0-3616 XREFS 5638 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8646999994588} PREDS {} SUCCS {{259 0 0-3623 {}} {130 0 0-3633 {}}} CYCLES {}}
set a(0-3623) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1)#17 TYPE READSLICE PAR 0-3616 XREFS 5639 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8646999994588} PREDS {{259 0 0-3622 {}}} SUCCS {{258 0 0-3625 {}} {130 0 0-3633 {}}} CYCLES {}}
set a(0-3624) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#4 TYPE ASSIGN PAR 0-3616 XREFS 5640 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 1 0.8646999994588} PREDS {} SUCCS {{259 0 0-3625 {}} {130 0 0-3633 {}}} CYCLES {}}
set a(0-3625) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:conc#41 TYPE CONCATENATE PAR 0-3616 XREFS 5641 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 1 0.8646999994588} PREDS {{258 0 0-3623 {}} {259 0 0-3624 {}}} SUCCS {{259 0 0-3626 {}} {130 0 0-3633 {}}} CYCLES {}}
set a(0-3626) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(31,0,9,1,31) AREA_SCORE 31.00 QUANTITY 1 NAME hsplit_x:acc#2 TYPE ACCU DELAY {2.24 ns} LIBRARY_DELAY {2.24 ns} PAR 0-3616 XREFS 5642 LOC {1 0.0 1 0.8646999994588 1 0.8646999994588 1 0.9318999697275999 1 0.9318999697275999} PREDS {{258 0 0-3619 {}} {259 0 0-3625 {}}} SUCCS {{259 0 0-3627 {}} {130 0 0-3633 {}}} CYCLES {}}
set a(0-3627) {NAME hsplit_x:not#2 TYPE NOT PAR 0-3616 XREFS 5643 LOC {1 0.06719998826879996 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-3626 {}}} SUCCS {{259 0 0-3628 {}} {130 0 0-3633 {}}} CYCLES {}}
set a(0-3628) {NAME hsplit_x:conc#1 TYPE CONCATENATE PAR 0-3616 XREFS 5644 LOC {1 0.06719998826879996 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-3627 {}}} SUCCS {{259 0 0-3629 {}} {130 0 0-3633 {}}} CYCLES {}}
set a(0-3629) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,1,9,0,33) AREA_SCORE 32.00 QUANTITY 1 NAME hsplit_x:acc#3 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3616 XREFS 5645 LOC {1 0.06719998826879996 1 0.9318999877276 1 0.9318999877276 1 0.9999999579999999 1 0.9999999579999999} PREDS {{258 0 0-3621 {}} {259 0 0-3628 {}}} SUCCS {{259 0 0-3630 {}} {130 0 0-3633 {}}} CYCLES {}}
set a(0-3630) {NAME hsplit_x:slc#1 TYPE READSLICE PAR 0-3616 XREFS 5646 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-3629 {}}} SUCCS {{259 0 0-3631 {}} {130 0 0-3633 {}}} CYCLES {}}
set a(0-3631) {NAME hsplit_x:slc TYPE READSLICE PAR 0-3616 XREFS 5647 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-3630 {}}} SUCCS {{259 0 0-3632 {}} {130 0 0-3633 {}}} CYCLES {}}
set a(0-3632) {NAME hsplit_x:not TYPE NOT PAR 0-3616 XREFS 5648 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-3631 {}}} SUCCS {{259 0 0-3633 {}}} CYCLES {}}
set a(0-3633) {NAME break(hsplit_x) TYPE TERMINATE PAR 0-3616 XREFS 5649 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3617 {}} {130 0 0-3618 {}} {130 0 0-3619 {}} {130 0 0-3620 {}} {130 0 0-3621 {}} {130 0 0-3622 {}} {130 0 0-3623 {}} {130 0 0-3624 {}} {130 0 0-3625 {}} {130 0 0-3626 {}} {130 0 0-3627 {}} {130 0 0-3628 {}} {130 0 0-3629 {}} {130 0 0-3630 {}} {130 0 0-3631 {}} {259 0 0-3632 {}}} SUCCS {{129 0 0-3634 {}} {64 0 0-3635 {}}} CYCLES {}}
set a(0-3634) {NAME hsplit_y:asn(inv_wave.Inv_Wave:x) TYPE ASSIGN PAR 0-3616 XREFS 5650 LOC {1 0.0 1 0.0 1 0.0 1 0.999999988} PREDS {{772 0 0-3635 {}} {129 0 0-3633 {}}} SUCCS {{259 0 0-3635 {}}} CYCLES {}}
set a(0-3636) {NAME hsplit_y:asn TYPE ASSIGN PAR 0-3635 XREFS 5651 LOC {0 0.999999988 1 0.0 1 0.0 7 0.7122688828490755} PREDS {} SUCCS {{259 0 0-3637 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3637) {NAME hsplit_y:and#4 TYPE AND PAR 0-3635 XREFS 5652 LOC {1 0.0 1 0.0 1 0.0 7 0.7122688828490755} PREDS {{259 0 0-3636 {}}} SUCCS {{258 0 0-3672 {}} {130 0 0-3679 {}} {258 0 0-3705 {}}} CYCLES {}}
set a(0-3638) {NAME hsplit_y:asn#1 TYPE ASSIGN PAR 0-3635 XREFS 5653 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 8 0.9318999877276} PREDS {{774 0 0-3812 {}}} SUCCS {{259 0 0-3639 {}} {130 0 0-3679 {}} {256 0 0-3812 {}}} CYCLES {}}
set a(0-3639) {NAME hsplit_y:conc#41 TYPE CONCATENATE PAR 0-3635 XREFS 5654 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 8 0.9318999877276} PREDS {{259 0 0-3638 {}}} SUCCS {{258 0 0-3675 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3640) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#8 TYPE ASSIGN PAR 0-3635 XREFS 5655 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3641) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#9 TYPE ASSIGN PAR 0-3635 XREFS 5656 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3642) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#10 TYPE ASSIGN PAR 0-3635 XREFS 5657 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3643) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#11 TYPE ASSIGN PAR 0-3635 XREFS 5658 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3644) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#12 TYPE ASSIGN PAR 0-3635 XREFS 5659 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3645) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#13 TYPE ASSIGN PAR 0-3635 XREFS 5660 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3646) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#14 TYPE ASSIGN PAR 0-3635 XREFS 5661 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3647) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#15 TYPE ASSIGN PAR 0-3635 XREFS 5662 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3648) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#16 TYPE ASSIGN PAR 0-3635 XREFS 5663 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3649) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#17 TYPE ASSIGN PAR 0-3635 XREFS 5664 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3650) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#18 TYPE ASSIGN PAR 0-3635 XREFS 5665 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3651) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#19 TYPE ASSIGN PAR 0-3635 XREFS 5666 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3652) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#20 TYPE ASSIGN PAR 0-3635 XREFS 5667 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3653) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#21 TYPE ASSIGN PAR 0-3635 XREFS 5668 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3654) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#22 TYPE ASSIGN PAR 0-3635 XREFS 5669 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3655) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#23 TYPE ASSIGN PAR 0-3635 XREFS 5670 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3656) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#24 TYPE ASSIGN PAR 0-3635 XREFS 5671 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3657) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#25 TYPE ASSIGN PAR 0-3635 XREFS 5672 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3658) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#26 TYPE ASSIGN PAR 0-3635 XREFS 5673 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3659) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#27 TYPE ASSIGN PAR 0-3635 XREFS 5674 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3660) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#28 TYPE ASSIGN PAR 0-3635 XREFS 5675 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3661) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#29 TYPE ASSIGN PAR 0-3635 XREFS 5676 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3662) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#30 TYPE ASSIGN PAR 0-3635 XREFS 5677 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3663) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#31 TYPE ASSIGN PAR 0-3635 XREFS 5678 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3664) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#32 TYPE ASSIGN PAR 0-3635 XREFS 5679 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3665) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#33 TYPE ASSIGN PAR 0-3635 XREFS 5680 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3666) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#34 TYPE ASSIGN PAR 0-3635 XREFS 5681 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3667) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#35 TYPE ASSIGN PAR 0-3635 XREFS 5682 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3668) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#36 TYPE ASSIGN PAR 0-3635 XREFS 5683 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3669) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#37 TYPE ASSIGN PAR 0-3635 XREFS 5684 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3670) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#38 TYPE ASSIGN PAR 0-3635 XREFS 5685 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{259 0 0-3671 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3671) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:conc#3 TYPE CONCATENATE PAR 0-3635 XREFS 5686 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {{258 0 0-3669 {}} {258 0 0-3668 {}} {258 0 0-3667 {}} {258 0 0-3666 {}} {258 0 0-3665 {}} {258 0 0-3664 {}} {258 0 0-3663 {}} {258 0 0-3662 {}} {258 0 0-3661 {}} {258 0 0-3660 {}} {258 0 0-3659 {}} {258 0 0-3658 {}} {258 0 0-3657 {}} {258 0 0-3656 {}} {258 0 0-3655 {}} {258 0 0-3654 {}} {258 0 0-3653 {}} {258 0 0-3652 {}} {258 0 0-3651 {}} {258 0 0-3650 {}} {258 0 0-3649 {}} {258 0 0-3648 {}} {258 0 0-3647 {}} {258 0 0-3646 {}} {258 0 0-3645 {}} {258 0 0-3644 {}} {258 0 0-3643 {}} {258 0 0-3642 {}} {258 0 0-3641 {}} {258 0 0-3640 {}} {259 0 0-3670 {}}} SUCCS {{259 0 0-3672 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3672) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(31,0,9,1,31) AREA_SCORE 31.00 QUANTITY 1 NAME hsplit_y:acc#51 TYPE ACCU DELAY {2.24 ns} LIBRARY_DELAY {2.24 ns} PAR 0-3635 XREFS 5687 LOC {1 0.0 1 0.8646999994588 1 0.8646999994588 1 0.9318999697275999 8 0.9318999697275999} PREDS {{258 0 0-3637 {}} {259 0 0-3671 {}}} SUCCS {{259 0 0-3673 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3673) {NAME hsplit_y:not#8 TYPE NOT PAR 0-3635 XREFS 5688 LOC {1 0.06719998826879996 1 0.9318999877276 1 0.9318999877276 8 0.9318999877276} PREDS {{259 0 0-3672 {}}} SUCCS {{259 0 0-3674 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3674) {NAME hsplit_y:conc#42 TYPE CONCATENATE PAR 0-3635 XREFS 5689 LOC {1 0.06719998826879996 1 0.9318999877276 1 0.9318999877276 8 0.9318999877276} PREDS {{259 0 0-3673 {}}} SUCCS {{259 0 0-3675 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3675) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,1,10,0,33) AREA_SCORE 32.00 QUANTITY 1 NAME hsplit_y:acc#57 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3635 XREFS 5690 LOC {1 0.06719998826879996 1 0.9318999877276 1 0.9318999877276 1 0.9999999579999999 8 0.9999999579999999} PREDS {{258 0 0-3639 {}} {259 0 0-3674 {}}} SUCCS {{259 0 0-3676 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3676) {NAME hsplit_y:slc#8 TYPE READSLICE PAR 0-3635 XREFS 5691 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 8 0.999999988} PREDS {{259 0 0-3675 {}}} SUCCS {{259 0 0-3677 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3677) {NAME hsplit_y:slc TYPE READSLICE PAR 0-3635 XREFS 5692 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 8 0.999999988} PREDS {{259 0 0-3676 {}}} SUCCS {{259 0 0-3678 {}} {130 0 0-3679 {}}} CYCLES {}}
set a(0-3678) {NAME hsplit_y:not TYPE NOT PAR 0-3635 XREFS 5693 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 8 0.999999988} PREDS {{259 0 0-3677 {}}} SUCCS {{259 0 0-3679 {}}} CYCLES {}}
set a(0-3679) {NAME break(hsplit_y) TYPE TERMINATE PAR 0-3635 XREFS 5694 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 8 0.999999988} PREDS {{130 0 0-3636 {}} {130 0 0-3637 {}} {130 0 0-3638 {}} {130 0 0-3639 {}} {130 0 0-3640 {}} {130 0 0-3641 {}} {130 0 0-3642 {}} {130 0 0-3643 {}} {130 0 0-3644 {}} {130 0 0-3645 {}} {130 0 0-3646 {}} {130 0 0-3647 {}} {130 0 0-3648 {}} {130 0 0-3649 {}} {130 0 0-3650 {}} {130 0 0-3651 {}} {130 0 0-3652 {}} {130 0 0-3653 {}} {130 0 0-3654 {}} {130 0 0-3655 {}} {130 0 0-3656 {}} {130 0 0-3657 {}} {130 0 0-3658 {}} {130 0 0-3659 {}} {130 0 0-3660 {}} {130 0 0-3661 {}} {130 0 0-3662 {}} {130 0 0-3663 {}} {130 0 0-3664 {}} {130 0 0-3665 {}} {130 0 0-3666 {}} {130 0 0-3667 {}} {130 0 0-3668 {}} {130 0 0-3669 {}} {130 0 0-3670 {}} {130 0 0-3671 {}} {130 0 0-3672 {}} {130 0 0-3673 {}} {130 0 0-3674 {}} {130 0 0-3675 {}} {130 0 0-3676 {}} {130 0 0-3677 {}} {259 0 0-3678 {}}} SUCCS {{128 0 0-3756 {}} {128 0 0-3771 {}} {128 0 0-3794 {}} {128 0 0-3809 {}} {128 0 0-3812 {}}} CYCLES {}}
set a(0-3680) {NAME hsplit_y:asn#2 TYPE ASSIGN PAR 0-3635 XREFS 5695 LOC {0 0.999999988 1 0.8506000234024002 1 0.8506000234024002 7 0.6720688946882756} PREDS {} SUCCS {{258 0 0-3683 {}}} CYCLES {}}
set a(0-3681) {NAME hsplit_y:asn#3 TYPE ASSIGN PAR 0-3635 XREFS 5696 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.6720688946882756} PREDS {{774 0 0-3812 {}}} SUCCS {{259 0 0-3682 {}} {256 0 0-3812 {}}} CYCLES {}}
set a(0-3682) {NAME hsplit_y:slc(inv_wave.Inv_Wave:x) TYPE READSLICE PAR 0-3635 XREFS 5697 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.6720688946882756} PREDS {{259 0 0-3681 {}}} SUCCS {{259 0 0-3683 {}}} CYCLES {}}
set a(0-3683) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME hsplit_y:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3635 XREFS 5698 LOC {1 0.0 1 0.8506000234024002 1 0.8506000234024002 1 0.8970999935884 7 0.7185688648742754} PREDS {{258 0 0-3680 {}} {259 0 0-3682 {}}} SUCCS {{258 0 0-3686 {}}} CYCLES {}}
set a(0-3684) {NAME inv_wave.Inv_Wave:y:asn TYPE ASSIGN PAR 0-3635 XREFS 5699 LOC {0 0.999999988 1 0.8971000115884001 1 0.8971000115884001 7 0.7185688828742756} PREDS {} SUCCS {{259 0 0-3685 {}}} CYCLES {}}
set a(0-3685) {NAME inv_wave.Inv_Wave:y:conc TYPE CONCATENATE PAR 0-3635 XREFS 5700 LOC {0 0.999999988 1 0.8971000115884001 1 0.8971000115884001 7 0.7185688828742756} PREDS {{259 0 0-3684 {}}} SUCCS {{259 0 0-3686 {}}} CYCLES {}}
set a(0-3686) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME hsplit_y:acc#1 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-3635 XREFS 5701 LOC {1 0.04649998818599996 1 0.8971000115884001 1 0.8971000115884001 1 0.9453999817816 7 0.7668688530674754} PREDS {{258 0 0-3683 {}} {259 0 0-3685 {}}} SUCCS {{258 0 0-3734 {}} {258 0 0-3738 {}}} CYCLES {}}
set a(0-3687) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#39 TYPE ASSIGN PAR 0-3635 XREFS 5702 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3688) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#40 TYPE ASSIGN PAR 0-3635 XREFS 5703 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3689) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#41 TYPE ASSIGN PAR 0-3635 XREFS 5704 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3690) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#42 TYPE ASSIGN PAR 0-3635 XREFS 5705 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3691) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#43 TYPE ASSIGN PAR 0-3635 XREFS 5706 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3692) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#44 TYPE ASSIGN PAR 0-3635 XREFS 5707 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3693) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#45 TYPE ASSIGN PAR 0-3635 XREFS 5708 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3694) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#46 TYPE ASSIGN PAR 0-3635 XREFS 5709 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3695) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#47 TYPE ASSIGN PAR 0-3635 XREFS 5710 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3696) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#48 TYPE ASSIGN PAR 0-3635 XREFS 5711 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3697) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#49 TYPE ASSIGN PAR 0-3635 XREFS 5712 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3698) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#50 TYPE ASSIGN PAR 0-3635 XREFS 5713 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3699) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#51 TYPE ASSIGN PAR 0-3635 XREFS 5714 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3700) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#52 TYPE ASSIGN PAR 0-3635 XREFS 5715 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3701) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#53 TYPE ASSIGN PAR 0-3635 XREFS 5716 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3702) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#54 TYPE ASSIGN PAR 0-3635 XREFS 5717 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{258 0 0-3704 {}}} CYCLES {}}
set a(0-3703) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#55 TYPE ASSIGN PAR 0-3635 XREFS 5718 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {} SUCCS {{259 0 0-3704 {}}} CYCLES {}}
set a(0-3704) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:conc#1 TYPE CONCATENATE PAR 0-3635 XREFS 5719 LOC {0 0.999999988 1 0.7122688828490755 1 0.7122688828490755 7 0.7122688828490755} PREDS {{258 0 0-3702 {}} {258 0 0-3701 {}} {258 0 0-3700 {}} {258 0 0-3699 {}} {258 0 0-3698 {}} {258 0 0-3697 {}} {258 0 0-3696 {}} {258 0 0-3695 {}} {258 0 0-3694 {}} {258 0 0-3693 {}} {258 0 0-3692 {}} {258 0 0-3691 {}} {258 0 0-3690 {}} {258 0 0-3689 {}} {258 0 0-3688 {}} {258 0 0-3687 {}} {259 0 0-3703 {}}} SUCCS {{259 0 0-3705 {}}} CYCLES {}}
set a(0-3705) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,8,0,17) AREA_SCORE 17.00 QUANTITY 1 NAME hsplit_y:acc#4 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-3635 XREFS 5720 LOC {1 0.0 1 0.7122688828490755 1 0.7122688828490755 1 0.7668688530674754 7 0.7668688530674754} PREDS {{258 0 0-3637 {}} {259 0 0-3704 {}}} SUCCS {{258 0 0-3739 {}} {258 0 0-3748 {}}} CYCLES {}}
set a(0-3706) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn#3 TYPE ASSIGN PAR 0-3635 XREFS 5721 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.6684688706738754} PREDS {} SUCCS {{259 0 0-3707 {}}} CYCLES {}}
set a(0-3707) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1)#18 TYPE READSLICE PAR 0-3635 XREFS 5722 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.6684688706738754} PREDS {{259 0 0-3706 {}}} SUCCS {{258 0 0-3709 {}}} CYCLES {}}
set a(0-3708) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#5 TYPE ASSIGN PAR 0-3635 XREFS 5723 LOC {0 0.999999988 1 0.6684688706738754 1 0.6684688706738754 7 0.6684688706738754} PREDS {} SUCCS {{259 0 0-3709 {}}} CYCLES {}}
set a(0-3709) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:conc#42 TYPE CONCATENATE PAR 0-3635 XREFS 5724 LOC {0 0.999999988 1 0.6684688706738754 1 0.6684688706738754 7 0.6684688706738754} PREDS {{258 0 0-3707 {}} {259 0 0-3708 {}}} SUCCS {{258 0 0-3714 {}}} CYCLES {}}
set a(0-3710) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn#4 TYPE ASSIGN PAR 0-3635 XREFS 5725 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.6684688706738754} PREDS {} SUCCS {{259 0 0-3711 {}}} CYCLES {}}
set a(0-3711) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1)#19 TYPE READSLICE PAR 0-3635 XREFS 5726 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.6684688706738754} PREDS {{259 0 0-3710 {}}} SUCCS {{258 0 0-3713 {}}} CYCLES {}}
set a(0-3712) {NAME hsplit_y:asn#4 TYPE ASSIGN PAR 0-3635 XREFS 5727 LOC {0 0.999999988 1 0.6684688706738754 1 0.6684688706738754 7 0.6684688706738754} PREDS {} SUCCS {{259 0 0-3713 {}}} CYCLES {}}
set a(0-3713) {NAME hsplit_y:conc#33 TYPE CONCATENATE PAR 0-3635 XREFS 5728 LOC {0 0.999999988 1 0.6684688706738754 1 0.6684688706738754 7 0.6684688706738754} PREDS {{258 0 0-3711 {}} {259 0 0-3712 {}}} SUCCS {{259 0 0-3714 {}}} CYCLES {}}
set a(0-3714) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 11.00 QUANTITY 3 NAME hsplit_y:acc#61 TYPE ACCU DELAY {1.64 ns} LIBRARY_DELAY {1.64 ns} PAR 0-3635 XREFS 5729 LOC {1 0.0 1 0.6684688706738754 1 0.6684688706738754 1 0.7176688408706753 7 0.7176688408706753} PREDS {{258 0 0-3709 {}} {259 0 0-3713 {}}} SUCCS {{258 0 0-3724 {}}} CYCLES {}}
set a(0-3715) {NAME inv_wave.Inv_Wave:y:asn#1 TYPE ASSIGN PAR 0-3635 XREFS 5730 LOC {0 0.999999988 1 0.6693688826774755 1 0.6693688826774755 7 0.6693688826774755} PREDS {} SUCCS {{259 0 0-3716 {}}} CYCLES {}}
set a(0-3716) {NAME inv_wave.Inv_Wave:y:conc#1 TYPE CONCATENATE PAR 0-3635 XREFS 5731 LOC {0 0.999999988 1 0.6693688826774755 1 0.6693688826774755 7 0.6693688826774755} PREDS {{259 0 0-3715 {}}} SUCCS {{258 0 0-3723 {}}} CYCLES {}}
set a(0-3717) {NAME hsplit_y:asn#5 TYPE ASSIGN PAR 0-3635 XREFS 5732 LOC {0 0.999999988 1 0.6228688944914756 1 0.6228688944914756 7 0.6228688944914756} PREDS {} SUCCS {{258 0 0-3722 {}}} CYCLES {}}
set a(0-3718) {NAME hsplit_y:asn#6 TYPE ASSIGN PAR 0-3635 XREFS 5733 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.5808689063234757} PREDS {{774 0 0-3812 {}}} SUCCS {{259 0 0-3719 {}} {256 0 0-3812 {}}} CYCLES {}}
set a(0-3719) {NAME hsplit_y:slc(inv_wave.Inv_Wave:x)#22 TYPE READSLICE PAR 0-3635 XREFS 5734 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.5808689063234757} PREDS {{259 0 0-3718 {}}} SUCCS {{258 0 0-3721 {}}} CYCLES {}}
set a(0-3720) {NAME hsplit_y:conc TYPE CONCATENATE PAR 0-3635 XREFS 5735 LOC {0 0.999999988 1 0.5808689063234757 1 0.5808689063234757 7 0.5808689063234757} PREDS {} SUCCS {{259 0 0-3721 {}}} CYCLES {}}
set a(0-3721) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(3,0,3,0,4) AREA_SCORE 3.00 QUANTITY 1 NAME hsplit_y:acc#58 TYPE ACCU DELAY {1.40 ns} LIBRARY_DELAY {1.40 ns} PAR 0-3635 XREFS 5736 LOC {1 0.0 1 0.5808689063234757 1 0.5808689063234757 1 0.6228688764914755 7 0.6228688764914755} PREDS {{258 0 0-3719 {}} {259 0 0-3720 {}}} SUCCS {{259 0 0-3722 {}}} CYCLES {}}
set a(0-3722) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,7,0,9) AREA_SCORE 8.00 QUANTITY 1 NAME hsplit_y:acc#59 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3635 XREFS 5737 LOC {1 0.04199998816799995 1 0.6228688944914756 1 0.6228688944914756 1 0.6693688646774755 7 0.6693688646774755} PREDS {{258 0 0-3717 {}} {259 0 0-3721 {}}} SUCCS {{259 0 0-3723 {}}} CYCLES {}}
set a(0-3723) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME hsplit_y:acc#60 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-3635 XREFS 5738 LOC {1 0.0884999763539999 1 0.6693688826774755 1 0.6693688826774755 1 0.7176688528706754 7 0.7176688528706754} PREDS {{258 0 0-3716 {}} {259 0 0-3722 {}}} SUCCS {{259 0 0-3724 {}}} CYCLES {}}
set a(0-3724) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 11.00 QUANTITY 3 NAME hsplit_y:acc#5 TYPE ACCU DELAY {1.64 ns} LIBRARY_DELAY {1.64 ns} PAR 0-3635 XREFS 5739 LOC {1 0.13679996454719986 1 0.7176688708706754 1 0.7176688708706754 1 0.7668688410674753 7 0.7668688410674753} PREDS {{258 0 0-3714 {}} {259 0 0-3723 {}}} SUCCS {{258 0 0-3743 {}} {258 0 0-3747 {}}} CYCLES {}}
set a(0-3725) {NAME hsplit_y:asn#7 TYPE ASSIGN PAR 0-3635 XREFS 5740 LOC {0 0.999999988 1 0.9052000116208001 1 0.9052000116208001 8 0.7764688831058756} PREDS {} SUCCS {{258 0 0-3728 {}}} CYCLES {}}
set a(0-3726) {NAME hsplit_y:asn#8 TYPE ASSIGN PAR 0-3635 XREFS 5741 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.7764688831058756} PREDS {{774 0 0-3812 {}}} SUCCS {{259 0 0-3727 {}} {256 0 0-3812 {}}} CYCLES {}}
set a(0-3727) {NAME hsplit_y:slc(inv_wave.Inv_Wave:x)#23 TYPE READSLICE PAR 0-3635 XREFS 5742 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.7764688831058756} PREDS {{259 0 0-3726 {}}} SUCCS {{259 0 0-3728 {}}} CYCLES {}}
set a(0-3728) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME hsplit_y:acc#62 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3635 XREFS 5743 LOC {1 0.0 1 0.9052000116208001 1 0.9052000116208001 1 0.9516999818067999 8 0.8229688532918754} PREDS {{258 0 0-3725 {}} {259 0 0-3727 {}}} SUCCS {{258 0 0-3731 {}}} CYCLES {}}
set a(0-3729) {NAME inv_wave.Inv_Wave:y:asn#2 TYPE ASSIGN PAR 0-3635 XREFS 5744 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 8 0.8229688712918756} PREDS {} SUCCS {{259 0 0-3730 {}}} CYCLES {}}
set a(0-3730) {NAME inv_wave.Inv_Wave:y:conc#2 TYPE CONCATENATE PAR 0-3635 XREFS 5745 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 8 0.8229688712918756} PREDS {{259 0 0-3729 {}}} SUCCS {{259 0 0-3731 {}}} CYCLES {}}
set a(0-3731) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME hsplit_y:acc#13 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-3635 XREFS 5746 LOC {1 0.04649998818599996 1 0.9516999998068 1 0.9516999998068 1 0.9999999699999998 8 0.8712688414850754} PREDS {{258 0 0-3728 {}} {259 0 0-3730 {}}} SUCCS {{258 0 0-3755 {}} {258 0 0-3770 {}}} CYCLES {}}
set a(0-3732) {NAME hsplit_y:asn#9 TYPE ASSIGN PAR 0-3635 XREFS 5747 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.8214688592858754} PREDS {{774 0 0-3812 {}}} SUCCS {{259 0 0-3733 {}} {256 0 0-3812 {}}} CYCLES {}}
set a(0-3733) {NAME hsplit_y:slc(inv_wave.Inv_Wave:x)#16 TYPE READSLICE PAR 0-3635 XREFS 5748 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.8214688592858754} PREDS {{259 0 0-3732 {}}} SUCCS {{259 0 0-3734 {}}} CYCLES {}}
set a(0-3734) {NAME hsplit_y:conc#17 TYPE CONCATENATE PAR 0-3635 XREFS 5749 LOC {1 0.0947999763791999 4 0.8214688592858754 4 0.8214688592858754 7 0.8214688592858754} PREDS {{258 0 0-3686 {}} {259 0 0-3733 {}}} SUCCS {{259 0 0-3735 {}}} CYCLES {}}
set a(0-3735) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y:read_mem(Comp:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-3635 XREFS 5750 LOC {1 1.0 4 1.0 4 1.0 5 0.07379997029519988 8 0.07379997029519988} PREDS {{259 0 0-3734 {}}} SUCCS {{258 0 0-3750 {}} {258 0 0-3757 {}} {258 0 0-3780 {}} {258 0 0-3795 {}}} CYCLES {}}
set a(0-3736) {NAME hsplit_y:asn#10 TYPE ASSIGN PAR 0-3635 XREFS 5751 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.7668688710674755} PREDS {{774 0 0-3812 {}}} SUCCS {{259 0 0-3737 {}} {256 0 0-3812 {}}} CYCLES {}}
set a(0-3737) {NAME hsplit_y:slc(inv_wave.Inv_Wave:x)#3 TYPE READSLICE PAR 0-3635 XREFS 5752 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.7668688710674755} PREDS {{259 0 0-3736 {}}} SUCCS {{259 0 0-3738 {}}} CYCLES {}}
set a(0-3738) {NAME hsplit_y:conc#1 TYPE CONCATENATE PAR 0-3635 XREFS 5753 LOC {1 0.0947999763791999 1 0.9453999997815999 1 0.9453999997815999 7 0.7668688710674755} PREDS {{258 0 0-3686 {}} {259 0 0-3737 {}}} SUCCS {{259 0 0-3739 {}}} CYCLES {}}
set a(0-3739) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,17,0,17) AREA_SCORE 17.00 QUANTITY 2 NAME hsplit_y:acc#2 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-3635 XREFS 5754 LOC {1 0.0947999763791999 1 0.9453999997815999 1 0.9453999997815999 1 0.9999999699999998 7 0.8214688412858754} PREDS {{258 0 0-3705 {}} {259 0 0-3738 {}}} SUCCS {{259 0 0-3740 {}}} CYCLES {}}
set a(0-3740) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y:read_mem(Comp:rsc.d)#1 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-3635 XREFS 5755 LOC {1 1.0 3 1.0 3 1.0 4 0.07379997029519988 8 0.07379997029519988} PREDS {{259 0 0-3739 {}}} SUCCS {{258 0 0-3750 {}} {258 0 0-3758 {}} {258 0 0-3781 {}} {258 0 0-3796 {}}} CYCLES {}}
set a(0-3741) {NAME hsplit_y:asn#11 TYPE ASSIGN PAR 0-3635 XREFS 5756 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.8214688592858754} PREDS {{774 0 0-3812 {}}} SUCCS {{259 0 0-3742 {}} {256 0 0-3812 {}}} CYCLES {}}
set a(0-3742) {NAME hsplit_y:slc(inv_wave.Inv_Wave:x)#17 TYPE READSLICE PAR 0-3635 XREFS 5757 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.8214688592858754} PREDS {{259 0 0-3741 {}}} SUCCS {{259 0 0-3743 {}}} CYCLES {}}
set a(0-3743) {NAME hsplit_y:conc#25 TYPE CONCATENATE PAR 0-3635 XREFS 5758 LOC {1 0.18599996474399985 2 0.8214688592858754 2 0.8214688592858754 7 0.8214688592858754} PREDS {{258 0 0-3724 {}} {259 0 0-3742 {}}} SUCCS {{259 0 0-3744 {}}} CYCLES {}}
set a(0-3744) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y:read_mem(Comp:rsc.d)#2 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-3635 XREFS 5759 LOC {1 1.0 2 1.0 2 1.0 3 0.07379997029519988 8 0.07379997029519988} PREDS {{259 0 0-3743 {}}} SUCCS {{258 0 0-3751 {}} {258 0 0-3761 {}} {258 0 0-3785 {}} {258 0 0-3800 {}}} CYCLES {}}
set a(0-3745) {NAME hsplit_y:asn#12 TYPE ASSIGN PAR 0-3635 XREFS 5760 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.7668688710674755} PREDS {{774 0 0-3812 {}}} SUCCS {{259 0 0-3746 {}} {256 0 0-3812 {}}} CYCLES {}}
set a(0-3746) {NAME hsplit_y:slc(inv_wave.Inv_Wave:x)#7 TYPE READSLICE PAR 0-3635 XREFS 5761 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.7668688710674755} PREDS {{259 0 0-3745 {}}} SUCCS {{259 0 0-3747 {}}} CYCLES {}}
set a(0-3747) {NAME hsplit_y:conc#3 TYPE CONCATENATE PAR 0-3635 XREFS 5762 LOC {1 0.18599996474399985 1 0.7668688710674755 1 0.7668688710674755 7 0.7668688710674755} PREDS {{258 0 0-3724 {}} {259 0 0-3746 {}}} SUCCS {{259 0 0-3748 {}}} CYCLES {}}
set a(0-3748) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,17,0,17) AREA_SCORE 17.00 QUANTITY 2 NAME hsplit_y:acc#8 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-3635 XREFS 5763 LOC {1 0.18599996474399985 1 0.7668688710674755 1 0.7668688710674755 1 0.8214688412858754 7 0.8214688412858754} PREDS {{258 0 0-3705 {}} {259 0 0-3747 {}}} SUCCS {{259 0 0-3749 {}}} CYCLES {}}
set a(0-3749) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y:read_mem(Comp:rsc.d)#3 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-3635 XREFS 5764 LOC {1 1.0 1 1.0 1 1.0 2 0.07379997029519988 8 0.07379997029519988} PREDS {{259 0 0-3748 {}}} SUCCS {{258 0 0-3751 {}} {258 0 0-3763 {}} {258 0 0-3786 {}} {258 0 0-3802 {}}} CYCLES {}}
set a(0-3750) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME hsplit_y:acc#64 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3635 XREFS 5765 LOC {2 0.07379998829519994 5 0.7782688831130755 5 0.7782688831130755 5 0.8247688532990753 8 0.8247688532990753} PREDS {{258 0 0-3740 {}} {258 0 0-3735 {}}} SUCCS {{258 0 0-3752 {}}} CYCLES {}}
set a(0-3751) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME hsplit_y:acc#63 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3635 XREFS 5766 LOC {2 0.07379998829519994 3 0.953499999814 3 0.953499999814 3 0.9999999699999998 8 0.8247688532990753} PREDS {{258 0 0-3749 {}} {258 0 0-3744 {}}} SUCCS {{259 0 0-3752 {}}} CYCLES {}}
set a(0-3752) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME hsplit_y:acc#52 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3635 XREFS 5767 LOC {2 0.12029997648119992 5 0.8247688712990755 5 0.8247688712990755 5 0.8712688414850753 8 0.8712688414850753} PREDS {{258 0 0-3750 {}} {259 0 0-3751 {}}} SUCCS {{258 0 0-3756 {}}} CYCLES {}}
set a(0-3753) {NAME hsplit_y:asn#13 TYPE ASSIGN PAR 0-3635 XREFS 5768 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8712688594850754} PREDS {{774 0 0-3812 {}}} SUCCS {{259 0 0-3754 {}} {256 0 0-3812 {}}} CYCLES {}}
set a(0-3754) {NAME hsplit_y:slc(inv_wave.Inv_Wave:x)#9 TYPE READSLICE PAR 0-3635 XREFS 5769 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8712688594850754} PREDS {{259 0 0-3753 {}}} SUCCS {{259 0 0-3755 {}}} CYCLES {}}
set a(0-3755) {NAME hsplit_y:conc#37 TYPE CONCATENATE PAR 0-3635 XREFS 5770 LOC {1 0.0947999763791999 5 0.8712688594850754 5 0.8712688594850754 8 0.8712688594850754} PREDS {{258 0 0-3731 {}} {259 0 0-3754 {}}} SUCCS {{259 0 0-3756 {}}} CYCLES {}}
set a(0-3756) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(3,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y:write_mem(Vga:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-3635 XREFS 5771 LOC {2 1.0 5 1.0 5 1.0 6 0.0029999700119998805 9 0.0029999700119998805} PREDS {{128 0 0-3679 {}} {774 0 0-3756 {}} {774 0 0-3794 {}} {258 0 0-3752 {}} {259 0 0-3755 {}}} SUCCS {{774 0 0-3756 {}} {774 0 0-3794 {}}} CYCLES {}}
set a(0-3757) {NAME hsplit_y:conc#45 TYPE CONCATENATE PAR 0-3635 XREFS 5772 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7773688711094755} PREDS {{258 0 0-3735 {}}} SUCCS {{258 0 0-3759 {}}} CYCLES {}}
set a(0-3758) {NAME hsplit_y:conc#46 TYPE CONCATENATE PAR 0-3635 XREFS 5773 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7773688711094755} PREDS {{258 0 0-3740 {}}} SUCCS {{259 0 0-3759 {}}} CYCLES {}}
set a(0-3759) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 6 NAME hsplit_y:acc#66 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3635 XREFS 5774 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 5 0.9534999698139999 8 0.8247688412990754} PREDS {{258 0 0-3757 {}} {259 0 0-3758 {}}} SUCCS {{259 0 0-3760 {}}} CYCLES {}}
set a(0-3760) {NAME hsplit_y:slc#10 TYPE READSLICE PAR 0-3635 XREFS 5775 LOC {2 0.12119998848479996 5 0.953499999814 5 0.953499999814 8 0.8247688712990755} PREDS {{259 0 0-3759 {}}} SUCCS {{258 0 0-3767 {}}} CYCLES {}}
set a(0-3761) {NAME hsplit_y:not#9 TYPE NOT PAR 0-3635 XREFS 5776 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7773688711094755} PREDS {{258 0 0-3744 {}}} SUCCS {{259 0 0-3762 {}}} CYCLES {}}
set a(0-3762) {NAME hsplit_y:conc#43 TYPE CONCATENATE PAR 0-3635 XREFS 5777 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7773688711094755} PREDS {{259 0 0-3761 {}}} SUCCS {{258 0 0-3765 {}}} CYCLES {}}
set a(0-3763) {NAME hsplit_y:not#10 TYPE NOT PAR 0-3635 XREFS 5778 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7773688711094755} PREDS {{258 0 0-3749 {}}} SUCCS {{259 0 0-3764 {}}} CYCLES {}}
set a(0-3764) {NAME hsplit_y:conc#44 TYPE CONCATENATE PAR 0-3635 XREFS 5779 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7773688711094755} PREDS {{259 0 0-3763 {}}} SUCCS {{259 0 0-3765 {}}} CYCLES {}}
set a(0-3765) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 6 NAME hsplit_y:acc#65 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3635 XREFS 5780 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 3 0.9999999579999999 8 0.8247688412990754} PREDS {{258 0 0-3762 {}} {259 0 0-3764 {}}} SUCCS {{259 0 0-3766 {}}} CYCLES {}}
set a(0-3766) {NAME hsplit_y:slc#9 TYPE READSLICE PAR 0-3635 XREFS 5781 LOC {2 0.12119998848479996 3 0.999999988 3 0.999999988 8 0.8247688712990755} PREDS {{259 0 0-3765 {}}} SUCCS {{259 0 0-3767 {}}} CYCLES {}}
set a(0-3767) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME hsplit_y:acc#30 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3635 XREFS 5782 LOC {2 0.12119998848479996 5 0.953499999814 5 0.953499999814 5 0.9999999699999998 8 0.8712688414850753} PREDS {{258 0 0-3760 {}} {259 0 0-3766 {}}} SUCCS {{258 0 0-3771 {}}} CYCLES {}}
set a(0-3768) {NAME hsplit_y:asn#14 TYPE ASSIGN PAR 0-3635 XREFS 5783 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8712688594850754} PREDS {{774 0 0-3812 {}}} SUCCS {{259 0 0-3769 {}} {256 0 0-3812 {}}} CYCLES {}}
set a(0-3769) {NAME hsplit_y:slc(inv_wave.Inv_Wave:x)#26 TYPE READSLICE PAR 0-3635 XREFS 5784 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8712688594850754} PREDS {{259 0 0-3768 {}}} SUCCS {{259 0 0-3770 {}}} CYCLES {}}
set a(0-3770) {NAME hsplit_y:conc#38 TYPE CONCATENATE PAR 0-3635 XREFS 5785 LOC {1 0.0947999763791999 6 0.8712688594850754 6 0.8712688594850754 8 0.8712688594850754} PREDS {{258 0 0-3731 {}} {259 0 0-3769 {}}} SUCCS {{259 0 0-3771 {}}} CYCLES {}}
set a(0-3771) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(3,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y:write_mem(Vga:rsc.d)#1 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-3635 XREFS 5786 LOC {2 1.0 6 1.0 6 1.0 7 0.0029999700119998805 9 0.0029999700119998805} PREDS {{128 0 0-3679 {}} {774 0 0-3771 {}} {774 0 0-3809 {}} {258 0 0-3767 {}} {259 0 0-3770 {}}} SUCCS {{774 0 0-3771 {}} {774 0 0-3809 {}}} CYCLES {}}
set a(0-3772) {NAME inv_wave.Inv_Wave:y:asn#3 TYPE ASSIGN PAR 0-3635 XREFS 5787 LOC {0 0.999999988 1 0.9033999876136 1 0.9033999876136 8 0.7746688590986754} PREDS {} SUCCS {{259 0 0-3773 {}}} CYCLES {}}
set a(0-3773) {NAME inv_wave.Inv_Wave:y:conc#5 TYPE CONCATENATE PAR 0-3635 XREFS 5788 LOC {0 0.999999988 1 0.9033999876136 1 0.9033999876136 8 0.7746688590986754} PREDS {{259 0 0-3772 {}}} SUCCS {{258 0 0-3776 {}}} CYCLES {}}
set a(0-3774) {NAME hsplit_y:asn#15 TYPE ASSIGN PAR 0-3635 XREFS 5789 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.7746688590986754} PREDS {{774 0 0-3812 {}}} SUCCS {{259 0 0-3775 {}} {256 0 0-3812 {}}} CYCLES {}}
set a(0-3775) {NAME hsplit_y:slc(inv_wave.Inv_Wave:x)#24 TYPE READSLICE PAR 0-3635 XREFS 5790 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.7746688590986754} PREDS {{259 0 0-3774 {}}} SUCCS {{259 0 0-3776 {}}} CYCLES {}}
set a(0-3776) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,8,0,10) AREA_SCORE 9.00 QUANTITY 4 NAME hsplit_y:acc#67 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3635 XREFS 5791 LOC {1 0.0 1 0.9033999876136 1 0.9033999876136 1 0.9507999578031998 8 0.8220688292882753} PREDS {{258 0 0-3773 {}} {259 0 0-3775 {}}} SUCCS {{258 0 0-3779 {}}} CYCLES {}}
set a(0-3777) {NAME inv_wave.Inv_Wave:y:asn#4 TYPE ASSIGN PAR 0-3635 XREFS 5792 LOC {0 0.999999988 1 0.9507999878032 1 0.9507999878032 8 0.8220688592882754} PREDS {} SUCCS {{259 0 0-3778 {}}} CYCLES {}}
set a(0-3778) {NAME inv_wave.Inv_Wave:y:conc#6 TYPE CONCATENATE PAR 0-3635 XREFS 5793 LOC {0 0.999999988 1 0.9507999878032 1 0.9507999878032 8 0.8220688592882754} PREDS {{259 0 0-3777 {}}} SUCCS {{259 0 0-3779 {}}} CYCLES {}}
set a(0-3779) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 11.00 QUANTITY 3 NAME hsplit_y:acc#55 TYPE ACCU DELAY {1.64 ns} LIBRARY_DELAY {1.64 ns} PAR 0-3635 XREFS 5794 LOC {1 0.0474000001896 1 0.9507999878032 1 0.9507999878032 1 0.9999999579999999 8 0.8712688294850753} PREDS {{258 0 0-3776 {}} {259 0 0-3778 {}}} SUCCS {{258 0 0-3793 {}} {258 0 0-3808 {}}} CYCLES {}}
set a(0-3780) {NAME hsplit_y:conc#49 TYPE CONCATENATE PAR 0-3635 XREFS 5795 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7773688711094755} PREDS {{258 0 0-3735 {}}} SUCCS {{258 0 0-3783 {}}} CYCLES {}}
set a(0-3781) {NAME hsplit_y:not#11 TYPE NOT PAR 0-3635 XREFS 5796 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7773688711094755} PREDS {{258 0 0-3740 {}}} SUCCS {{259 0 0-3782 {}}} CYCLES {}}
set a(0-3782) {NAME hsplit_y:conc#50 TYPE CONCATENATE PAR 0-3635 XREFS 5797 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7773688711094755} PREDS {{259 0 0-3781 {}}} SUCCS {{259 0 0-3783 {}}} CYCLES {}}
set a(0-3783) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 6 NAME hsplit_y:acc#69 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3635 XREFS 5798 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 5 0.9534999698139999 8 0.8247688412990754} PREDS {{258 0 0-3780 {}} {259 0 0-3782 {}}} SUCCS {{259 0 0-3784 {}}} CYCLES {}}
set a(0-3784) {NAME hsplit_y:slc#12 TYPE READSLICE PAR 0-3635 XREFS 5799 LOC {2 0.12119998848479996 5 0.953499999814 5 0.953499999814 8 0.8247688712990755} PREDS {{259 0 0-3783 {}}} SUCCS {{258 0 0-3790 {}}} CYCLES {}}
set a(0-3785) {NAME hsplit_y:conc#47 TYPE CONCATENATE PAR 0-3635 XREFS 5800 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7773688711094755} PREDS {{258 0 0-3744 {}}} SUCCS {{258 0 0-3788 {}}} CYCLES {}}
set a(0-3786) {NAME hsplit_y:not#12 TYPE NOT PAR 0-3635 XREFS 5801 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7773688711094755} PREDS {{258 0 0-3749 {}}} SUCCS {{259 0 0-3787 {}}} CYCLES {}}
set a(0-3787) {NAME hsplit_y:conc#48 TYPE CONCATENATE PAR 0-3635 XREFS 5802 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7773688711094755} PREDS {{259 0 0-3786 {}}} SUCCS {{259 0 0-3788 {}}} CYCLES {}}
set a(0-3788) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 6 NAME hsplit_y:acc#68 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3635 XREFS 5803 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 3 0.9999999579999999 8 0.8247688412990754} PREDS {{258 0 0-3785 {}} {259 0 0-3787 {}}} SUCCS {{259 0 0-3789 {}}} CYCLES {}}
set a(0-3789) {NAME hsplit_y:slc#11 TYPE READSLICE PAR 0-3635 XREFS 5804 LOC {2 0.12119998848479996 3 0.999999988 3 0.999999988 8 0.8247688712990755} PREDS {{259 0 0-3788 {}}} SUCCS {{259 0 0-3790 {}}} CYCLES {}}
set a(0-3790) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME hsplit_y:acc#38 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3635 XREFS 5805 LOC {2 0.12119998848479996 5 0.953499999814 5 0.953499999814 5 0.9999999699999998 8 0.8712688414850753} PREDS {{258 0 0-3784 {}} {259 0 0-3789 {}}} SUCCS {{258 0 0-3794 {}}} CYCLES {}}
set a(0-3791) {NAME hsplit_y:asn#16 TYPE ASSIGN PAR 0-3635 XREFS 5806 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8712688594850754} PREDS {{774 0 0-3812 {}}} SUCCS {{259 0 0-3792 {}} {256 0 0-3812 {}}} CYCLES {}}
set a(0-3792) {NAME hsplit_y:slc(inv_wave.Inv_Wave:x)#13 TYPE READSLICE PAR 0-3635 XREFS 5807 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8712688594850754} PREDS {{259 0 0-3791 {}}} SUCCS {{259 0 0-3793 {}}} CYCLES {}}
set a(0-3793) {NAME hsplit_y:conc#39 TYPE CONCATENATE PAR 0-3635 XREFS 5808 LOC {1 0.0966000003864 7 0.8712688594850754 7 0.8712688594850754 8 0.8712688594850754} PREDS {{258 0 0-3779 {}} {259 0 0-3792 {}}} SUCCS {{259 0 0-3794 {}}} CYCLES {}}
set a(0-3794) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(3,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y:write_mem(Vga:rsc.d)#2 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-3635 XREFS 5809 LOC {2 1.0 7 1.0 7 1.0 8 0.0029999700119998805 9 0.0029999700119998805} PREDS {{128 0 0-3679 {}} {774 0 0-3794 {}} {774 0 0-3756 {}} {258 0 0-3790 {}} {259 0 0-3793 {}}} SUCCS {{774 0 0-3756 {}} {774 0 0-3794 {}}} CYCLES {}}
set a(0-3795) {NAME hsplit_y:conc#53 TYPE CONCATENATE PAR 0-3635 XREFS 5810 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7773688711094755} PREDS {{258 0 0-3735 {}}} SUCCS {{258 0 0-3798 {}}} CYCLES {}}
set a(0-3796) {NAME hsplit_y:not#13 TYPE NOT PAR 0-3635 XREFS 5811 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7773688711094755} PREDS {{258 0 0-3740 {}}} SUCCS {{259 0 0-3797 {}}} CYCLES {}}
set a(0-3797) {NAME hsplit_y:conc#54 TYPE CONCATENATE PAR 0-3635 XREFS 5812 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7773688711094755} PREDS {{259 0 0-3796 {}}} SUCCS {{259 0 0-3798 {}}} CYCLES {}}
set a(0-3798) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 6 NAME hsplit_y:acc#71 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3635 XREFS 5813 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 5 0.9534999698139999 8 0.8247688412990754} PREDS {{258 0 0-3795 {}} {259 0 0-3797 {}}} SUCCS {{259 0 0-3799 {}}} CYCLES {}}
set a(0-3799) {NAME hsplit_y:slc#14 TYPE READSLICE PAR 0-3635 XREFS 5814 LOC {2 0.12119998848479996 5 0.953499999814 5 0.953499999814 8 0.8247688712990755} PREDS {{259 0 0-3798 {}}} SUCCS {{258 0 0-3805 {}}} CYCLES {}}
set a(0-3800) {NAME hsplit_y:not#14 TYPE NOT PAR 0-3635 XREFS 5815 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7773688711094755} PREDS {{258 0 0-3744 {}}} SUCCS {{259 0 0-3801 {}}} CYCLES {}}
set a(0-3801) {NAME hsplit_y:conc#51 TYPE CONCATENATE PAR 0-3635 XREFS 5816 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7773688711094755} PREDS {{259 0 0-3800 {}}} SUCCS {{258 0 0-3803 {}}} CYCLES {}}
set a(0-3802) {NAME hsplit_y:conc#52 TYPE CONCATENATE PAR 0-3635 XREFS 5817 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7773688711094755} PREDS {{258 0 0-3749 {}}} SUCCS {{259 0 0-3803 {}}} CYCLES {}}
set a(0-3803) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 6 NAME hsplit_y:acc#70 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3635 XREFS 5818 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 3 0.9999999579999999 8 0.8247688412990754} PREDS {{258 0 0-3801 {}} {259 0 0-3802 {}}} SUCCS {{259 0 0-3804 {}}} CYCLES {}}
set a(0-3804) {NAME hsplit_y:slc#13 TYPE READSLICE PAR 0-3635 XREFS 5819 LOC {2 0.12119998848479996 3 0.999999988 3 0.999999988 8 0.8247688712990755} PREDS {{259 0 0-3803 {}}} SUCCS {{259 0 0-3805 {}}} CYCLES {}}
set a(0-3805) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME hsplit_y:acc#46 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3635 XREFS 5820 LOC {2 0.12119998848479996 5 0.953499999814 5 0.953499999814 5 0.9999999699999998 8 0.8712688414850753} PREDS {{258 0 0-3799 {}} {259 0 0-3804 {}}} SUCCS {{258 0 0-3809 {}}} CYCLES {}}
set a(0-3806) {NAME hsplit_y:asn#17 TYPE ASSIGN PAR 0-3635 XREFS 5821 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8712688594850754} PREDS {{774 0 0-3812 {}}} SUCCS {{259 0 0-3807 {}} {256 0 0-3812 {}}} CYCLES {}}
set a(0-3807) {NAME hsplit_y:slc(inv_wave.Inv_Wave:x)#27 TYPE READSLICE PAR 0-3635 XREFS 5822 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8712688594850754} PREDS {{259 0 0-3806 {}}} SUCCS {{259 0 0-3808 {}}} CYCLES {}}
set a(0-3808) {NAME hsplit_y:conc#40 TYPE CONCATENATE PAR 0-3635 XREFS 5823 LOC {1 0.0966000003864 8 0.8712688594850754 8 0.8712688594850754 8 0.8712688594850754} PREDS {{258 0 0-3779 {}} {259 0 0-3807 {}}} SUCCS {{259 0 0-3809 {}}} CYCLES {}}
set a(0-3809) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(3,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y:write_mem(Vga:rsc.d)#3 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-3635 XREFS 5824 LOC {2 1.0 8 1.0 8 1.0 9 0.0029999700119998805 9 0.0029999700119998805} PREDS {{128 0 0-3679 {}} {774 0 0-3809 {}} {774 0 0-3771 {}} {258 0 0-3805 {}} {259 0 0-3808 {}}} SUCCS {{774 0 0-3771 {}} {774 0 0-3809 {}}} CYCLES {}}
set a(0-3810) {NAME hsplit_y:asn#18 TYPE ASSIGN PAR 0-3635 XREFS 5825 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {{774 0 0-3812 {}}} SUCCS {{259 0 0-3811 {}} {256 0 0-3812 {}}} CYCLES {}}
set a(0-3811) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 2 NAME hsplit_y:acc#50 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3635 XREFS 5826 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9999999579999999 9 0.9999999579999999} PREDS {{259 0 0-3810 {}}} SUCCS {{259 0 0-3812 {}}} CYCLES {}}
set a(0-3812) {NAME hsplit_y:asn#19 TYPE ASSIGN PAR 0-3635 XREFS 5827 LOC {1 0.0474000001896 1 0.999999988 1 0.999999988 9 0.999999988} PREDS {{128 0 0-3679 {}} {772 0 0-3812 {}} {256 0 0-3638 {}} {256 0 0-3681 {}} {256 0 0-3718 {}} {256 0 0-3726 {}} {256 0 0-3732 {}} {256 0 0-3736 {}} {256 0 0-3741 {}} {256 0 0-3745 {}} {256 0 0-3753 {}} {256 0 0-3768 {}} {256 0 0-3774 {}} {256 0 0-3791 {}} {256 0 0-3806 {}} {256 0 0-3810 {}} {259 0 0-3811 {}}} SUCCS {{774 0 0-3638 {}} {774 0 0-3681 {}} {774 0 0-3718 {}} {774 0 0-3726 {}} {774 0 0-3732 {}} {774 0 0-3736 {}} {774 0 0-3741 {}} {774 0 0-3745 {}} {774 0 0-3753 {}} {774 0 0-3768 {}} {774 0 0-3774 {}} {774 0 0-3791 {}} {774 0 0-3806 {}} {774 0 0-3810 {}} {772 0 0-3812 {}}} CYCLES {}}
set a(0-3635) {CHI {0-3636 0-3637 0-3638 0-3639 0-3640 0-3641 0-3642 0-3643 0-3644 0-3645 0-3646 0-3647 0-3648 0-3649 0-3650 0-3651 0-3652 0-3653 0-3654 0-3655 0-3656 0-3657 0-3658 0-3659 0-3660 0-3661 0-3662 0-3663 0-3664 0-3665 0-3666 0-3667 0-3668 0-3669 0-3670 0-3671 0-3672 0-3673 0-3674 0-3675 0-3676 0-3677 0-3678 0-3679 0-3680 0-3681 0-3682 0-3683 0-3684 0-3685 0-3686 0-3687 0-3688 0-3689 0-3690 0-3691 0-3692 0-3693 0-3694 0-3695 0-3696 0-3697 0-3698 0-3699 0-3700 0-3701 0-3702 0-3703 0-3704 0-3705 0-3706 0-3707 0-3708 0-3709 0-3710 0-3711 0-3712 0-3713 0-3714 0-3715 0-3716 0-3717 0-3718 0-3719 0-3720 0-3721 0-3722 0-3723 0-3724 0-3725 0-3726 0-3727 0-3728 0-3729 0-3730 0-3731 0-3732 0-3733 0-3734 0-3735 0-3736 0-3737 0-3738 0-3739 0-3740 0-3741 0-3742 0-3743 0-3744 0-3745 0-3746 0-3747 0-3748 0-3749 0-3750 0-3751 0-3752 0-3753 0-3754 0-3755 0-3756 0-3757 0-3758 0-3759 0-3760 0-3761 0-3762 0-3763 0-3764 0-3765 0-3766 0-3767 0-3768 0-3769 0-3770 0-3771 0-3772 0-3773 0-3774 0-3775 0-3776 0-3777 0-3778 0-3779 0-3780 0-3781 0-3782 0-3783 0-3784 0-3785 0-3786 0-3787 0-3788 0-3789 0-3790 0-3791 0-3792 0-3793 0-3794 0-3795 0-3796 0-3797 0-3798 0-3799 0-3800 0-3801 0-3802 0-3803 0-3804 0-3805 0-3806 0-3807 0-3808 0-3809 0-3810 0-3811 0-3812} ITERATIONS ? RESET_LATENCY 0 CSTEPS 9 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 9 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 9 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9 NAME hsplit_y TYPE LOOP DELAY {416.67 ns} PAR 0-3616 XREFS 5828 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{258 0 0-3619 {}} {774 0 0-3815 {}} {64 0 0-3633 {}} {259 0 0-3634 {}}} SUCCS {{772 0 0-3634 {}} {131 0 0-3813 {}} {130 0 0-3814 {}} {130 0 0-3815 {}}} CYCLES {}}
set a(0-3813) {NAME hsplit_x:asn#1 TYPE ASSIGN PAR 0-3616 XREFS 5829 LOC {1 0.999999988 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{774 0 0-3815 {}} {131 0 0-3635 {}}} SUCCS {{259 0 0-3814 {}} {256 0 0-3815 {}}} CYCLES {}}
set a(0-3814) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME hsplit_x:acc#1 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3616 XREFS 5830 LOC {2 0.0 2 0.953499999814 2 0.953499999814 2 0.9999999699999998 2 0.9999999699999998} PREDS {{130 0 0-3635 {}} {259 0 0-3813 {}}} SUCCS {{259 0 0-3815 {}}} CYCLES {}}
set a(0-3815) {NAME hsplit_x:asn#2 TYPE ASSIGN PAR 0-3616 XREFS 5831 LOC {2 0.04649998818599996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{772 0 0-3815 {}} {256 0 0-3620 {}} {130 0 0-3635 {}} {256 0 0-3813 {}} {259 0 0-3814 {}}} SUCCS {{774 0 0-3620 {}} {774 0 0-3635 {}} {774 0 0-3813 {}} {772 0 0-3815 {}}} CYCLES {}}
set a(0-3616) {CHI {0-3617 0-3618 0-3619 0-3620 0-3621 0-3622 0-3623 0-3624 0-3625 0-3626 0-3627 0-3628 0-3629 0-3630 0-3631 0-3632 0-3633 0-3634 0-3635 0-3813 0-3814 0-3815} ITERATIONS ? RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 11 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 9 TOTAL_CYCLES 11 NAME hsplit_x TYPE LOOP DELAY {500.00 ns} PAR 0-3595 XREFS 5832 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0-3603 {}} {130 0 0-3604 {}} {130 0 0-3605 {}} {130 0 0-3607 {}} {130 0 0-3608 {}} {130 0 0-3609 {}} {130 0 0-3611 {}} {130 0 0-3612 {}} {130 0 0-3613 {}} {130 0 0-3614 {}} {774 0 0-4247 {}} {774 0 0-4361 {}} {774 0 0-4360 {}} {774 0 0-4359 {}} {774 0 0-4355 {}} {774 0 0-4351 {}} {774 0 0-4347 {}} {774 0 0-4343 {}} {774 0 0-4339 {}} {774 0 0-4335 {}} {774 0 0-4331 {}} {774 0 0-4327 {}} {774 0 0-4323 {}} {774 0 0-4319 {}} {774 0 0-4315 {}} {774 0 0-4311 {}} {774 0 0-4307 {}} {774 0 0-4303 {}} {774 0 0-4299 {}} {774 0 0-4295 {}} {774 0 0-4291 {}} {774 0 0-4287 {}} {774 0 0-4283 {}} {774 0 0-4279 {}} {774 0 0-4275 {}} {774 0 0-4271 {}} {774 0 0-4267 {}} {774 0 0-4263 {}} {774 0 0-4259 {}} {774 0 0-4255 {}} {258 0 0-3610 {}} {774 0 0-4251 {}} {774 0 0-4245 {}} {258 0 0-3606 {}} {774 0 0-4243 {}} {64 0 0-3602 {}} {259 0 0-3615 {}}} SUCCS {{772 0 0-3615 {}} {131 0 0-3816 {}} {130 0 0-3817 {}} {130 0 0-3818 {}} {130 0 0-3819 {}} {130 0 0-3820 {}} {130 0 0-3822 {}} {130 0 0-3823 {}} {130 0 0-3824 {}} {130 0 0-3825 {}} {130 0 0-3826 {}} {130 0 0-3827 {}} {130 0 0-3828 {}} {130 0 0-3829 {}} {130 0 0-3830 {}} {130 0 0-3831 {}} {130 0 0-3832 {}} {130 0 0-3833 {}} {130 0 0-3834 {}} {130 0 0-3835 {}} {130 0 0-4226 {}} {130 0 0-4227 {}} {130 0 0-4228 {}} {130 0 0-4229 {}} {130 0 0-4230 {}} {130 0 0-4231 {}} {130 0 0-4232 {}} {130 0 0-4233 {}} {130 0 0-4234 {}} {130 0 0-4235 {}} {130 0 0-4236 {}} {130 0 0-4237 {}} {130 0 0-4238 {}} {130 0 0-4239 {}} {130 0 0-4240 {}} {130 0 0-4241 {}} {130 0 0-4242 {}} {130 0 0-4243 {}} {130 0 0-4244 {}} {130 0 0-4245 {}} {130 0 0-4246 {}} {130 0 0-4247 {}} {130 0 0-4248 {}} {130 0 0-4249 {}} {130 0 0-4250 {}} {130 0 0-4251 {}} {130 0 0-4252 {}} {130 0 0-4253 {}} {130 0 0-4254 {}} {130 0 0-4255 {}} {130 0 0-4256 {}} {130 0 0-4257 {}} {130 0 0-4258 {}} {130 0 0-4259 {}} {130 0 0-4260 {}} {130 0 0-4261 {}} {130 0 0-4262 {}} {130 0 0-4263 {}} {130 0 0-4264 {}} {130 0 0-4265 {}} {130 0 0-4266 {}} {130 0 0-4267 {}} {130 0 0-4268 {}} {130 0 0-4269 {}} {130 0 0-4270 {}} {130 0 0-4271 {}} {130 0 0-4272 {}} {130 0 0-4273 {}} {130 0 0-4274 {}} {130 0 0-4275 {}} {130 0 0-4276 {}} {130 0 0-4277 {}} {130 0 0-4278 {}} {130 0 0-4279 {}} {130 0 0-4280 {}} {130 0 0-4281 {}} {130 0 0-4282 {}} {130 0 0-4283 {}} {130 0 0-4284 {}} {130 0 0-4285 {}} {130 0 0-4286 {}} {130 0 0-4287 {}} {130 0 0-4288 {}} {130 0 0-4289 {}} {130 0 0-4290 {}} {130 0 0-4291 {}} {130 0 0-4292 {}} {130 0 0-4293 {}} {130 0 0-4294 {}} {130 0 0-4295 {}} {130 0 0-4296 {}} {130 0 0-4297 {}} {130 0 0-4298 {}} {130 0 0-4299 {}} {130 0 0-4300 {}} {130 0 0-4301 {}} {130 0 0-4302 {}} {130 0 0-4303 {}} {130 0 0-4304 {}} {130 0 0-4305 {}} {130 0 0-4306 {}} {130 0 0-4307 {}} {130 0 0-4308 {}} {130 0 0-4309 {}} {130 0 0-4310 {}} {130 0 0-4311 {}} {130 0 0-4312 {}} {130 0 0-4313 {}} {130 0 0-4314 {}} {130 0 0-4315 {}} {130 0 0-4316 {}} {130 0 0-4317 {}} {130 0 0-4318 {}} {130 0 0-4319 {}} {130 0 0-4320 {}} {130 0 0-4321 {}} {130 0 0-4322 {}} {130 0 0-4323 {}} {130 0 0-4324 {}} {130 0 0-4325 {}} {130 0 0-4326 {}} {130 0 0-4327 {}} {130 0 0-4328 {}} {130 0 0-4329 {}} {130 0 0-4330 {}} {130 0 0-4331 {}} {130 0 0-4332 {}} {130 0 0-4333 {}} {130 0 0-4334 {}} {130 0 0-4335 {}} {130 0 0-4336 {}} {130 0 0-4337 {}} {130 0 0-4338 {}} {130 0 0-4339 {}} {130 0 0-4340 {}} {130 0 0-4341 {}} {130 0 0-4342 {}} {130 0 0-4343 {}} {130 0 0-4344 {}} {130 0 0-4345 {}} {130 0 0-4346 {}} {130 0 0-4347 {}} {130 0 0-4348 {}} {130 0 0-4349 {}} {130 0 0-4350 {}} {130 0 0-4351 {}} {130 0 0-4352 {}} {130 0 0-4353 {}} {130 0 0-4354 {}} {130 0 0-4355 {}} {130 0 0-4356 {}} {130 0 0-4357 {}} {130 0 0-4358 {}} {130 0 0-4359 {}} {130 0 0-4360 {}} {130 0 0-4361 {}} {130 0 0-4362 {}} {130 0 0-4363 {}} {130 0 0-4364 {}} {130 0 0-4365 {}} {130 0 0-4366 {}} {130 0 0-4367 {}} {130 0 0-4368 {}} {130 0 0-4369 {}}} CYCLES {}}
set a(0-3816) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:slc(inv_wave.Mn_Inv_Wave_Fct:nbLevels) TYPE READSLICE PAR 0-3595 XREFS 5833 LOC {1 0.999999988 2 0.9318999877276 2 0.9318999877276 2 0.9318999877276} PREDS {{131 0 0-3616 {}}} SUCCS {{258 0 0-3820 {}} {130 0 0-3835 {}}} CYCLES {}}
set a(0-3817) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:asn TYPE ASSIGN PAR 0-3595 XREFS 5834 LOC {1 0.999999988 2 0.890499999562 2 0.890499999562 2 0.890499999562} PREDS {{130 0 0-3616 {}} {774 0 0-4237 {}}} SUCCS {{258 0 0-3819 {}} {130 0 0-3835 {}} {256 0 0-4237 {}}} CYCLES {}}
set a(0-3818) {NAME slc(inv_wave.Mn_Inv_Wave_Fct:nbLevels) TYPE READSLICE PAR 0-3595 XREFS 5835 LOC {1 0.999999988 2 0.890499999562 2 0.890499999562 2 0.890499999562} PREDS {{130 0 0-3616 {}}} SUCCS {{259 0 0-3819 {}} {130 0 0-3835 {}}} CYCLES {}}
set a(0-3819) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_equal(31) AREA_SCORE 13.50 QUANTITY 1 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:equal TYPE EQUAL DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-3595 XREFS 5836 LOC {2 0.0 2 0.890499999562 2 0.890499999562 2 0.9318999697275999 2 0.9318999697275999} PREDS {{130 0 0-3616 {}} {258 0 0-3817 {}} {259 0 0-3818 {}}} SUCCS {{259 0 0-3820 {}} {130 0 0-3835 {}}} CYCLES {}}
set a(0-3820) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:nand TYPE NAND PAR 0-3595 XREFS 5837 LOC {2 0.04139998816559995 2 0.9318999877276 2 0.9318999877276 2 0.9318999877276} PREDS {{130 0 0-3616 {}} {258 0 0-3816 {}} {259 0 0-3819 {}}} SUCCS {{259 0 0-3821 {}} {130 0 0-3835 {}} {258 0 0-4228 {}} {258 0 0-4230 {}} {258 0 0-4233 {}} {258 0 0-4235 {}} {258 0 0-4242 {}} {258 0 0-4244 {}} {258 0 0-4246 {}} {258 0 0-4250 {}} {258 0 0-4254 {}} {258 0 0-4258 {}} {258 0 0-4262 {}} {258 0 0-4266 {}} {258 0 0-4270 {}} {258 0 0-4274 {}} {258 0 0-4278 {}} {258 0 0-4282 {}} {258 0 0-4286 {}} {258 0 0-4290 {}} {258 0 0-4294 {}} {258 0 0-4298 {}} {258 0 0-4302 {}} {258 0 0-4306 {}} {258 0 0-4310 {}} {258 0 0-4314 {}} {258 0 0-4318 {}} {258 0 0-4322 {}} {258 0 0-4326 {}} {258 0 0-4330 {}} {258 0 0-4334 {}} {258 0 0-4338 {}} {258 0 0-4342 {}} {258 0 0-4346 {}} {258 0 0-4350 {}} {258 0 0-4354 {}} {258 0 0-4358 {}}} CYCLES {}}
set a(0-3821) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:sel#2 TYPE SELECT PAR 0-3595 XREFS 5838 LOC {2 0.04139998816559995 2 0.9318999877276 2 0.9318999877276 2 0.9318999877276} PREDS {{259 0 0-3820 {}}} SUCCS {{146 0 0-3822 {}} {146 0 0-3823 {}} {146 0 0-3824 {}} {146 0 0-3825 {}} {146 0 0-3826 {}} {146 0 0-3827 {}} {146 0 0-3828 {}} {146 0 0-3829 {}} {146 0 0-3830 {}} {146 0 0-3831 {}} {146 0 0-3832 {}} {146 0 0-3833 {}} {130 0 0-3834 {}} {130 0 0-3835 {}} {130 0 0-4033 {}} {146 0 0-4034 {}} {146 0 0-4035 {}} {146 0 0-4036 {}} {146 0 0-4037 {}} {146 0 0-4038 {}} {146 0 0-4039 {}} {146 0 0-4040 {}} {146 0 0-4041 {}} {146 0 0-4042 {}} {146 0 0-4043 {}} {146 0 0-4044 {}} {130 0 0-4045 {}} {130 0 0-4046 {}}} CYCLES {}}
set a(0-3822) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn#5 TYPE ASSIGN PAR 0-3595 XREFS 5839 LOC {2 0.04139998816559995 2 0.9318999877276 2 0.9318999877276 2 0.999999988} PREDS {{146 0 0-3821 {}} {130 0 0-3616 {}} {774 0 0-4243 {}}} SUCCS {{259 0 0-3823 {}} {130 0 0-3835 {}} {256 0 0-4243 {}}} CYCLES {}}
set a(0-3823) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1)#20 TYPE READSLICE PAR 0-3595 XREFS 5840 LOC {2 0.04139998816559995 2 0.9318999877276 2 0.9318999877276 2 0.999999988} PREDS {{146 0 0-3821 {}} {130 0 0-3616 {}} {259 0 0-3822 {}}} SUCCS {{258 0 0-3825 {}} {130 0 0-3835 {}}} CYCLES {}}
set a(0-3824) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:asn#1 TYPE ASSIGN PAR 0-3595 XREFS 5841 LOC {2 0.04139998816559995 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{146 0 0-3821 {}} {130 0 0-3616 {}} {774 0 0-4245 {}}} SUCCS {{259 0 0-3825 {}} {130 0 0-3835 {}} {256 0 0-4245 {}}} CYCLES {}}
set a(0-3825) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:conc TYPE CONCATENATE PAR 0-3595 XREFS 5842 LOC {2 0.04139998816559995 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{146 0 0-3821 {}} {130 0 0-3616 {}} {258 0 0-3606 {}} {258 0 0-3823 {}} {259 0 0-3824 {}}} SUCCS {{130 0 0-3835 {}} {258 0 0-4242 {}}} CYCLES {}}
set a(0-3826) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:not TYPE NOT PAR 0-3595 XREFS 5843 LOC {2 0.04139998816559995 2 0.9318999877276 2 0.9318999877276 2 0.9318999877276} PREDS {{146 0 0-3821 {}} {130 0 0-3616 {}} {258 0 0-3612 {}}} SUCCS {{259 0 0-3827 {}} {130 0 0-3835 {}}} CYCLES {}}
set a(0-3827) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,1,2,1,33) AREA_SCORE 32.00 QUANTITY 5 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:acc TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3595 XREFS 5844 LOC {2 0.04139998816559995 2 0.9318999877276 2 0.9318999877276 2 0.9999999579999999 2 0.9999999579999999} PREDS {{146 0 0-3821 {}} {130 0 0-3616 {}} {259 0 0-3826 {}}} SUCCS {{259 0 0-3828 {}} {130 0 0-3835 {}}} CYCLES {}}
set a(0-3828) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:slc TYPE READSLICE PAR 0-3595 XREFS 5845 LOC {2 0.10949998843799995 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{146 0 0-3821 {}} {130 0 0-3616 {}} {259 0 0-3827 {}}} SUCCS {{258 0 0-3835 {}} {258 0 0-4040 {}} {258 0 0-4046 {}} {258 0 0-4244 {}}} CYCLES {}}
set a(0-3829) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:not#1 TYPE NOT PAR 0-3595 XREFS 5846 LOC {2 0.04139998816559995 2 0.9318999877276 2 0.9318999877276 2 0.9318999877276} PREDS {{146 0 0-3821 {}} {130 0 0-3616 {}} {258 0 0-3614 {}}} SUCCS {{259 0 0-3830 {}} {130 0 0-3835 {}}} CYCLES {}}
set a(0-3830) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,1,2,1,33) AREA_SCORE 32.00 QUANTITY 5 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:acc#1 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3595 XREFS 5847 LOC {2 0.04139998816559995 2 0.9318999877276 2 0.9318999877276 2 0.9999999579999999 2 0.9999999579999999} PREDS {{146 0 0-3821 {}} {130 0 0-3616 {}} {259 0 0-3829 {}}} SUCCS {{259 0 0-3831 {}} {130 0 0-3835 {}}} CYCLES {}}
set a(0-3831) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:slc#1 TYPE READSLICE PAR 0-3595 XREFS 5848 LOC {2 0.10949998843799995 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{146 0 0-3821 {}} {130 0 0-3616 {}} {259 0 0-3830 {}}} SUCCS {{258 0 0-3835 {}} {258 0 0-4046 {}} {258 0 0-4246 {}}} CYCLES {}}
set a(0-3832) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:acc#2 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3595 XREFS 5849 LOC {2 0.04139998816559995 2 0.9318999877276 2 0.9318999877276 2 0.9999999579999999 2 0.9999999579999999} PREDS {{146 0 0-3821 {}} {130 0 0-3616 {}} {258 0 0-3612 {}}} SUCCS {{130 0 0-3835 {}} {258 0 0-4233 {}}} CYCLES {}}
set a(0-3833) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:acc#3 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3595 XREFS 5850 LOC {2 0.04139998816559995 2 0.9318999877276 2 0.9318999877276 2 0.9999999579999999 2 0.9999999579999999} PREDS {{146 0 0-3821 {}} {130 0 0-3616 {}} {258 0 0-3614 {}}} SUCCS {{130 0 0-3835 {}} {258 0 0-4235 {}}} CYCLES {}}
set a(0-3834) {NAME hsplit_x#1:asn(inv_wave.Inv_Wave#1:y) TYPE ASSIGN PAR 0-3595 XREFS 5851 LOC {2 0.04139998816559995 2 0.9318999877276 2 0.9318999877276 2 0.999999988} PREDS {{130 0 0-3821 {}} {130 0 0-3616 {}} {772 0 0-3835 {}}} SUCCS {{259 0 0-3835 {}}} CYCLES {}}
set a(0-3836) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn#6 TYPE ASSIGN PAR 0-3835 XREFS 5852 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8646999994588} PREDS {} SUCCS {{259 0 0-3837 {}} {130 0 0-3852 {}}} CYCLES {}}
set a(0-3837) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1)#21 TYPE READSLICE PAR 0-3835 XREFS 5853 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8646999994588} PREDS {{259 0 0-3836 {}}} SUCCS {{259 0 0-3838 {}} {130 0 0-3852 {}}} CYCLES {}}
set a(0-3838) {NAME hsplit_x#1:and TYPE AND PAR 0-3835 XREFS 5854 LOC {1 0.0 1 0.0 1 0.0 1 0.8646999994588} PREDS {{259 0 0-3837 {}}} SUCCS {{258 0 0-3845 {}} {130 0 0-3852 {}} {258 0 0-3854 {}}} CYCLES {}}
set a(0-3839) {NAME hsplit_x#1:asn TYPE ASSIGN PAR 0-3835 XREFS 5855 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{774 0 0-4032 {}}} SUCCS {{259 0 0-3840 {}} {130 0 0-3852 {}} {256 0 0-4032 {}}} CYCLES {}}
set a(0-3840) {NAME hsplit_x#1:conc TYPE CONCATENATE PAR 0-3835 XREFS 5856 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-3839 {}}} SUCCS {{258 0 0-3848 {}} {130 0 0-3852 {}}} CYCLES {}}
set a(0-3841) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn#7 TYPE ASSIGN PAR 0-3835 XREFS 5857 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8646999994588} PREDS {} SUCCS {{259 0 0-3842 {}} {130 0 0-3852 {}}} CYCLES {}}
set a(0-3842) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1)#22 TYPE READSLICE PAR 0-3835 XREFS 5858 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8646999994588} PREDS {{259 0 0-3841 {}}} SUCCS {{258 0 0-3844 {}} {130 0 0-3852 {}}} CYCLES {}}
set a(0-3843) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:asn#2 TYPE ASSIGN PAR 0-3835 XREFS 5859 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 1 0.8646999994588} PREDS {} SUCCS {{259 0 0-3844 {}} {130 0 0-3852 {}}} CYCLES {}}
set a(0-3844) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:conc#6 TYPE CONCATENATE PAR 0-3835 XREFS 5860 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 1 0.8646999994588} PREDS {{258 0 0-3842 {}} {259 0 0-3843 {}}} SUCCS {{259 0 0-3845 {}} {130 0 0-3852 {}}} CYCLES {}}
set a(0-3845) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(31,0,9,1,31) AREA_SCORE 31.00 QUANTITY 1 NAME hsplit_x#1:acc#2 TYPE ACCU DELAY {2.24 ns} LIBRARY_DELAY {2.24 ns} PAR 0-3835 XREFS 5861 LOC {1 0.0 1 0.8646999994588 1 0.8646999994588 1 0.9318999697275999 1 0.9318999697275999} PREDS {{258 0 0-3838 {}} {259 0 0-3844 {}}} SUCCS {{259 0 0-3846 {}} {130 0 0-3852 {}}} CYCLES {}}
set a(0-3846) {NAME hsplit_x#1:not#2 TYPE NOT PAR 0-3835 XREFS 5862 LOC {1 0.06719998826879996 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-3845 {}}} SUCCS {{259 0 0-3847 {}} {130 0 0-3852 {}}} CYCLES {}}
set a(0-3847) {NAME hsplit_x#1:conc#1 TYPE CONCATENATE PAR 0-3835 XREFS 5863 LOC {1 0.06719998826879996 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-3846 {}}} SUCCS {{259 0 0-3848 {}} {130 0 0-3852 {}}} CYCLES {}}
set a(0-3848) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,1,9,0,33) AREA_SCORE 32.00 QUANTITY 1 NAME hsplit_x#1:acc#3 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3835 XREFS 5864 LOC {1 0.06719998826879996 1 0.9318999877276 1 0.9318999877276 1 0.9999999579999999 1 0.9999999579999999} PREDS {{258 0 0-3840 {}} {259 0 0-3847 {}}} SUCCS {{259 0 0-3849 {}} {130 0 0-3852 {}}} CYCLES {}}
set a(0-3849) {NAME hsplit_x#1:slc#1 TYPE READSLICE PAR 0-3835 XREFS 5865 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-3848 {}}} SUCCS {{259 0 0-3850 {}} {130 0 0-3852 {}}} CYCLES {}}
set a(0-3850) {NAME hsplit_x#1:slc TYPE READSLICE PAR 0-3835 XREFS 5866 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-3849 {}}} SUCCS {{259 0 0-3851 {}} {130 0 0-3852 {}}} CYCLES {}}
set a(0-3851) {NAME hsplit_x#1:not TYPE NOT PAR 0-3835 XREFS 5867 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-3850 {}}} SUCCS {{259 0 0-3852 {}}} CYCLES {}}
set a(0-3852) {NAME break(hsplit_x#1) TYPE TERMINATE PAR 0-3835 XREFS 5868 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{130 0 0-3836 {}} {130 0 0-3837 {}} {130 0 0-3838 {}} {130 0 0-3839 {}} {130 0 0-3840 {}} {130 0 0-3841 {}} {130 0 0-3842 {}} {130 0 0-3843 {}} {130 0 0-3844 {}} {130 0 0-3845 {}} {130 0 0-3846 {}} {130 0 0-3847 {}} {130 0 0-3848 {}} {130 0 0-3849 {}} {130 0 0-3850 {}} {259 0 0-3851 {}}} SUCCS {{129 0 0-3853 {}} {64 0 0-3854 {}}} CYCLES {}}
set a(0-3853) {NAME hsplit_y#1:asn(inv_wave.Inv_Wave#1:x) TYPE ASSIGN PAR 0-3835 XREFS 5869 LOC {1 0.0 1 0.0 1 0.0 1 0.999999988} PREDS {{772 0 0-3854 {}} {129 0 0-3852 {}}} SUCCS {{259 0 0-3854 {}}} CYCLES {}}
set a(0-3855) {NAME hsplit_y#1:asn TYPE ASSIGN PAR 0-3854 XREFS 5870 LOC {0 0.999999988 1 0.0 1 0.0 7 0.775167999100672} PREDS {} SUCCS {{259 0 0-3856 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3856) {NAME hsplit_y#1:and#4 TYPE AND PAR 0-3854 XREFS 5871 LOC {1 0.0 1 0.0 1 0.0 7 0.775167999100672} PREDS {{259 0 0-3855 {}}} SUCCS {{258 0 0-3890 {}} {130 0 0-3897 {}} {258 0 0-3922 {}}} CYCLES {}}
set a(0-3857) {NAME hsplit_y#1:asn#1 TYPE ASSIGN PAR 0-3854 XREFS 5872 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 8 0.9318999877276} PREDS {{774 0 0-4029 {}}} SUCCS {{259 0 0-3858 {}} {130 0 0-3897 {}} {256 0 0-4029 {}}} CYCLES {}}
set a(0-3858) {NAME hsplit_y#1:conc#41 TYPE CONCATENATE PAR 0-3854 XREFS 5873 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 8 0.9318999877276} PREDS {{259 0 0-3857 {}}} SUCCS {{258 0 0-3893 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3859) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#56 TYPE ASSIGN PAR 0-3854 XREFS 5874 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3860) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#57 TYPE ASSIGN PAR 0-3854 XREFS 5875 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3861) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#58 TYPE ASSIGN PAR 0-3854 XREFS 5876 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3862) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#59 TYPE ASSIGN PAR 0-3854 XREFS 5877 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3863) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#60 TYPE ASSIGN PAR 0-3854 XREFS 5878 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3864) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#61 TYPE ASSIGN PAR 0-3854 XREFS 5879 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3865) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#62 TYPE ASSIGN PAR 0-3854 XREFS 5880 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3866) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#63 TYPE ASSIGN PAR 0-3854 XREFS 5881 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3867) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#64 TYPE ASSIGN PAR 0-3854 XREFS 5882 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3868) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#65 TYPE ASSIGN PAR 0-3854 XREFS 5883 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3869) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#66 TYPE ASSIGN PAR 0-3854 XREFS 5884 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3870) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#67 TYPE ASSIGN PAR 0-3854 XREFS 5885 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3871) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#68 TYPE ASSIGN PAR 0-3854 XREFS 5886 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3872) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#69 TYPE ASSIGN PAR 0-3854 XREFS 5887 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3873) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#70 TYPE ASSIGN PAR 0-3854 XREFS 5888 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3874) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#71 TYPE ASSIGN PAR 0-3854 XREFS 5889 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3875) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#72 TYPE ASSIGN PAR 0-3854 XREFS 5890 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3876) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#73 TYPE ASSIGN PAR 0-3854 XREFS 5891 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3877) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#74 TYPE ASSIGN PAR 0-3854 XREFS 5892 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3878) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#75 TYPE ASSIGN PAR 0-3854 XREFS 5893 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3879) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#76 TYPE ASSIGN PAR 0-3854 XREFS 5894 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3880) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#77 TYPE ASSIGN PAR 0-3854 XREFS 5895 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3881) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#78 TYPE ASSIGN PAR 0-3854 XREFS 5896 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3882) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#79 TYPE ASSIGN PAR 0-3854 XREFS 5897 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3883) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#80 TYPE ASSIGN PAR 0-3854 XREFS 5898 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3884) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#81 TYPE ASSIGN PAR 0-3854 XREFS 5899 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3885) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#82 TYPE ASSIGN PAR 0-3854 XREFS 5900 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3886) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#83 TYPE ASSIGN PAR 0-3854 XREFS 5901 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3887) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#84 TYPE ASSIGN PAR 0-3854 XREFS 5902 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{258 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3888) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#85 TYPE ASSIGN PAR 0-3854 XREFS 5903 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {} SUCCS {{259 0 0-3889 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3889) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:conc#4 TYPE CONCATENATE PAR 0-3854 XREFS 5904 LOC {0 0.999999988 1 0.8646999994588 1 0.8646999994588 8 0.8646999994588} PREDS {{258 0 0-3887 {}} {258 0 0-3886 {}} {258 0 0-3885 {}} {258 0 0-3884 {}} {258 0 0-3883 {}} {258 0 0-3882 {}} {258 0 0-3881 {}} {258 0 0-3880 {}} {258 0 0-3879 {}} {258 0 0-3878 {}} {258 0 0-3877 {}} {258 0 0-3876 {}} {258 0 0-3875 {}} {258 0 0-3874 {}} {258 0 0-3873 {}} {258 0 0-3872 {}} {258 0 0-3871 {}} {258 0 0-3870 {}} {258 0 0-3869 {}} {258 0 0-3868 {}} {258 0 0-3867 {}} {258 0 0-3866 {}} {258 0 0-3865 {}} {258 0 0-3864 {}} {258 0 0-3863 {}} {258 0 0-3862 {}} {258 0 0-3861 {}} {258 0 0-3860 {}} {258 0 0-3859 {}} {259 0 0-3888 {}}} SUCCS {{259 0 0-3890 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3890) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(31,0,9,1,31) AREA_SCORE 31.00 QUANTITY 1 NAME hsplit_y#1:acc#51 TYPE ACCU DELAY {2.24 ns} LIBRARY_DELAY {2.24 ns} PAR 0-3854 XREFS 5905 LOC {1 0.0 1 0.8646999994588 1 0.8646999994588 1 0.9318999697275999 8 0.9318999697275999} PREDS {{258 0 0-3856 {}} {259 0 0-3889 {}}} SUCCS {{259 0 0-3891 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3891) {NAME hsplit_y#1:not#8 TYPE NOT PAR 0-3854 XREFS 5906 LOC {1 0.06719998826879996 1 0.9318999877276 1 0.9318999877276 8 0.9318999877276} PREDS {{259 0 0-3890 {}}} SUCCS {{259 0 0-3892 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3892) {NAME hsplit_y#1:conc#42 TYPE CONCATENATE PAR 0-3854 XREFS 5907 LOC {1 0.06719998826879996 1 0.9318999877276 1 0.9318999877276 8 0.9318999877276} PREDS {{259 0 0-3891 {}}} SUCCS {{259 0 0-3893 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3893) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,1,10,0,33) AREA_SCORE 32.00 QUANTITY 1 NAME hsplit_y#1:acc#57 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3854 XREFS 5908 LOC {1 0.06719998826879996 1 0.9318999877276 1 0.9318999877276 1 0.9999999579999999 8 0.9999999579999999} PREDS {{258 0 0-3858 {}} {259 0 0-3892 {}}} SUCCS {{259 0 0-3894 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3894) {NAME hsplit_y#1:slc#8 TYPE READSLICE PAR 0-3854 XREFS 5909 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 8 0.999999988} PREDS {{259 0 0-3893 {}}} SUCCS {{259 0 0-3895 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3895) {NAME hsplit_y#1:slc TYPE READSLICE PAR 0-3854 XREFS 5910 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 8 0.999999988} PREDS {{259 0 0-3894 {}}} SUCCS {{259 0 0-3896 {}} {130 0 0-3897 {}}} CYCLES {}}
set a(0-3896) {NAME hsplit_y#1:not TYPE NOT PAR 0-3854 XREFS 5911 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 8 0.999999988} PREDS {{259 0 0-3895 {}}} SUCCS {{259 0 0-3897 {}}} CYCLES {}}
set a(0-3897) {NAME break(hsplit_y#1) TYPE TERMINATE PAR 0-3854 XREFS 5912 LOC {1 0.13529998854119996 1 0.999999988 1 0.999999988 8 0.999999988} PREDS {{130 0 0-3855 {}} {130 0 0-3856 {}} {130 0 0-3857 {}} {130 0 0-3858 {}} {130 0 0-3859 {}} {130 0 0-3860 {}} {130 0 0-3861 {}} {130 0 0-3862 {}} {130 0 0-3863 {}} {130 0 0-3864 {}} {130 0 0-3865 {}} {130 0 0-3866 {}} {130 0 0-3867 {}} {130 0 0-3868 {}} {130 0 0-3869 {}} {130 0 0-3870 {}} {130 0 0-3871 {}} {130 0 0-3872 {}} {130 0 0-3873 {}} {130 0 0-3874 {}} {130 0 0-3875 {}} {130 0 0-3876 {}} {130 0 0-3877 {}} {130 0 0-3878 {}} {130 0 0-3879 {}} {130 0 0-3880 {}} {130 0 0-3881 {}} {130 0 0-3882 {}} {130 0 0-3883 {}} {130 0 0-3884 {}} {130 0 0-3885 {}} {130 0 0-3886 {}} {130 0 0-3887 {}} {130 0 0-3888 {}} {130 0 0-3889 {}} {130 0 0-3890 {}} {130 0 0-3891 {}} {130 0 0-3892 {}} {130 0 0-3893 {}} {130 0 0-3894 {}} {130 0 0-3895 {}} {259 0 0-3896 {}}} SUCCS {{128 0 0-3973 {}} {128 0 0-3988 {}} {128 0 0-4011 {}} {128 0 0-4026 {}} {128 0 0-4029 {}}} CYCLES {}}
set a(0-3898) {NAME hsplit_y#1:asn#2 TYPE ASSIGN PAR 0-3854 XREFS 5913 LOC {0 0.999999988 1 0.8506000234024002 1 0.8506000234024002 7 0.734968010939872} PREDS {} SUCCS {{258 0 0-3901 {}}} CYCLES {}}
set a(0-3899) {NAME hsplit_y#1:asn#3 TYPE ASSIGN PAR 0-3854 XREFS 5914 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.734968010939872} PREDS {{774 0 0-4029 {}}} SUCCS {{259 0 0-3900 {}} {256 0 0-4029 {}}} CYCLES {}}
set a(0-3900) {NAME hsplit_y#1:slc(inv_wave.Inv_Wave#1:x) TYPE READSLICE PAR 0-3854 XREFS 5915 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.734968010939872} PREDS {{259 0 0-3899 {}}} SUCCS {{259 0 0-3901 {}}} CYCLES {}}
set a(0-3901) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME hsplit_y#1:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3854 XREFS 5916 LOC {1 0.0 1 0.8506000234024002 1 0.8506000234024002 1 0.8970999935884 7 0.7814679811258718} PREDS {{258 0 0-3898 {}} {259 0 0-3900 {}}} SUCCS {{258 0 0-3904 {}}} CYCLES {}}
set a(0-3902) {NAME inv_wave.Inv_Wave#1:y:asn TYPE ASSIGN PAR 0-3854 XREFS 5917 LOC {0 0.999999988 1 0.8971000115884001 1 0.8971000115884001 7 0.7814679991258721} PREDS {} SUCCS {{259 0 0-3903 {}}} CYCLES {}}
set a(0-3903) {NAME inv_wave.Inv_Wave#1:y:conc TYPE CONCATENATE PAR 0-3854 XREFS 5918 LOC {0 0.999999988 1 0.8971000115884001 1 0.8971000115884001 7 0.7814679991258721} PREDS {{259 0 0-3902 {}}} SUCCS {{259 0 0-3904 {}}} CYCLES {}}
set a(0-3904) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME hsplit_y#1:acc#1 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-3854 XREFS 5919 LOC {1 0.04649998818599996 1 0.8971000115884001 1 0.8971000115884001 1 0.9453999817816 7 0.8297679693190719} PREDS {{258 0 0-3901 {}} {259 0 0-3903 {}}} SUCCS {{258 0 0-3951 {}} {258 0 0-3955 {}}} CYCLES {}}
set a(0-3905) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#86 TYPE ASSIGN PAR 0-3854 XREFS 5920 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{258 0 0-3921 {}}} CYCLES {}}
set a(0-3906) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#87 TYPE ASSIGN PAR 0-3854 XREFS 5921 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{258 0 0-3921 {}}} CYCLES {}}
set a(0-3907) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#88 TYPE ASSIGN PAR 0-3854 XREFS 5922 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{258 0 0-3921 {}}} CYCLES {}}
set a(0-3908) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#89 TYPE ASSIGN PAR 0-3854 XREFS 5923 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{258 0 0-3921 {}}} CYCLES {}}
set a(0-3909) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#90 TYPE ASSIGN PAR 0-3854 XREFS 5924 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{258 0 0-3921 {}}} CYCLES {}}
set a(0-3910) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#91 TYPE ASSIGN PAR 0-3854 XREFS 5925 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{258 0 0-3921 {}}} CYCLES {}}
set a(0-3911) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#92 TYPE ASSIGN PAR 0-3854 XREFS 5926 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{258 0 0-3921 {}}} CYCLES {}}
set a(0-3912) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#93 TYPE ASSIGN PAR 0-3854 XREFS 5927 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{258 0 0-3921 {}}} CYCLES {}}
set a(0-3913) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#94 TYPE ASSIGN PAR 0-3854 XREFS 5928 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{258 0 0-3921 {}}} CYCLES {}}
set a(0-3914) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#95 TYPE ASSIGN PAR 0-3854 XREFS 5929 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{258 0 0-3921 {}}} CYCLES {}}
set a(0-3915) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#96 TYPE ASSIGN PAR 0-3854 XREFS 5930 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{258 0 0-3921 {}}} CYCLES {}}
set a(0-3916) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#97 TYPE ASSIGN PAR 0-3854 XREFS 5931 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{258 0 0-3921 {}}} CYCLES {}}
set a(0-3917) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#98 TYPE ASSIGN PAR 0-3854 XREFS 5932 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{258 0 0-3921 {}}} CYCLES {}}
set a(0-3918) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#99 TYPE ASSIGN PAR 0-3854 XREFS 5933 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{258 0 0-3921 {}}} CYCLES {}}
set a(0-3919) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#100 TYPE ASSIGN PAR 0-3854 XREFS 5934 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{258 0 0-3921 {}}} CYCLES {}}
set a(0-3920) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#101 TYPE ASSIGN PAR 0-3854 XREFS 5935 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {} SUCCS {{259 0 0-3921 {}}} CYCLES {}}
set a(0-3921) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:conc#2 TYPE CONCATENATE PAR 0-3854 XREFS 5936 LOC {0 0.999999988 1 0.775167999100672 1 0.775167999100672 7 0.775167999100672} PREDS {{258 0 0-3919 {}} {258 0 0-3918 {}} {258 0 0-3917 {}} {258 0 0-3916 {}} {258 0 0-3915 {}} {258 0 0-3914 {}} {258 0 0-3913 {}} {258 0 0-3912 {}} {258 0 0-3911 {}} {258 0 0-3910 {}} {258 0 0-3909 {}} {258 0 0-3908 {}} {258 0 0-3907 {}} {258 0 0-3906 {}} {258 0 0-3905 {}} {259 0 0-3920 {}}} SUCCS {{259 0 0-3922 {}}} CYCLES {}}
set a(0-3922) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,8,0,17) AREA_SCORE 17.00 QUANTITY 1 NAME hsplit_y#1:acc#4 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-3854 XREFS 5937 LOC {1 0.0 1 0.775167999100672 1 0.775167999100672 1 0.8297679693190719 7 0.8297679693190719} PREDS {{258 0 0-3856 {}} {259 0 0-3921 {}}} SUCCS {{258 0 0-3956 {}} {258 0 0-3965 {}}} CYCLES {}}
set a(0-3923) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn#8 TYPE ASSIGN PAR 0-3854 XREFS 5938 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.7313679869254719} PREDS {} SUCCS {{259 0 0-3924 {}}} CYCLES {}}
set a(0-3924) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1)#23 TYPE READSLICE PAR 0-3854 XREFS 5939 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.7313679869254719} PREDS {{259 0 0-3923 {}}} SUCCS {{258 0 0-3926 {}}} CYCLES {}}
set a(0-3925) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:asn#3 TYPE ASSIGN PAR 0-3854 XREFS 5940 LOC {0 0.999999988 1 0.7313679869254719 1 0.7313679869254719 7 0.7313679869254719} PREDS {} SUCCS {{259 0 0-3926 {}}} CYCLES {}}
set a(0-3926) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:if#2:conc#7 TYPE CONCATENATE PAR 0-3854 XREFS 5941 LOC {0 0.999999988 1 0.7313679869254719 1 0.7313679869254719 7 0.7313679869254719} PREDS {{258 0 0-3924 {}} {259 0 0-3925 {}}} SUCCS {{258 0 0-3931 {}}} CYCLES {}}
set a(0-3927) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn#9 TYPE ASSIGN PAR 0-3854 XREFS 5942 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.7313679869254719} PREDS {} SUCCS {{259 0 0-3928 {}}} CYCLES {}}
set a(0-3928) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1)#24 TYPE READSLICE PAR 0-3854 XREFS 5943 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.7313679869254719} PREDS {{259 0 0-3927 {}}} SUCCS {{258 0 0-3930 {}}} CYCLES {}}
set a(0-3929) {NAME hsplit_y#1:asn#4 TYPE ASSIGN PAR 0-3854 XREFS 5944 LOC {0 0.999999988 1 0.7313679869254719 1 0.7313679869254719 7 0.7313679869254719} PREDS {} SUCCS {{259 0 0-3930 {}}} CYCLES {}}
set a(0-3930) {NAME hsplit_y#1:conc#33 TYPE CONCATENATE PAR 0-3854 XREFS 5945 LOC {0 0.999999988 1 0.7313679869254719 1 0.7313679869254719 7 0.7313679869254719} PREDS {{258 0 0-3928 {}} {259 0 0-3929 {}}} SUCCS {{259 0 0-3931 {}}} CYCLES {}}
set a(0-3931) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 11.00 QUANTITY 3 NAME hsplit_y#1:acc#61 TYPE ACCU DELAY {1.64 ns} LIBRARY_DELAY {1.64 ns} PAR 0-3854 XREFS 5946 LOC {1 0.0 1 0.7313679869254719 1 0.7313679869254719 1 0.7805679571222718 7 0.7805679571222718} PREDS {{258 0 0-3926 {}} {259 0 0-3930 {}}} SUCCS {{258 0 0-3941 {}}} CYCLES {}}
set a(0-3932) {NAME inv_wave.Inv_Wave#1:y:asn#1 TYPE ASSIGN PAR 0-3854 XREFS 5947 LOC {0 0.999999988 1 0.732267998929072 1 0.732267998929072 7 0.732267998929072} PREDS {} SUCCS {{259 0 0-3933 {}}} CYCLES {}}
set a(0-3933) {NAME inv_wave.Inv_Wave#1:y:conc#1 TYPE CONCATENATE PAR 0-3854 XREFS 5948 LOC {0 0.999999988 1 0.732267998929072 1 0.732267998929072 7 0.732267998929072} PREDS {{259 0 0-3932 {}}} SUCCS {{258 0 0-3940 {}}} CYCLES {}}
set a(0-3934) {NAME hsplit_y#1:asn#5 TYPE ASSIGN PAR 0-3854 XREFS 5949 LOC {0 0.999999988 1 0.685768010743072 1 0.685768010743072 7 0.685768010743072} PREDS {} SUCCS {{258 0 0-3939 {}}} CYCLES {}}
set a(0-3935) {NAME hsplit_y#1:asn#6 TYPE ASSIGN PAR 0-3854 XREFS 5950 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.6437680225750722} PREDS {{774 0 0-4029 {}}} SUCCS {{259 0 0-3936 {}} {256 0 0-4029 {}}} CYCLES {}}
set a(0-3936) {NAME hsplit_y#1:slc(inv_wave.Inv_Wave#1:x)#22 TYPE READSLICE PAR 0-3854 XREFS 5951 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.6437680225750722} PREDS {{259 0 0-3935 {}}} SUCCS {{258 0 0-3938 {}}} CYCLES {}}
set a(0-3937) {NAME hsplit_y#1:conc TYPE CONCATENATE PAR 0-3854 XREFS 5952 LOC {0 0.999999988 1 0.6437680225750722 1 0.6437680225750722 7 0.6437680225750722} PREDS {} SUCCS {{259 0 0-3938 {}}} CYCLES {}}
set a(0-3938) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(3,0,3,0,4) AREA_SCORE 3.00 QUANTITY 1 NAME hsplit_y#1:acc#58 TYPE ACCU DELAY {1.40 ns} LIBRARY_DELAY {1.40 ns} PAR 0-3854 XREFS 5953 LOC {1 0.0 1 0.6437680225750722 1 0.6437680225750722 1 0.685767992743072 7 0.685767992743072} PREDS {{258 0 0-3936 {}} {259 0 0-3937 {}}} SUCCS {{259 0 0-3939 {}}} CYCLES {}}
set a(0-3939) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,7,0,9) AREA_SCORE 8.00 QUANTITY 1 NAME hsplit_y#1:acc#59 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3854 XREFS 5954 LOC {1 0.04199998816799995 1 0.685768010743072 1 0.685768010743072 1 0.7322679809290719 7 0.7322679809290719} PREDS {{258 0 0-3934 {}} {259 0 0-3938 {}}} SUCCS {{259 0 0-3940 {}}} CYCLES {}}
set a(0-3940) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME hsplit_y#1:acc#60 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-3854 XREFS 5955 LOC {1 0.0884999763539999 1 0.732267998929072 1 0.732267998929072 1 0.7805679691222719 7 0.7805679691222719} PREDS {{258 0 0-3933 {}} {259 0 0-3939 {}}} SUCCS {{259 0 0-3941 {}}} CYCLES {}}
set a(0-3941) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 11.00 QUANTITY 3 NAME hsplit_y#1:acc#5 TYPE ACCU DELAY {1.64 ns} LIBRARY_DELAY {1.64 ns} PAR 0-3854 XREFS 5956 LOC {1 0.13679996454719986 1 0.7805679871222719 1 0.7805679871222719 1 0.8297679573190718 7 0.8297679573190718} PREDS {{258 0 0-3931 {}} {259 0 0-3940 {}}} SUCCS {{258 0 0-3960 {}} {258 0 0-3964 {}}} CYCLES {}}
set a(0-3942) {NAME hsplit_y#1:asn#7 TYPE ASSIGN PAR 0-3854 XREFS 5957 LOC {0 0.999999988 1 0.9052000116208001 1 0.9052000116208001 8 0.7266688829066755} PREDS {} SUCCS {{258 0 0-3945 {}}} CYCLES {}}
set a(0-3943) {NAME hsplit_y#1:asn#8 TYPE ASSIGN PAR 0-3854 XREFS 5958 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.7266688829066755} PREDS {{774 0 0-4029 {}}} SUCCS {{259 0 0-3944 {}} {256 0 0-4029 {}}} CYCLES {}}
set a(0-3944) {NAME hsplit_y#1:slc(inv_wave.Inv_Wave#1:x)#23 TYPE READSLICE PAR 0-3854 XREFS 5959 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.7266688829066755} PREDS {{259 0 0-3943 {}}} SUCCS {{259 0 0-3945 {}}} CYCLES {}}
set a(0-3945) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 5 NAME hsplit_y#1:acc#62 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3854 XREFS 5960 LOC {1 0.0 1 0.9052000116208001 1 0.9052000116208001 1 0.9516999818067999 8 0.7731688530926754} PREDS {{258 0 0-3942 {}} {259 0 0-3944 {}}} SUCCS {{258 0 0-3948 {}}} CYCLES {}}
set a(0-3946) {NAME inv_wave.Inv_Wave#1:y:asn#2 TYPE ASSIGN PAR 0-3854 XREFS 5961 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 8 0.7731688710926755} PREDS {} SUCCS {{259 0 0-3947 {}}} CYCLES {}}
set a(0-3947) {NAME inv_wave.Inv_Wave#1:y:conc#2 TYPE CONCATENATE PAR 0-3854 XREFS 5962 LOC {0 0.999999988 1 0.9516999998068 1 0.9516999998068 8 0.7731688710926755} PREDS {{259 0 0-3946 {}}} SUCCS {{259 0 0-3948 {}}} CYCLES {}}
set a(0-3948) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME hsplit_y#1:acc#13 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-3854 XREFS 5963 LOC {1 0.04649998818599996 1 0.9516999998068 1 0.9516999998068 1 0.9999999699999998 8 0.8214688412858754} PREDS {{258 0 0-3945 {}} {259 0 0-3947 {}}} SUCCS {{258 0 0-3972 {}} {258 0 0-3987 {}}} CYCLES {}}
set a(0-3949) {NAME hsplit_y#1:asn#9 TYPE ASSIGN PAR 0-3854 XREFS 5964 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.8843679755374719} PREDS {{774 0 0-4029 {}}} SUCCS {{259 0 0-3950 {}} {256 0 0-4029 {}}} CYCLES {}}
set a(0-3950) {NAME hsplit_y#1:slc(inv_wave.Inv_Wave#1:x)#16 TYPE READSLICE PAR 0-3854 XREFS 5965 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.8843679755374719} PREDS {{259 0 0-3949 {}}} SUCCS {{259 0 0-3951 {}}} CYCLES {}}
set a(0-3951) {NAME hsplit_y#1:conc#17 TYPE CONCATENATE PAR 0-3854 XREFS 5966 LOC {1 0.0947999763791999 4 0.8843679755374719 4 0.8843679755374719 7 0.8843679755374719} PREDS {{258 0 0-3904 {}} {259 0 0-3950 {}}} SUCCS {{259 0 0-3952 {}}} CYCLES {}}
set a(0-3952) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(3,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y#1:read_mem(Vga:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-3854 XREFS 5967 LOC {1 1.0 4 1.0 4 1.0 5 0.07379997029519988 8 0.07379997029519988} PREDS {{259 0 0-3951 {}}} SUCCS {{258 0 0-3967 {}} {258 0 0-3974 {}} {258 0 0-3997 {}} {258 0 0-4012 {}}} CYCLES {}}
set a(0-3953) {NAME hsplit_y#1:asn#10 TYPE ASSIGN PAR 0-3854 XREFS 5968 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.829767987319072} PREDS {{774 0 0-4029 {}}} SUCCS {{259 0 0-3954 {}} {256 0 0-4029 {}}} CYCLES {}}
set a(0-3954) {NAME hsplit_y#1:slc(inv_wave.Inv_Wave#1:x)#3 TYPE READSLICE PAR 0-3854 XREFS 5969 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.829767987319072} PREDS {{259 0 0-3953 {}}} SUCCS {{259 0 0-3955 {}}} CYCLES {}}
set a(0-3955) {NAME hsplit_y#1:conc#1 TYPE CONCATENATE PAR 0-3854 XREFS 5970 LOC {1 0.0947999763791999 1 0.9453999997815999 1 0.9453999997815999 7 0.829767987319072} PREDS {{258 0 0-3904 {}} {259 0 0-3954 {}}} SUCCS {{259 0 0-3956 {}}} CYCLES {}}
set a(0-3956) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,17,0,17) AREA_SCORE 17.00 QUANTITY 2 NAME hsplit_y#1:acc#2 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-3854 XREFS 5971 LOC {1 0.0947999763791999 1 0.9453999997815999 1 0.9453999997815999 1 0.9999999699999998 7 0.8843679575374719} PREDS {{258 0 0-3922 {}} {259 0 0-3955 {}}} SUCCS {{259 0 0-3957 {}}} CYCLES {}}
set a(0-3957) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(3,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y#1:read_mem(Vga:rsc.d)#1 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-3854 XREFS 5972 LOC {1 1.0 3 1.0 3 1.0 4 0.07379997029519988 8 0.07379997029519988} PREDS {{259 0 0-3956 {}}} SUCCS {{258 0 0-3967 {}} {258 0 0-3975 {}} {258 0 0-3998 {}} {258 0 0-4013 {}}} CYCLES {}}
set a(0-3958) {NAME hsplit_y#1:asn#11 TYPE ASSIGN PAR 0-3854 XREFS 5973 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.8843679755374719} PREDS {{774 0 0-4029 {}}} SUCCS {{259 0 0-3959 {}} {256 0 0-4029 {}}} CYCLES {}}
set a(0-3959) {NAME hsplit_y#1:slc(inv_wave.Inv_Wave#1:x)#17 TYPE READSLICE PAR 0-3854 XREFS 5974 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.8843679755374719} PREDS {{259 0 0-3958 {}}} SUCCS {{259 0 0-3960 {}}} CYCLES {}}
set a(0-3960) {NAME hsplit_y#1:conc#25 TYPE CONCATENATE PAR 0-3854 XREFS 5975 LOC {1 0.18599996474399985 2 0.8843679755374719 2 0.8843679755374719 7 0.8843679755374719} PREDS {{258 0 0-3941 {}} {259 0 0-3959 {}}} SUCCS {{259 0 0-3961 {}}} CYCLES {}}
set a(0-3961) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(3,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y#1:read_mem(Vga:rsc.d)#2 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-3854 XREFS 5976 LOC {1 1.0 2 1.0 2 1.0 3 0.07379997029519988 8 0.07379997029519988} PREDS {{259 0 0-3960 {}}} SUCCS {{258 0 0-3968 {}} {258 0 0-3978 {}} {258 0 0-4002 {}} {258 0 0-4017 {}}} CYCLES {}}
set a(0-3962) {NAME hsplit_y#1:asn#12 TYPE ASSIGN PAR 0-3854 XREFS 5977 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.829767987319072} PREDS {{774 0 0-4029 {}}} SUCCS {{259 0 0-3963 {}} {256 0 0-4029 {}}} CYCLES {}}
set a(0-3963) {NAME hsplit_y#1:slc(inv_wave.Inv_Wave#1:x)#7 TYPE READSLICE PAR 0-3854 XREFS 5978 LOC {0 0.999999988 0 0.999999988 0 0.999999988 7 0.829767987319072} PREDS {{259 0 0-3962 {}}} SUCCS {{259 0 0-3964 {}}} CYCLES {}}
set a(0-3964) {NAME hsplit_y#1:conc#3 TYPE CONCATENATE PAR 0-3854 XREFS 5979 LOC {1 0.18599996474399985 1 0.829767987319072 1 0.829767987319072 7 0.829767987319072} PREDS {{258 0 0-3941 {}} {259 0 0-3963 {}}} SUCCS {{259 0 0-3965 {}}} CYCLES {}}
set a(0-3965) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,17,0,17) AREA_SCORE 17.00 QUANTITY 2 NAME hsplit_y#1:acc#8 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-3854 XREFS 5980 LOC {1 0.18599996474399985 1 0.829767987319072 1 0.829767987319072 1 0.8843679575374719 7 0.8843679575374719} PREDS {{258 0 0-3922 {}} {259 0 0-3964 {}}} SUCCS {{259 0 0-3966 {}}} CYCLES {}}
set a(0-3966) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(3,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y#1:read_mem(Vga:rsc.d)#3 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-3854 XREFS 5981 LOC {1 1.0 1 1.0 1 1.0 2 0.07379997029519988 8 0.07379997029519988} PREDS {{259 0 0-3965 {}}} SUCCS {{258 0 0-3968 {}} {258 0 0-3980 {}} {258 0 0-4003 {}} {258 0 0-4019 {}}} CYCLES {}}
set a(0-3967) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME hsplit_y#1:acc#64 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3854 XREFS 5982 LOC {2 0.07379998829519994 5 0.7284688829138756 5 0.7284688829138756 5 0.7749688530998754 8 0.7749688530998754} PREDS {{258 0 0-3957 {}} {258 0 0-3952 {}}} SUCCS {{258 0 0-3969 {}}} CYCLES {}}
set a(0-3968) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME hsplit_y#1:acc#63 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3854 XREFS 5983 LOC {2 0.07379998829519994 3 0.953499999814 3 0.953499999814 3 0.9999999699999998 8 0.7749688530998754} PREDS {{258 0 0-3966 {}} {258 0 0-3961 {}}} SUCCS {{259 0 0-3969 {}}} CYCLES {}}
set a(0-3969) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME hsplit_y#1:acc#52 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3854 XREFS 5984 LOC {2 0.12029997648119992 5 0.7749688710998754 5 0.7749688710998754 5 0.8214688412858753 8 0.8214688412858753} PREDS {{258 0 0-3967 {}} {259 0 0-3968 {}}} SUCCS {{258 0 0-3973 {}}} CYCLES {}}
set a(0-3970) {NAME hsplit_y#1:asn#13 TYPE ASSIGN PAR 0-3854 XREFS 5985 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8214688592858754} PREDS {{774 0 0-4029 {}}} SUCCS {{259 0 0-3971 {}} {256 0 0-4029 {}}} CYCLES {}}
set a(0-3971) {NAME hsplit_y#1:slc(inv_wave.Inv_Wave#1:x)#9 TYPE READSLICE PAR 0-3854 XREFS 5986 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8214688592858754} PREDS {{259 0 0-3970 {}}} SUCCS {{259 0 0-3972 {}}} CYCLES {}}
set a(0-3972) {NAME hsplit_y#1:conc#37 TYPE CONCATENATE PAR 0-3854 XREFS 5987 LOC {1 0.0947999763791999 5 0.8214688592858754 5 0.8214688592858754 8 0.8214688592858754} PREDS {{258 0 0-3948 {}} {259 0 0-3971 {}}} SUCCS {{259 0 0-3973 {}}} CYCLES {}}
set a(0-3973) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y#1:write_mem(Comp:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-3854 XREFS 5988 LOC {2 1.0 5 1.0 5 1.0 6 0.0029999700119998805 9 0.0029999700119998805} PREDS {{128 0 0-3897 {}} {774 0 0-3973 {}} {774 0 0-4011 {}} {258 0 0-3969 {}} {259 0 0-3972 {}}} SUCCS {{774 0 0-3973 {}} {774 0 0-4011 {}}} CYCLES {}}
set a(0-3974) {NAME hsplit_y#1:conc#45 TYPE CONCATENATE PAR 0-3854 XREFS 5989 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7275688709102756} PREDS {{258 0 0-3952 {}}} SUCCS {{258 0 0-3976 {}}} CYCLES {}}
set a(0-3975) {NAME hsplit_y#1:conc#46 TYPE CONCATENATE PAR 0-3854 XREFS 5990 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7275688709102756} PREDS {{258 0 0-3957 {}}} SUCCS {{259 0 0-3976 {}}} CYCLES {}}
set a(0-3976) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 6 NAME hsplit_y#1:acc#66 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3854 XREFS 5991 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 5 0.9534999698139999 8 0.7749688410998754} PREDS {{258 0 0-3974 {}} {259 0 0-3975 {}}} SUCCS {{259 0 0-3977 {}}} CYCLES {}}
set a(0-3977) {NAME hsplit_y#1:slc#10 TYPE READSLICE PAR 0-3854 XREFS 5992 LOC {2 0.12119998848479996 5 0.953499999814 5 0.953499999814 8 0.7749688710998754} PREDS {{259 0 0-3976 {}}} SUCCS {{258 0 0-3984 {}}} CYCLES {}}
set a(0-3978) {NAME hsplit_y#1:not#9 TYPE NOT PAR 0-3854 XREFS 5993 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7275688709102756} PREDS {{258 0 0-3961 {}}} SUCCS {{259 0 0-3979 {}}} CYCLES {}}
set a(0-3979) {NAME hsplit_y#1:conc#43 TYPE CONCATENATE PAR 0-3854 XREFS 5994 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7275688709102756} PREDS {{259 0 0-3978 {}}} SUCCS {{258 0 0-3982 {}}} CYCLES {}}
set a(0-3980) {NAME hsplit_y#1:not#10 TYPE NOT PAR 0-3854 XREFS 5995 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7275688709102756} PREDS {{258 0 0-3966 {}}} SUCCS {{259 0 0-3981 {}}} CYCLES {}}
set a(0-3981) {NAME hsplit_y#1:conc#44 TYPE CONCATENATE PAR 0-3854 XREFS 5996 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7275688709102756} PREDS {{259 0 0-3980 {}}} SUCCS {{259 0 0-3982 {}}} CYCLES {}}
set a(0-3982) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 6 NAME hsplit_y#1:acc#65 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3854 XREFS 5997 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 3 0.9999999579999999 8 0.7749688410998754} PREDS {{258 0 0-3979 {}} {259 0 0-3981 {}}} SUCCS {{259 0 0-3983 {}}} CYCLES {}}
set a(0-3983) {NAME hsplit_y#1:slc#9 TYPE READSLICE PAR 0-3854 XREFS 5998 LOC {2 0.12119998848479996 3 0.999999988 3 0.999999988 8 0.7749688710998754} PREDS {{259 0 0-3982 {}}} SUCCS {{259 0 0-3984 {}}} CYCLES {}}
set a(0-3984) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME hsplit_y#1:acc#30 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3854 XREFS 5999 LOC {2 0.12119998848479996 5 0.953499999814 5 0.953499999814 5 0.9999999699999998 8 0.8214688412858753} PREDS {{258 0 0-3977 {}} {259 0 0-3983 {}}} SUCCS {{258 0 0-3988 {}}} CYCLES {}}
set a(0-3985) {NAME hsplit_y#1:asn#14 TYPE ASSIGN PAR 0-3854 XREFS 6000 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8214688592858754} PREDS {{774 0 0-4029 {}}} SUCCS {{259 0 0-3986 {}} {256 0 0-4029 {}}} CYCLES {}}
set a(0-3986) {NAME hsplit_y#1:slc(inv_wave.Inv_Wave#1:x)#26 TYPE READSLICE PAR 0-3854 XREFS 6001 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8214688592858754} PREDS {{259 0 0-3985 {}}} SUCCS {{259 0 0-3987 {}}} CYCLES {}}
set a(0-3987) {NAME hsplit_y#1:conc#38 TYPE CONCATENATE PAR 0-3854 XREFS 6002 LOC {1 0.0947999763791999 6 0.8214688592858754 6 0.8214688592858754 8 0.8214688592858754} PREDS {{258 0 0-3948 {}} {259 0 0-3986 {}}} SUCCS {{259 0 0-3988 {}}} CYCLES {}}
set a(0-3988) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y#1:write_mem(Comp:rsc.d)#1 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-3854 XREFS 6003 LOC {2 1.0 6 1.0 6 1.0 7 0.0029999700119998805 9 0.0029999700119998805} PREDS {{128 0 0-3897 {}} {774 0 0-3988 {}} {774 0 0-4026 {}} {258 0 0-3984 {}} {259 0 0-3987 {}}} SUCCS {{774 0 0-3988 {}} {774 0 0-4026 {}}} CYCLES {}}
set a(0-3989) {NAME inv_wave.Inv_Wave#1:y:asn#3 TYPE ASSIGN PAR 0-3854 XREFS 6004 LOC {0 0.999999988 1 0.9033999876136 1 0.9033999876136 8 0.7248688588994754} PREDS {} SUCCS {{259 0 0-3990 {}}} CYCLES {}}
set a(0-3990) {NAME inv_wave.Inv_Wave#1:y:conc#5 TYPE CONCATENATE PAR 0-3854 XREFS 6005 LOC {0 0.999999988 1 0.9033999876136 1 0.9033999876136 8 0.7248688588994754} PREDS {{259 0 0-3989 {}}} SUCCS {{258 0 0-3993 {}}} CYCLES {}}
set a(0-3991) {NAME hsplit_y#1:asn#15 TYPE ASSIGN PAR 0-3854 XREFS 6006 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.7248688588994754} PREDS {{774 0 0-4029 {}}} SUCCS {{259 0 0-3992 {}} {256 0 0-4029 {}}} CYCLES {}}
set a(0-3992) {NAME hsplit_y#1:slc(inv_wave.Inv_Wave#1:x)#24 TYPE READSLICE PAR 0-3854 XREFS 6007 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.7248688588994754} PREDS {{259 0 0-3991 {}}} SUCCS {{259 0 0-3993 {}}} CYCLES {}}
set a(0-3993) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,8,0,10) AREA_SCORE 9.00 QUANTITY 4 NAME hsplit_y#1:acc#67 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3854 XREFS 6008 LOC {1 0.0 1 0.9033999876136 1 0.9033999876136 1 0.9507999578031998 8 0.7722688290890752} PREDS {{258 0 0-3990 {}} {259 0 0-3992 {}}} SUCCS {{258 0 0-3996 {}}} CYCLES {}}
set a(0-3994) {NAME inv_wave.Inv_Wave#1:y:asn#4 TYPE ASSIGN PAR 0-3854 XREFS 6009 LOC {0 0.999999988 1 0.9507999878032 1 0.9507999878032 8 0.7722688590890754} PREDS {} SUCCS {{259 0 0-3995 {}}} CYCLES {}}
set a(0-3995) {NAME inv_wave.Inv_Wave#1:y:conc#6 TYPE CONCATENATE PAR 0-3854 XREFS 6010 LOC {0 0.999999988 1 0.9507999878032 1 0.9507999878032 8 0.7722688590890754} PREDS {{259 0 0-3994 {}}} SUCCS {{259 0 0-3996 {}}} CYCLES {}}
set a(0-3996) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 11.00 QUANTITY 3 NAME hsplit_y#1:acc#55 TYPE ACCU DELAY {1.64 ns} LIBRARY_DELAY {1.64 ns} PAR 0-3854 XREFS 6011 LOC {1 0.0474000001896 1 0.9507999878032 1 0.9507999878032 1 0.9999999579999999 8 0.8214688292858753} PREDS {{258 0 0-3993 {}} {259 0 0-3995 {}}} SUCCS {{258 0 0-4010 {}} {258 0 0-4025 {}}} CYCLES {}}
set a(0-3997) {NAME hsplit_y#1:conc#49 TYPE CONCATENATE PAR 0-3854 XREFS 6012 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7275688709102756} PREDS {{258 0 0-3952 {}}} SUCCS {{258 0 0-4000 {}}} CYCLES {}}
set a(0-3998) {NAME hsplit_y#1:not#11 TYPE NOT PAR 0-3854 XREFS 6013 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7275688709102756} PREDS {{258 0 0-3957 {}}} SUCCS {{259 0 0-3999 {}}} CYCLES {}}
set a(0-3999) {NAME hsplit_y#1:conc#50 TYPE CONCATENATE PAR 0-3854 XREFS 6014 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7275688709102756} PREDS {{259 0 0-3998 {}}} SUCCS {{259 0 0-4000 {}}} CYCLES {}}
set a(0-4000) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 6 NAME hsplit_y#1:acc#69 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3854 XREFS 6015 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 5 0.9534999698139999 8 0.7749688410998754} PREDS {{258 0 0-3997 {}} {259 0 0-3999 {}}} SUCCS {{259 0 0-4001 {}}} CYCLES {}}
set a(0-4001) {NAME hsplit_y#1:slc#12 TYPE READSLICE PAR 0-3854 XREFS 6016 LOC {2 0.12119998848479996 5 0.953499999814 5 0.953499999814 8 0.7749688710998754} PREDS {{259 0 0-4000 {}}} SUCCS {{258 0 0-4007 {}}} CYCLES {}}
set a(0-4002) {NAME hsplit_y#1:conc#47 TYPE CONCATENATE PAR 0-3854 XREFS 6017 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7275688709102756} PREDS {{258 0 0-3961 {}}} SUCCS {{258 0 0-4005 {}}} CYCLES {}}
set a(0-4003) {NAME hsplit_y#1:not#12 TYPE NOT PAR 0-3854 XREFS 6018 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7275688709102756} PREDS {{258 0 0-3966 {}}} SUCCS {{259 0 0-4004 {}}} CYCLES {}}
set a(0-4004) {NAME hsplit_y#1:conc#48 TYPE CONCATENATE PAR 0-3854 XREFS 6019 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7275688709102756} PREDS {{259 0 0-4003 {}}} SUCCS {{259 0 0-4005 {}}} CYCLES {}}
set a(0-4005) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 6 NAME hsplit_y#1:acc#68 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3854 XREFS 6020 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 3 0.9999999579999999 8 0.7749688410998754} PREDS {{258 0 0-4002 {}} {259 0 0-4004 {}}} SUCCS {{259 0 0-4006 {}}} CYCLES {}}
set a(0-4006) {NAME hsplit_y#1:slc#11 TYPE READSLICE PAR 0-3854 XREFS 6021 LOC {2 0.12119998848479996 3 0.999999988 3 0.999999988 8 0.7749688710998754} PREDS {{259 0 0-4005 {}}} SUCCS {{259 0 0-4007 {}}} CYCLES {}}
set a(0-4007) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME hsplit_y#1:acc#38 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3854 XREFS 6022 LOC {2 0.12119998848479996 5 0.953499999814 5 0.953499999814 5 0.9999999699999998 8 0.8214688412858753} PREDS {{258 0 0-4001 {}} {259 0 0-4006 {}}} SUCCS {{258 0 0-4011 {}}} CYCLES {}}
set a(0-4008) {NAME hsplit_y#1:asn#16 TYPE ASSIGN PAR 0-3854 XREFS 6023 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8214688592858754} PREDS {{774 0 0-4029 {}}} SUCCS {{259 0 0-4009 {}} {256 0 0-4029 {}}} CYCLES {}}
set a(0-4009) {NAME hsplit_y#1:slc(inv_wave.Inv_Wave#1:x)#13 TYPE READSLICE PAR 0-3854 XREFS 6024 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8214688592858754} PREDS {{259 0 0-4008 {}}} SUCCS {{259 0 0-4010 {}}} CYCLES {}}
set a(0-4010) {NAME hsplit_y#1:conc#39 TYPE CONCATENATE PAR 0-3854 XREFS 6025 LOC {1 0.0966000003864 7 0.8214688592858754 7 0.8214688592858754 8 0.8214688592858754} PREDS {{258 0 0-3996 {}} {259 0 0-4009 {}}} SUCCS {{259 0 0-4011 {}}} CYCLES {}}
set a(0-4011) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y#1:write_mem(Comp:rsc.d)#2 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-3854 XREFS 6026 LOC {2 1.0 7 1.0 7 1.0 8 0.0029999700119998805 9 0.0029999700119998805} PREDS {{128 0 0-3897 {}} {774 0 0-4011 {}} {774 0 0-3973 {}} {258 0 0-4007 {}} {259 0 0-4010 {}}} SUCCS {{774 0 0-3973 {}} {774 0 0-4011 {}}} CYCLES {}}
set a(0-4012) {NAME hsplit_y#1:conc#53 TYPE CONCATENATE PAR 0-3854 XREFS 6027 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7275688709102756} PREDS {{258 0 0-3952 {}}} SUCCS {{258 0 0-4015 {}}} CYCLES {}}
set a(0-4013) {NAME hsplit_y#1:not#13 TYPE NOT PAR 0-3854 XREFS 6028 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7275688709102756} PREDS {{258 0 0-3957 {}}} SUCCS {{259 0 0-4014 {}}} CYCLES {}}
set a(0-4014) {NAME hsplit_y#1:conc#54 TYPE CONCATENATE PAR 0-3854 XREFS 6029 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 8 0.7275688709102756} PREDS {{259 0 0-4013 {}}} SUCCS {{259 0 0-4015 {}}} CYCLES {}}
set a(0-4015) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 6 NAME hsplit_y#1:acc#71 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3854 XREFS 6030 LOC {2 0.07379998829519994 5 0.9060999996244 5 0.9060999996244 5 0.9534999698139999 8 0.7749688410998754} PREDS {{258 0 0-4012 {}} {259 0 0-4014 {}}} SUCCS {{259 0 0-4016 {}}} CYCLES {}}
set a(0-4016) {NAME hsplit_y#1:slc#14 TYPE READSLICE PAR 0-3854 XREFS 6031 LOC {2 0.12119998848479996 5 0.953499999814 5 0.953499999814 8 0.7749688710998754} PREDS {{259 0 0-4015 {}}} SUCCS {{258 0 0-4022 {}}} CYCLES {}}
set a(0-4017) {NAME hsplit_y#1:not#14 TYPE NOT PAR 0-3854 XREFS 6032 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7275688709102756} PREDS {{258 0 0-3961 {}}} SUCCS {{259 0 0-4018 {}}} CYCLES {}}
set a(0-4018) {NAME hsplit_y#1:conc#51 TYPE CONCATENATE PAR 0-3854 XREFS 6033 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7275688709102756} PREDS {{259 0 0-4017 {}}} SUCCS {{258 0 0-4020 {}}} CYCLES {}}
set a(0-4019) {NAME hsplit_y#1:conc#52 TYPE CONCATENATE PAR 0-3854 XREFS 6034 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 8 0.7275688709102756} PREDS {{258 0 0-3966 {}}} SUCCS {{259 0 0-4020 {}}} CYCLES {}}
set a(0-4020) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 6 NAME hsplit_y#1:acc#70 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3854 XREFS 6035 LOC {2 0.07379998829519994 3 0.9525999878104 3 0.9525999878104 3 0.9999999579999999 8 0.7749688410998754} PREDS {{258 0 0-4018 {}} {259 0 0-4019 {}}} SUCCS {{259 0 0-4021 {}}} CYCLES {}}
set a(0-4021) {NAME hsplit_y#1:slc#13 TYPE READSLICE PAR 0-3854 XREFS 6036 LOC {2 0.12119998848479996 3 0.999999988 3 0.999999988 8 0.7749688710998754} PREDS {{259 0 0-4020 {}}} SUCCS {{259 0 0-4022 {}}} CYCLES {}}
set a(0-4022) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 6 NAME hsplit_y#1:acc#46 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3854 XREFS 6037 LOC {2 0.12119998848479996 5 0.953499999814 5 0.953499999814 5 0.9999999699999998 8 0.8214688412858753} PREDS {{258 0 0-4016 {}} {259 0 0-4021 {}}} SUCCS {{258 0 0-4026 {}}} CYCLES {}}
set a(0-4023) {NAME hsplit_y#1:asn#17 TYPE ASSIGN PAR 0-3854 XREFS 6038 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8214688592858754} PREDS {{774 0 0-4029 {}}} SUCCS {{259 0 0-4024 {}} {256 0 0-4029 {}}} CYCLES {}}
set a(0-4024) {NAME hsplit_y#1:slc(inv_wave.Inv_Wave#1:x)#27 TYPE READSLICE PAR 0-3854 XREFS 6039 LOC {0 0.999999988 0 0.999999988 0 0.999999988 8 0.8214688592858754} PREDS {{259 0 0-4023 {}}} SUCCS {{259 0 0-4025 {}}} CYCLES {}}
set a(0-4025) {NAME hsplit_y#1:conc#40 TYPE CONCATENATE PAR 0-3854 XREFS 6040 LOC {1 0.0966000003864 8 0.8214688592858754 8 0.8214688592858754 8 0.8214688592858754} PREDS {{258 0 0-3996 {}} {259 0 0-4024 {}}} SUCCS {{259 0 0-4026 {}}} CYCLES {}}
set a(0-4026) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME hsplit_y#1:write_mem(Comp:rsc.d)#3 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-3854 XREFS 6041 LOC {2 1.0 8 1.0 8 1.0 9 0.0029999700119998805 9 0.0029999700119998805} PREDS {{128 0 0-3897 {}} {774 0 0-4026 {}} {774 0 0-3988 {}} {258 0 0-4022 {}} {259 0 0-4025 {}}} SUCCS {{774 0 0-3988 {}} {774 0 0-4026 {}}} CYCLES {}}
set a(0-4027) {NAME hsplit_y#1:asn#18 TYPE ASSIGN PAR 0-3854 XREFS 6042 LOC {0 0.999999988 1 0.9525999878104 1 0.9525999878104 9 0.9525999878104} PREDS {{774 0 0-4029 {}}} SUCCS {{259 0 0-4028 {}} {256 0 0-4029 {}}} CYCLES {}}
set a(0-4028) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 2 NAME hsplit_y#1:acc#50 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-3854 XREFS 6043 LOC {1 0.0 1 0.9525999878104 1 0.9525999878104 1 0.9999999579999999 9 0.9999999579999999} PREDS {{259 0 0-4027 {}}} SUCCS {{259 0 0-4029 {}}} CYCLES {}}
set a(0-4029) {NAME hsplit_y#1:asn#19 TYPE ASSIGN PAR 0-3854 XREFS 6044 LOC {1 0.0474000001896 1 0.999999988 1 0.999999988 9 0.999999988} PREDS {{128 0 0-3897 {}} {772 0 0-4029 {}} {256 0 0-3857 {}} {256 0 0-3899 {}} {256 0 0-3935 {}} {256 0 0-3943 {}} {256 0 0-3949 {}} {256 0 0-3953 {}} {256 0 0-3958 {}} {256 0 0-3962 {}} {256 0 0-3970 {}} {256 0 0-3985 {}} {256 0 0-3991 {}} {256 0 0-4008 {}} {256 0 0-4023 {}} {256 0 0-4027 {}} {259 0 0-4028 {}}} SUCCS {{774 0 0-3857 {}} {774 0 0-3899 {}} {774 0 0-3935 {}} {774 0 0-3943 {}} {774 0 0-3949 {}} {774 0 0-3953 {}} {774 0 0-3958 {}} {774 0 0-3962 {}} {774 0 0-3970 {}} {774 0 0-3985 {}} {774 0 0-3991 {}} {774 0 0-4008 {}} {774 0 0-4023 {}} {774 0 0-4027 {}} {772 0 0-4029 {}}} CYCLES {}}
set a(0-3854) {CHI {0-3855 0-3856 0-3857 0-3858 0-3859 0-3860 0-3861 0-3862 0-3863 0-3864 0-3865 0-3866 0-3867 0-3868 0-3869 0-3870 0-3871 0-3872 0-3873 0-3874 0-3875 0-3876 0-3877 0-3878 0-3879 0-3880 0-3881 0-3882 0-3883 0-3884 0-3885 0-3886 0-3887 0-3888 0-3889 0-3890 0-3891 0-3892 0-3893 0-3894 0-3895 0-3896 0-3897 0-3898 0-3899 0-3900 0-3901 0-3902 0-3903 0-3904 0-3905 0-3906 0-3907 0-3908 0-3909 0-3910 0-3911 0-3912 0-3913 0-3914 0-3915 0-3916 0-3917 0-3918 0-3919 0-3920 0-3921 0-3922 0-3923 0-3924 0-3925 0-3926 0-3927 0-3928 0-3929 0-3930 0-3931 0-3932 0-3933 0-3934 0-3935 0-3936 0-3937 0-3938 0-3939 0-3940 0-3941 0-3942 0-3943 0-3944 0-3945 0-3946 0-3947 0-3948 0-3949 0-3950 0-3951 0-3952 0-3953 0-3954 0-3955 0-3956 0-3957 0-3958 0-3959 0-3960 0-3961 0-3962 0-3963 0-3964 0-3965 0-3966 0-3967 0-3968 0-3969 0-3970 0-3971 0-3972 0-3973 0-3974 0-3975 0-3976 0-3977 0-3978 0-3979 0-3980 0-3981 0-3982 0-3983 0-3984 0-3985 0-3986 0-3987 0-3988 0-3989 0-3990 0-3991 0-3992 0-3993 0-3994 0-3995 0-3996 0-3997 0-3998 0-3999 0-4000 0-4001 0-4002 0-4003 0-4004 0-4005 0-4006 0-4007 0-4008 0-4009 0-4010 0-4011 0-4012 0-4013 0-4014 0-4015 0-4016 0-4017 0-4018 0-4019 0-4020 0-4021 0-4022 0-4023 0-4024 0-4025 0-4026 0-4027 0-4028 0-4029} ITERATIONS ? RESET_LATENCY 0 CSTEPS 9 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 9 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 9 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 9 NAME hsplit_y#1 TYPE LOOP DELAY {416.67 ns} PAR 0-3835 XREFS 6045 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{258 0 0-3838 {}} {774 0 0-4032 {}} {64 0 0-3852 {}} {259 0 0-3853 {}}} SUCCS {{772 0 0-3853 {}} {131 0 0-4030 {}} {130 0 0-4031 {}} {130 0 0-4032 {}}} CYCLES {}}
set a(0-4030) {NAME hsplit_x#1:asn#1 TYPE ASSIGN PAR 0-3835 XREFS 6046 LOC {1 0.999999988 2 0.953499999814 2 0.953499999814 2 0.953499999814} PREDS {{774 0 0-4032 {}} {131 0 0-3854 {}}} SUCCS {{259 0 0-4031 {}} {256 0 0-4032 {}}} CYCLES {}}
set a(0-4031) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME hsplit_x#1:acc#1 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-3835 XREFS 6047 LOC {2 0.0 2 0.953499999814 2 0.953499999814 2 0.9999999699999998 2 0.9999999699999998} PREDS {{130 0 0-3854 {}} {259 0 0-4030 {}}} SUCCS {{259 0 0-4032 {}}} CYCLES {}}
set a(0-4032) {NAME hsplit_x#1:asn#2 TYPE ASSIGN PAR 0-3835 XREFS 6048 LOC {2 0.04649998818599996 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{772 0 0-4032 {}} {256 0 0-3839 {}} {130 0 0-3854 {}} {256 0 0-4030 {}} {259 0 0-4031 {}}} SUCCS {{774 0 0-3839 {}} {774 0 0-3854 {}} {774 0 0-4030 {}} {772 0 0-4032 {}}} CYCLES {}}
set a(0-3835) {CHI {0-3836 0-3837 0-3838 0-3839 0-3840 0-3841 0-3842 0-3843 0-3844 0-3845 0-3846 0-3847 0-3848 0-3849 0-3850 0-3851 0-3852 0-3853 0-3854 0-4030 0-4031 0-4032} ITERATIONS ? RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 11 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 9 TOTAL_CYCLES 11 NAME hsplit_x#1 TYPE LOOP DELAY {500.00 ns} PAR 0-3595 XREFS 6049 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0-3821 {}} {130 0 0-3816 {}} {130 0 0-3817 {}} {130 0 0-3818 {}} {130 0 0-3819 {}} {130 0 0-3820 {}} {130 0 0-3822 {}} {130 0 0-3823 {}} {130 0 0-3824 {}} {130 0 0-3825 {}} {130 0 0-3826 {}} {130 0 0-3827 {}} {130 0 0-3829 {}} {130 0 0-3830 {}} {130 0 0-3832 {}} {130 0 0-3833 {}} {258 0 0-3610 {}} {774 0 0-4247 {}} {774 0 0-4361 {}} {774 0 0-4360 {}} {774 0 0-4359 {}} {774 0 0-4355 {}} {774 0 0-4351 {}} {774 0 0-4347 {}} {774 0 0-4343 {}} {774 0 0-4339 {}} {774 0 0-4335 {}} {774 0 0-4331 {}} {774 0 0-4327 {}} {774 0 0-4323 {}} {774 0 0-4319 {}} {774 0 0-4315 {}} {774 0 0-4311 {}} {774 0 0-4307 {}} {774 0 0-4303 {}} {774 0 0-4299 {}} {774 0 0-4295 {}} {774 0 0-4291 {}} {774 0 0-4287 {}} {774 0 0-4283 {}} {774 0 0-4279 {}} {774 0 0-4275 {}} {774 0 0-4271 {}} {774 0 0-4267 {}} {774 0 0-4263 {}} {774 0 0-4259 {}} {258 0 0-3831 {}} {774 0 0-4255 {}} {258 0 0-3606 {}} {774 0 0-4245 {}} {258 0 0-3828 {}} {774 0 0-4243 {}} {130 0 0-3616 {}} {259 0 0-3834 {}}} SUCCS {{772 0 0-3834 {}} {131 0 0-4033 {}} {130 0 0-4034 {}} {130 0 0-4035 {}} {130 0 0-4036 {}} {130 0 0-4037 {}} {130 0 0-4038 {}} {130 0 0-4039 {}} {130 0 0-4040 {}} {130 0 0-4041 {}} {130 0 0-4042 {}} {130 0 0-4043 {}} {130 0 0-4044 {}} {130 0 0-4045 {}} {130 0 0-4046 {}} {256 0 0-4243 {}} {256 0 0-4245 {}} {256 0 0-4247 {}} {256 0 0-4255 {}} {256 0 0-4259 {}} {256 0 0-4263 {}} {256 0 0-4267 {}} {256 0 0-4271 {}} {256 0 0-4275 {}} {256 0 0-4279 {}} {256 0 0-4283 {}} {256 0 0-4287 {}} {256 0 0-4291 {}} {256 0 0-4295 {}} {256 0 0-4299 {}} {256 0 0-4303 {}} {256 0 0-4307 {}} {256 0 0-4311 {}} {256 0 0-4315 {}} {256 0 0-4319 {}} {256 0 0-4323 {}} {256 0 0-4327 {}} {256 0 0-4331 {}} {256 0 0-4335 {}} {256 0 0-4339 {}} {256 0 0-4343 {}} {256 0 0-4347 {}} {256 0 0-4351 {}} {256 0 0-4355 {}} {256 0 0-4359 {}} {256 0 0-4360 {}} {256 0 0-4361 {}}} CYCLES {}}
set a(0-4033) {NAME copy_x#4:asn(inv_wave.image_copy:y) TYPE ASSIGN PAR 0-3595 XREFS 6050 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.999999988} PREDS {{130 0 0-3821 {}} {772 0 0-4046 {}} {131 0 0-3835 {}}} SUCCS {{258 0 0-4046 {}}} CYCLES {}}
set a(0-4034) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn#10 TYPE ASSIGN PAR 0-3595 XREFS 6051 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9318999877276} PREDS {{146 0 0-3821 {}} {130 0 0-3835 {}} {774 0 0-4243 {}}} SUCCS {{259 0 0-4035 {}} {130 0 0-4046 {}} {256 0 0-4243 {}}} CYCLES {}}
set a(0-4035) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1)#25 TYPE READSLICE PAR 0-3595 XREFS 6052 LOC {2 0.999999988 2 0.999999988 2 0.999999988 3 0.9318999877276} PREDS {{146 0 0-3821 {}} {130 0 0-3835 {}} {259 0 0-4034 {}}} SUCCS {{259 0 0-4036 {}} {130 0 0-4046 {}}} CYCLES {}}
set a(0-4036) {NAME copy_x#4:not#4 TYPE NOT PAR 0-3595 XREFS 6053 LOC {2 0.999999988 3 0.9318999877276 3 0.9318999877276 3 0.9318999877276} PREDS {{146 0 0-3821 {}} {130 0 0-3835 {}} {259 0 0-4035 {}}} SUCCS {{258 0 0-4041 {}} {130 0 0-4046 {}}} CYCLES {}}
set a(0-4037) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn#11 TYPE ASSIGN PAR 0-3595 XREFS 6054 LOC {2 0.999999988 3 0.9318999877276 3 0.9318999877276 3 0.9318999877276} PREDS {{146 0 0-3821 {}} {130 0 0-3835 {}} {774 0 0-4245 {}}} SUCCS {{259 0 0-4038 {}} {130 0 0-4046 {}} {256 0 0-4245 {}}} CYCLES {}}
set a(0-4038) {NAME copy_x#4:not#8 TYPE NOT PAR 0-3595 XREFS 6055 LOC {2 0.999999988 3 0.9318999877276 3 0.9318999877276 3 0.9318999877276} PREDS {{146 0 0-3821 {}} {130 0 0-3835 {}} {259 0 0-4037 {}}} SUCCS {{258 0 0-4041 {}} {130 0 0-4046 {}}} CYCLES {}}
set a(0-4039) {NAME copy_x#4:not#6 TYPE NOT PAR 0-3595 XREFS 6056 LOC {2 0.999999988 3 0.9318999877276 3 0.9318999877276 3 0.9318999877276} PREDS {{146 0 0-3821 {}} {130 0 0-3835 {}} {258 0 0-3606 {}}} SUCCS {{258 0 0-4041 {}} {130 0 0-4046 {}}} CYCLES {}}
set a(0-4040) {NAME copy_x#4:not#5 TYPE NOT PAR 0-3595 XREFS 6057 LOC {2 0.999999988 3 0.9318999877276 3 0.9318999877276 3 0.9318999877276} PREDS {{146 0 0-3821 {}} {130 0 0-3835 {}} {258 0 0-3828 {}}} SUCCS {{259 0 0-4041 {}} {130 0 0-4046 {}}} CYCLES {}}
set a(0-4041) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:conc#1 TYPE CONCATENATE PAR 0-3595 XREFS 6058 LOC {2 0.999999988 3 0.9318999877276 3 0.9318999877276 3 0.9318999877276} PREDS {{146 0 0-3821 {}} {130 0 0-3835 {}} {258 0 0-4039 {}} {258 0 0-4038 {}} {258 0 0-4036 {}} {259 0 0-4040 {}}} SUCCS {{259 0 0-4042 {}} {130 0 0-4046 {}}} CYCLES {}}
set a(0-4042) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,1,2,1,33) AREA_SCORE 32.00 QUANTITY 5 NAME copy_x#4:acc#2 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-3595 XREFS 6059 LOC {3 0.0 3 0.9318999877276 3 0.9318999877276 3 0.9999999579999999 3 0.9999999579999999} PREDS {{146 0 0-3821 {}} {130 0 0-3835 {}} {259 0 0-4041 {}}} SUCCS {{259 0 0-4043 {}} {130 0 0-4046 {}}} CYCLES {}}
set a(0-4043) {NAME copy_x#4:slc#1 TYPE READSLICE PAR 0-3595 XREFS 6060 LOC {3 0.0681000002724 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{146 0 0-3821 {}} {130 0 0-3835 {}} {259 0 0-4042 {}}} SUCCS {{259 0 0-4044 {}} {130 0 0-4046 {}}} CYCLES {}}
set a(0-4044) {NAME copy_x#4:not#3 TYPE NOT PAR 0-3595 XREFS 6061 LOC {3 0.0681000002724 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{146 0 0-3821 {}} {130 0 0-3835 {}} {259 0 0-4043 {}}} SUCCS {{259 0 0-4045 {}} {130 0 0-4046 {}}} CYCLES {}}
set a(0-4045) {NAME copy_x#4:asn TYPE ASSIGN PAR 0-3595 XREFS 6062 LOC {3 0.0681000002724 3 0.999999988 3 0.999999988 3 0.999999988} PREDS {{130 0 0-3821 {}} {130 0 0-3835 {}} {772 0 0-4046 {}} {259 0 0-4044 {}}} SUCCS {{259 0 0-4046 {}}} CYCLES {}}
set a(0-4047) {NAME copy_x#4:asn#1 TYPE ASSIGN PAR 0-4046 XREFS 6063 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{774 0 0-4225 {}}} SUCCS {{259 0 0-4048 {}} {256 0 0-4225 {}}} CYCLES {}}
set a(0-4048) {NAME break(copy_x#4) TYPE TERMINATE PAR 0-4046 XREFS 6064 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{259 0 0-4047 {}}} SUCCS {{129 0 0-4049 {}} {128 0 0-4116 {}} {64 0 0-4117 {}}} CYCLES {}}
set a(0-4049) {NAME copy_y#4:asn(inv_wave.image_copy:x) TYPE ASSIGN PAR 0-4046 XREFS 6065 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.999999988} PREDS {{772 0 0-4117 {}} {129 0 0-4048 {}}} SUCCS {{258 0 0-4117 {}}} CYCLES {}}
set a(0-4050) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#102 TYPE ASSIGN PAR 0-4046 XREFS 6066 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4051 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4051) {NAME copy_y#4:not#34 TYPE NOT PAR 0-4046 XREFS 6067 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4050 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4052) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#103 TYPE ASSIGN PAR 0-4046 XREFS 6068 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4053 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4053) {NAME copy_y#4:not#35 TYPE NOT PAR 0-4046 XREFS 6069 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4052 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4054) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#104 TYPE ASSIGN PAR 0-4046 XREFS 6070 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4055 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4055) {NAME copy_y#4:not#36 TYPE NOT PAR 0-4046 XREFS 6071 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4054 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4056) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#105 TYPE ASSIGN PAR 0-4046 XREFS 6072 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4057 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4057) {NAME copy_y#4:not#37 TYPE NOT PAR 0-4046 XREFS 6073 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4056 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4058) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#106 TYPE ASSIGN PAR 0-4046 XREFS 6074 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4059 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4059) {NAME copy_y#4:not#38 TYPE NOT PAR 0-4046 XREFS 6075 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4058 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4060) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#107 TYPE ASSIGN PAR 0-4046 XREFS 6076 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4061 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4061) {NAME copy_y#4:not#39 TYPE NOT PAR 0-4046 XREFS 6077 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4060 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4062) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#108 TYPE ASSIGN PAR 0-4046 XREFS 6078 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4063 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4063) {NAME copy_y#4:not#40 TYPE NOT PAR 0-4046 XREFS 6079 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4062 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4064) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#109 TYPE ASSIGN PAR 0-4046 XREFS 6080 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4065 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4065) {NAME copy_y#4:not#41 TYPE NOT PAR 0-4046 XREFS 6081 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4064 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4066) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#110 TYPE ASSIGN PAR 0-4046 XREFS 6082 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4067 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4067) {NAME copy_y#4:not#42 TYPE NOT PAR 0-4046 XREFS 6083 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4066 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4068) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#111 TYPE ASSIGN PAR 0-4046 XREFS 6084 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4069 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4069) {NAME copy_y#4:not#43 TYPE NOT PAR 0-4046 XREFS 6085 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4068 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4070) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#112 TYPE ASSIGN PAR 0-4046 XREFS 6086 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4071 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4071) {NAME copy_y#4:not#44 TYPE NOT PAR 0-4046 XREFS 6087 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4070 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4072) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#113 TYPE ASSIGN PAR 0-4046 XREFS 6088 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4073 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4073) {NAME copy_y#4:not#45 TYPE NOT PAR 0-4046 XREFS 6089 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4072 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4074) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#114 TYPE ASSIGN PAR 0-4046 XREFS 6090 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4075 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4075) {NAME copy_y#4:not#46 TYPE NOT PAR 0-4046 XREFS 6091 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4074 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4076) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#115 TYPE ASSIGN PAR 0-4046 XREFS 6092 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4077 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4077) {NAME copy_y#4:not#47 TYPE NOT PAR 0-4046 XREFS 6093 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4076 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4078) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#116 TYPE ASSIGN PAR 0-4046 XREFS 6094 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4079 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4079) {NAME copy_y#4:not#48 TYPE NOT PAR 0-4046 XREFS 6095 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4078 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4080) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#117 TYPE ASSIGN PAR 0-4046 XREFS 6096 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4081 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4081) {NAME copy_y#4:not#49 TYPE NOT PAR 0-4046 XREFS 6097 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4080 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4082) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#118 TYPE ASSIGN PAR 0-4046 XREFS 6098 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4083 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4083) {NAME copy_y#4:not#50 TYPE NOT PAR 0-4046 XREFS 6099 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4082 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4084) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#119 TYPE ASSIGN PAR 0-4046 XREFS 6100 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4085 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4085) {NAME copy_y#4:not#51 TYPE NOT PAR 0-4046 XREFS 6101 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4084 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4086) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#120 TYPE ASSIGN PAR 0-4046 XREFS 6102 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4087 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4087) {NAME copy_y#4:not#52 TYPE NOT PAR 0-4046 XREFS 6103 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4086 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4088) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#121 TYPE ASSIGN PAR 0-4046 XREFS 6104 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4089 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4089) {NAME copy_y#4:not#53 TYPE NOT PAR 0-4046 XREFS 6105 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4088 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4090) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#122 TYPE ASSIGN PAR 0-4046 XREFS 6106 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4091 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4091) {NAME copy_y#4:not#54 TYPE NOT PAR 0-4046 XREFS 6107 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4090 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4092) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#123 TYPE ASSIGN PAR 0-4046 XREFS 6108 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4093 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4093) {NAME copy_y#4:not#55 TYPE NOT PAR 0-4046 XREFS 6109 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4092 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4094) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#124 TYPE ASSIGN PAR 0-4046 XREFS 6110 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4095 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4095) {NAME copy_y#4:not#56 TYPE NOT PAR 0-4046 XREFS 6111 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4094 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4096) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#125 TYPE ASSIGN PAR 0-4046 XREFS 6112 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4097 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4097) {NAME copy_y#4:not#57 TYPE NOT PAR 0-4046 XREFS 6113 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4096 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4098) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#126 TYPE ASSIGN PAR 0-4046 XREFS 6114 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4099 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4099) {NAME copy_y#4:not#58 TYPE NOT PAR 0-4046 XREFS 6115 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4098 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4100) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#127 TYPE ASSIGN PAR 0-4046 XREFS 6116 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4101 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4101) {NAME copy_y#4:not#59 TYPE NOT PAR 0-4046 XREFS 6117 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4100 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4102) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#128 TYPE ASSIGN PAR 0-4046 XREFS 6118 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4103 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4103) {NAME copy_y#4:not#60 TYPE NOT PAR 0-4046 XREFS 6119 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4102 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4104) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#129 TYPE ASSIGN PAR 0-4046 XREFS 6120 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4105 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4105) {NAME copy_y#4:not#61 TYPE NOT PAR 0-4046 XREFS 6121 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4104 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4106) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#130 TYPE ASSIGN PAR 0-4046 XREFS 6122 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4107 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4107) {NAME copy_y#4:not#62 TYPE NOT PAR 0-4046 XREFS 6123 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4106 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4108) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#131 TYPE ASSIGN PAR 0-4046 XREFS 6124 LOC {0 0.999999988 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4109 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4109) {NAME copy_y#4:not#63 TYPE NOT PAR 0-4046 XREFS 6125 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{259 0 0-4108 {}}} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4110) {NAME copy_y#4:not#64 TYPE NOT PAR 0-4046 XREFS 6126 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{258 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4111) {NAME copy_y#4:not#65 TYPE NOT PAR 0-4046 XREFS 6127 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {} SUCCS {{259 0 0-4112 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4112) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:conc#9 TYPE CONCATENATE PAR 0-4046 XREFS 6128 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9318999877276} PREDS {{258 0 0-4110 {}} {258 0 0-4109 {}} {258 0 0-4107 {}} {258 0 0-4105 {}} {258 0 0-4103 {}} {258 0 0-4101 {}} {258 0 0-4099 {}} {258 0 0-4097 {}} {258 0 0-4095 {}} {258 0 0-4093 {}} {258 0 0-4091 {}} {258 0 0-4089 {}} {258 0 0-4087 {}} {258 0 0-4085 {}} {258 0 0-4083 {}} {258 0 0-4081 {}} {258 0 0-4079 {}} {258 0 0-4077 {}} {258 0 0-4075 {}} {258 0 0-4073 {}} {258 0 0-4071 {}} {258 0 0-4069 {}} {258 0 0-4067 {}} {258 0 0-4065 {}} {258 0 0-4063 {}} {258 0 0-4061 {}} {258 0 0-4059 {}} {258 0 0-4057 {}} {258 0 0-4055 {}} {258 0 0-4053 {}} {258 0 0-4051 {}} {259 0 0-4111 {}}} SUCCS {{259 0 0-4113 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4113) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,1,2,1,33) AREA_SCORE 32.00 QUANTITY 5 NAME copy_y#4:acc#7 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-4046 XREFS 6129 LOC {1 0.0 1 0.9318999877276 1 0.9318999877276 1 0.9999999579999999 1 0.9999999579999999} PREDS {{259 0 0-4112 {}}} SUCCS {{259 0 0-4114 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4114) {NAME copy_y#4:slc#1 TYPE READSLICE PAR 0-4046 XREFS 6130 LOC {1 0.0681000002724 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-4113 {}}} SUCCS {{259 0 0-4115 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4115) {NAME copy_y#4:not#33 TYPE NOT PAR 0-4046 XREFS 6131 LOC {1 0.0681000002724 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{259 0 0-4114 {}}} SUCCS {{259 0 0-4116 {}} {130 0 0-4117 {}}} CYCLES {}}
set a(0-4116) {NAME copy_y#4:asn TYPE ASSIGN PAR 0-4046 XREFS 6132 LOC {1 0.0681000002724 1 0.999999988 1 0.999999988 1 0.999999988} PREDS {{128 0 0-4048 {}} {772 0 0-4117 {}} {259 0 0-4115 {}}} SUCCS {{259 0 0-4117 {}}} CYCLES {}}
set a(0-4118) {NAME copy_y#4:asn#1 TYPE ASSIGN PAR 0-4117 XREFS 6133 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{774 0 0-4208 {}}} SUCCS {{259 0 0-4119 {}} {256 0 0-4208 {}}} CYCLES {}}
set a(0-4119) {NAME break(copy_y#4) TYPE TERMINATE PAR 0-4117 XREFS 6134 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.999999988} PREDS {{259 0 0-4118 {}}} SUCCS {{128 0 0-4136 {}} {128 0 0-4139 {}} {128 0 0-4208 {}}} CYCLES {}}
set a(0-4120) {NAME copy_y#4:asn#2 TYPE ASSIGN PAR 0-4117 XREFS 6135 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7230688588922755} PREDS {{774 0 0-4139 {}}} SUCCS {{259 0 0-4121 {}} {256 0 0-4139 {}}} CYCLES {}}
set a(0-4121) {NAME copy_y#4:slc(inv_wave.image_copy:x) TYPE READSLICE PAR 0-4117 XREFS 6136 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7230688588922755} PREDS {{259 0 0-4120 {}}} SUCCS {{258 0 0-4125 {}}} CYCLES {}}
set a(0-4122) {NAME copy_y#4:asn#3 TYPE ASSIGN PAR 0-4117 XREFS 6137 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7230688588922755} PREDS {} SUCCS {{259 0 0-4123 {}}} CYCLES {}}
set a(0-4123) {NAME copy_y#4:slc(inv_wave.image_copy:y)#1 TYPE READSLICE PAR 0-4117 XREFS 6138 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7230688588922755} PREDS {{259 0 0-4122 {}}} SUCCS {{259 0 0-4124 {}}} CYCLES {}}
set a(0-4124) {NAME copy_y#4:conc#2 TYPE CONCATENATE PAR 0-4117 XREFS 6139 LOC {0 0.999999988 1 0.7230688588922755 1 0.7230688588922755 1 0.7230688588922755} PREDS {{259 0 0-4123 {}}} SUCCS {{259 0 0-4125 {}}} CYCLES {}}
set a(0-4125) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 11.00 QUANTITY 3 NAME copy_y#4:acc#8 TYPE ACCU DELAY {1.64 ns} LIBRARY_DELAY {1.64 ns} PAR 0-4117 XREFS 6140 LOC {1 0.0 1 0.7230688588922755 1 0.7230688588922755 1 0.7722688290890753 1 0.7722688290890753} PREDS {{258 0 0-4121 {}} {259 0 0-4124 {}}} SUCCS {{258 0 0-4128 {}}} CYCLES {}}
set a(0-4126) {NAME copy_y#4:asn#4 TYPE ASSIGN PAR 0-4117 XREFS 6141 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7722688590890754} PREDS {} SUCCS {{259 0 0-4127 {}}} CYCLES {}}
set a(0-4127) {NAME copy_y#4:slc(inv_wave.image_copy:y) TYPE READSLICE PAR 0-4117 XREFS 6142 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.7722688590890754} PREDS {{259 0 0-4126 {}}} SUCCS {{259 0 0-4128 {}}} CYCLES {}}
set a(0-4128) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 11.00 QUANTITY 3 NAME copy_y#4:acc#6 TYPE ACCU DELAY {1.64 ns} LIBRARY_DELAY {1.64 ns} PAR 0-4117 XREFS 6143 LOC {1 0.0492000001968 1 0.7722688590890754 1 0.7722688590890754 1 0.8214688292858753 1 0.8214688292858753} PREDS {{258 0 0-4125 {}} {259 0 0-4127 {}}} SUCCS {{258 0 0-4131 {}} {258 0 0-4135 {}}} CYCLES {}}
set a(0-4129) {NAME copy_y#4:asn#5 TYPE ASSIGN PAR 0-4117 XREFS 6144 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8214688592858754} PREDS {{774 0 0-4139 {}}} SUCCS {{259 0 0-4130 {}} {256 0 0-4139 {}}} CYCLES {}}
set a(0-4130) {NAME copy_y#4:slc(inv_wave.image_copy:x)#2 TYPE READSLICE PAR 0-4117 XREFS 6145 LOC {0 0.999999988 0 0.999999988 0 0.999999988 1 0.8214688592858754} PREDS {{259 0 0-4129 {}}} SUCCS {{259 0 0-4131 {}}} CYCLES {}}
set a(0-4131) {NAME copy_y#4:conc#1 TYPE CONCATENATE PAR 0-4117 XREFS 6146 LOC {1 0.0984000003936 1 0.8214688592858754 1 0.8214688592858754 1 0.8214688592858754} PREDS {{258 0 0-4128 {}} {259 0 0-4130 {}}} SUCCS {{259 0 0-4132 {}}} CYCLES {}}
set a(0-4132) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y#4:read_mem(Comp:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-4117 XREFS 6147 LOC {1 1.0 1 1.0 1 1.0 2 0.07379997029519988 2 0.07379997029519988} PREDS {{259 0 0-4131 {}}} SUCCS {{258 0 0-4136 {}}} CYCLES {}}
set a(0-4133) {NAME copy_y#4:asn#6 TYPE ASSIGN PAR 0-4117 XREFS 6148 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.8712688594850754} PREDS {{774 0 0-4139 {}}} SUCCS {{259 0 0-4134 {}} {256 0 0-4139 {}}} CYCLES {}}
set a(0-4134) {NAME copy_y#4:slc(inv_wave.image_copy:x)#1 TYPE READSLICE PAR 0-4117 XREFS 6149 LOC {0 0.999999988 0 0.999999988 0 0.999999988 2 0.8712688594850754} PREDS {{259 0 0-4133 {}}} SUCCS {{259 0 0-4135 {}}} CYCLES {}}
set a(0-4135) {NAME copy_y#4:conc TYPE CONCATENATE PAR 0-4117 XREFS 6150 LOC {1 0.0984000003936 2 0.8712688594850754 2 0.8712688594850754 2 0.8712688594850754} PREDS {{258 0 0-4128 {}} {259 0 0-4134 {}}} SUCCS {{259 0 0-4136 {}}} CYCLES {}}
set a(0-4136) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(3,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y#4:write_mem(Vga:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-4117 XREFS 6151 LOC {2 1.0 2 1.0 2 1.0 3 0.0029999700119998805 3 0.0029999700119998805} PREDS {{128 0 0-4119 {}} {774 0 0-4136 {}} {258 0 0-4132 {}} {259 0 0-4135 {}}} SUCCS {{774 0 0-4136 {}}} CYCLES {}}
set a(0-4137) {NAME copy_y#4:asn#7 TYPE ASSIGN PAR 0-4117 XREFS 6152 LOC {0 0.999999988 1 0.8628999994516 1 0.8628999994516 3 0.8628999994516} PREDS {{774 0 0-4139 {}}} SUCCS {{259 0 0-4138 {}} {256 0 0-4139 {}}} CYCLES {}}
set a(0-4138) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME copy_y#4:acc#5 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-4117 XREFS 6153 LOC {1 0.0 1 0.8628999994516 1 0.8628999994516 1 0.9309999697239999 3 0.9309999697239999} PREDS {{259 0 0-4137 {}}} SUCCS {{259 0 0-4139 {}} {258 0 0-4140 {}}} CYCLES {}}
set a(0-4139) {NAME copy_y#4:asn(inv_wave.image_copy:x.sva) TYPE ASSIGN PAR 0-4117 XREFS 6154 LOC {1 0.0681000002724 1 0.9309999997239999 1 0.9309999997239999 3 0.999999988} PREDS {{128 0 0-4119 {}} {772 0 0-4139 {}} {256 0 0-4120 {}} {256 0 0-4129 {}} {256 0 0-4133 {}} {256 0 0-4137 {}} {259 0 0-4138 {}}} SUCCS {{774 0 0-4120 {}} {774 0 0-4129 {}} {774 0 0-4133 {}} {774 0 0-4137 {}} {772 0 0-4139 {}}} CYCLES {}}
set a(0-4140) {NAME copy_y#4:conc#3 TYPE CONCATENATE PAR 0-4117 XREFS 6155 LOC {1 0.0681000002724 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{258 0 0-4138 {}}} SUCCS {{258 0 0-4204 {}}} CYCLES {}}
set a(0-4141) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#132 TYPE ASSIGN PAR 0-4117 XREFS 6156 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4142 {}}} CYCLES {}}
set a(0-4142) {NAME copy_y#4:not#1 TYPE NOT PAR 0-4117 XREFS 6157 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4141 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4143) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#133 TYPE ASSIGN PAR 0-4117 XREFS 6158 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4144 {}}} CYCLES {}}
set a(0-4144) {NAME copy_y#4:not#3 TYPE NOT PAR 0-4117 XREFS 6159 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4143 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4145) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#134 TYPE ASSIGN PAR 0-4117 XREFS 6160 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4146 {}}} CYCLES {}}
set a(0-4146) {NAME copy_y#4:not#4 TYPE NOT PAR 0-4117 XREFS 6161 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4145 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4147) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#135 TYPE ASSIGN PAR 0-4117 XREFS 6162 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4148 {}}} CYCLES {}}
set a(0-4148) {NAME copy_y#4:not#5 TYPE NOT PAR 0-4117 XREFS 6163 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4147 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4149) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#136 TYPE ASSIGN PAR 0-4117 XREFS 6164 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4150 {}}} CYCLES {}}
set a(0-4150) {NAME copy_y#4:not#6 TYPE NOT PAR 0-4117 XREFS 6165 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4149 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4151) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#137 TYPE ASSIGN PAR 0-4117 XREFS 6166 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4152 {}}} CYCLES {}}
set a(0-4152) {NAME copy_y#4:not#7 TYPE NOT PAR 0-4117 XREFS 6167 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4151 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4153) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#138 TYPE ASSIGN PAR 0-4117 XREFS 6168 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4154 {}}} CYCLES {}}
set a(0-4154) {NAME copy_y#4:not#8 TYPE NOT PAR 0-4117 XREFS 6169 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4153 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4155) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#139 TYPE ASSIGN PAR 0-4117 XREFS 6170 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4156 {}}} CYCLES {}}
set a(0-4156) {NAME copy_y#4:not#9 TYPE NOT PAR 0-4117 XREFS 6171 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4155 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4157) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#140 TYPE ASSIGN PAR 0-4117 XREFS 6172 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4158 {}}} CYCLES {}}
set a(0-4158) {NAME copy_y#4:not#10 TYPE NOT PAR 0-4117 XREFS 6173 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4157 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4159) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#141 TYPE ASSIGN PAR 0-4117 XREFS 6174 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4160 {}}} CYCLES {}}
set a(0-4160) {NAME copy_y#4:not#11 TYPE NOT PAR 0-4117 XREFS 6175 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4159 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4161) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#142 TYPE ASSIGN PAR 0-4117 XREFS 6176 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4162 {}}} CYCLES {}}
set a(0-4162) {NAME copy_y#4:not#12 TYPE NOT PAR 0-4117 XREFS 6177 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4161 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4163) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#143 TYPE ASSIGN PAR 0-4117 XREFS 6178 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4164 {}}} CYCLES {}}
set a(0-4164) {NAME copy_y#4:not#13 TYPE NOT PAR 0-4117 XREFS 6179 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4163 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4165) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#144 TYPE ASSIGN PAR 0-4117 XREFS 6180 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4166 {}}} CYCLES {}}
set a(0-4166) {NAME copy_y#4:not#14 TYPE NOT PAR 0-4117 XREFS 6181 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4165 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4167) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#145 TYPE ASSIGN PAR 0-4117 XREFS 6182 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4168 {}}} CYCLES {}}
set a(0-4168) {NAME copy_y#4:not#15 TYPE NOT PAR 0-4117 XREFS 6183 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4167 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4169) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#146 TYPE ASSIGN PAR 0-4117 XREFS 6184 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4170 {}}} CYCLES {}}
set a(0-4170) {NAME copy_y#4:not#16 TYPE NOT PAR 0-4117 XREFS 6185 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4169 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4171) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#147 TYPE ASSIGN PAR 0-4117 XREFS 6186 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4172 {}}} CYCLES {}}
set a(0-4172) {NAME copy_y#4:not#17 TYPE NOT PAR 0-4117 XREFS 6187 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4171 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4173) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#148 TYPE ASSIGN PAR 0-4117 XREFS 6188 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4174 {}}} CYCLES {}}
set a(0-4174) {NAME copy_y#4:not#18 TYPE NOT PAR 0-4117 XREFS 6189 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4173 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4175) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#149 TYPE ASSIGN PAR 0-4117 XREFS 6190 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4176 {}}} CYCLES {}}
set a(0-4176) {NAME copy_y#4:not#19 TYPE NOT PAR 0-4117 XREFS 6191 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4175 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4177) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#150 TYPE ASSIGN PAR 0-4117 XREFS 6192 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4178 {}}} CYCLES {}}
set a(0-4178) {NAME copy_y#4:not#20 TYPE NOT PAR 0-4117 XREFS 6193 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4177 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4179) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#151 TYPE ASSIGN PAR 0-4117 XREFS 6194 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4180 {}}} CYCLES {}}
set a(0-4180) {NAME copy_y#4:not#21 TYPE NOT PAR 0-4117 XREFS 6195 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4179 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4181) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#152 TYPE ASSIGN PAR 0-4117 XREFS 6196 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4182 {}}} CYCLES {}}
set a(0-4182) {NAME copy_y#4:not#22 TYPE NOT PAR 0-4117 XREFS 6197 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4181 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4183) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#153 TYPE ASSIGN PAR 0-4117 XREFS 6198 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4184 {}}} CYCLES {}}
set a(0-4184) {NAME copy_y#4:not#23 TYPE NOT PAR 0-4117 XREFS 6199 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4183 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4185) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#154 TYPE ASSIGN PAR 0-4117 XREFS 6200 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4186 {}}} CYCLES {}}
set a(0-4186) {NAME copy_y#4:not#24 TYPE NOT PAR 0-4117 XREFS 6201 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4185 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4187) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#155 TYPE ASSIGN PAR 0-4117 XREFS 6202 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4188 {}}} CYCLES {}}
set a(0-4188) {NAME copy_y#4:not#25 TYPE NOT PAR 0-4117 XREFS 6203 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4187 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4189) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#156 TYPE ASSIGN PAR 0-4117 XREFS 6204 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4190 {}}} CYCLES {}}
set a(0-4190) {NAME copy_y#4:not#26 TYPE NOT PAR 0-4117 XREFS 6205 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4189 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4191) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#157 TYPE ASSIGN PAR 0-4117 XREFS 6206 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4192 {}}} CYCLES {}}
set a(0-4192) {NAME copy_y#4:not#27 TYPE NOT PAR 0-4117 XREFS 6207 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4191 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4193) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#158 TYPE ASSIGN PAR 0-4117 XREFS 6208 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4194 {}}} CYCLES {}}
set a(0-4194) {NAME copy_y#4:not#28 TYPE NOT PAR 0-4117 XREFS 6209 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4193 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4195) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#159 TYPE ASSIGN PAR 0-4117 XREFS 6210 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4196 {}}} CYCLES {}}
set a(0-4196) {NAME copy_y#4:not#29 TYPE NOT PAR 0-4117 XREFS 6211 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4195 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4197) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#160 TYPE ASSIGN PAR 0-4117 XREFS 6212 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4198 {}}} CYCLES {}}
set a(0-4198) {NAME copy_y#4:not#30 TYPE NOT PAR 0-4117 XREFS 6213 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4197 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4199) {NAME inv_wave.Mn_Inv_Wave_Fct:wi:asn#161 TYPE ASSIGN PAR 0-4117 XREFS 6214 LOC {0 0.999999988 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4200 {}}} CYCLES {}}
set a(0-4200) {NAME copy_y#4:not#31 TYPE NOT PAR 0-4117 XREFS 6215 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{259 0 0-4199 {}}} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4201) {NAME copy_y#4:not#32 TYPE NOT PAR 0-4117 XREFS 6216 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{258 0 0-4203 {}}} CYCLES {}}
set a(0-4202) {NAME copy_y#4:not#2 TYPE NOT PAR 0-4117 XREFS 6217 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {} SUCCS {{259 0 0-4203 {}}} CYCLES {}}
set a(0-4203) {NAME copy_y#4:conc#4 TYPE CONCATENATE PAR 0-4117 XREFS 6218 LOC {1 0.0 1 0.9309999997239999 1 0.9309999997239999 3 0.9309999997239999} PREDS {{258 0 0-4201 {}} {258 0 0-4200 {}} {258 0 0-4198 {}} {258 0 0-4196 {}} {258 0 0-4194 {}} {258 0 0-4192 {}} {258 0 0-4190 {}} {258 0 0-4188 {}} {258 0 0-4186 {}} {258 0 0-4184 {}} {258 0 0-4182 {}} {258 0 0-4180 {}} {258 0 0-4178 {}} {258 0 0-4176 {}} {258 0 0-4174 {}} {258 0 0-4172 {}} {258 0 0-4170 {}} {258 0 0-4168 {}} {258 0 0-4166 {}} {258 0 0-4164 {}} {258 0 0-4162 {}} {258 0 0-4160 {}} {258 0 0-4158 {}} {258 0 0-4156 {}} {258 0 0-4154 {}} {258 0 0-4152 {}} {258 0 0-4150 {}} {258 0 0-4148 {}} {258 0 0-4146 {}} {258 0 0-4144 {}} {258 0 0-4142 {}} {259 0 0-4202 {}}} SUCCS {{259 0 0-4204 {}}} CYCLES {}}
set a(0-4204) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(33,1,33,1,34) AREA_SCORE 33.00 QUANTITY 1 NAME copy_y#4:acc#9 TYPE ACCU DELAY {2.30 ns} LIBRARY_DELAY {2.30 ns} PAR 0-4117 XREFS 6219 LOC {1 0.0681000002724 1 0.9309999997239999 1 0.9309999997239999 1 0.9999999699999998 3 0.9999999699999998} PREDS {{258 0 0-4140 {}} {259 0 0-4203 {}}} SUCCS {{259 0 0-4205 {}}} CYCLES {}}
set a(0-4205) {NAME copy_y#4:slc#2 TYPE READSLICE PAR 0-4117 XREFS 6220 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{259 0 0-4204 {}}} SUCCS {{259 0 0-4206 {}}} CYCLES {}}
set a(0-4206) {NAME copy_y#4:slc TYPE READSLICE PAR 0-4117 XREFS 6221 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{259 0 0-4205 {}}} SUCCS {{259 0 0-4207 {}}} CYCLES {}}
set a(0-4207) {NAME copy_y#4:not TYPE NOT PAR 0-4117 XREFS 6222 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{259 0 0-4206 {}}} SUCCS {{259 0 0-4208 {}}} CYCLES {}}
set a(0-4208) {NAME copy_y#4:asn#8 TYPE ASSIGN PAR 0-4117 XREFS 6223 LOC {1 0.13709998854839997 1 0.999999988 1 0.999999988 3 0.999999988} PREDS {{128 0 0-4119 {}} {772 0 0-4208 {}} {256 0 0-4118 {}} {259 0 0-4207 {}}} SUCCS {{774 0 0-4118 {}} {772 0 0-4208 {}}} CYCLES {}}
set a(0-4117) {CHI {0-4118 0-4119 0-4120 0-4121 0-4122 0-4123 0-4124 0-4125 0-4126 0-4127 0-4128 0-4129 0-4130 0-4131 0-4132 0-4133 0-4134 0-4135 0-4136 0-4137 0-4138 0-4139 0-4140 0-4141 0-4142 0-4143 0-4144 0-4145 0-4146 0-4147 0-4148 0-4149 0-4150 0-4151 0-4152 0-4153 0-4154 0-4155 0-4156 0-4157 0-4158 0-4159 0-4160 0-4161 0-4162 0-4163 0-4164 0-4165 0-4166 0-4167 0-4168 0-4169 0-4170 0-4171 0-4172 0-4173 0-4174 0-4175 0-4176 0-4177 0-4178 0-4179 0-4180 0-4181 0-4182 0-4183 0-4184 0-4185 0-4186 0-4187 0-4188 0-4189 0-4190 0-4191 0-4192 0-4193 0-4194 0-4195 0-4196 0-4197 0-4198 0-4199 0-4200 0-4201 0-4202 0-4203 0-4204 0-4205 0-4206 0-4207 0-4208} ITERATIONS ? RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 3 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME copy_y#4 TYPE LOOP DELAY {166.67 ns} PAR 0-4046 XREFS 6224 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0-4050 {}} {130 0 0-4051 {}} {130 0 0-4052 {}} {130 0 0-4053 {}} {130 0 0-4054 {}} {130 0 0-4055 {}} {130 0 0-4056 {}} {130 0 0-4057 {}} {130 0 0-4058 {}} {130 0 0-4059 {}} {130 0 0-4060 {}} {130 0 0-4061 {}} {130 0 0-4062 {}} {130 0 0-4063 {}} {130 0 0-4064 {}} {130 0 0-4065 {}} {130 0 0-4066 {}} {130 0 0-4067 {}} {130 0 0-4068 {}} {130 0 0-4069 {}} {130 0 0-4070 {}} {130 0 0-4071 {}} {130 0 0-4072 {}} {130 0 0-4073 {}} {130 0 0-4074 {}} {130 0 0-4075 {}} {130 0 0-4076 {}} {130 0 0-4077 {}} {130 0 0-4078 {}} {130 0 0-4079 {}} {130 0 0-4080 {}} {130 0 0-4081 {}} {130 0 0-4082 {}} {130 0 0-4083 {}} {130 0 0-4084 {}} {130 0 0-4085 {}} {130 0 0-4086 {}} {130 0 0-4087 {}} {130 0 0-4088 {}} {130 0 0-4089 {}} {130 0 0-4090 {}} {130 0 0-4091 {}} {130 0 0-4092 {}} {130 0 0-4093 {}} {130 0 0-4094 {}} {130 0 0-4095 {}} {130 0 0-4096 {}} {130 0 0-4097 {}} {130 0 0-4098 {}} {130 0 0-4099 {}} {130 0 0-4100 {}} {130 0 0-4101 {}} {130 0 0-4102 {}} {130 0 0-4103 {}} {130 0 0-4104 {}} {130 0 0-4105 {}} {130 0 0-4106 {}} {130 0 0-4107 {}} {130 0 0-4108 {}} {130 0 0-4109 {}} {130 0 0-4110 {}} {130 0 0-4111 {}} {130 0 0-4112 {}} {130 0 0-4113 {}} {130 0 0-4114 {}} {130 0 0-4115 {}} {774 0 0-4211 {}} {258 0 0-4049 {}} {64 0 0-4048 {}} {259 0 0-4116 {}}} SUCCS {{772 0 0-4049 {}} {772 0 0-4116 {}} {131 0 0-4209 {}} {130 0 0-4210 {}} {130 0 0-4211 {}} {130 0 0-4212 {}} {130 0 0-4213 {}} {130 0 0-4214 {}} {130 0 0-4215 {}} {130 0 0-4216 {}} {130 0 0-4217 {}} {130 0 0-4218 {}} {130 0 0-4219 {}} {130 0 0-4220 {}} {130 0 0-4221 {}} {130 0 0-4222 {}} {130 0 0-4223 {}} {130 0 0-4224 {}} {130 0 0-4225 {}}} CYCLES {}}
set a(0-4209) {NAME copy_x#4:asn#2 TYPE ASSIGN PAR 0-4046 XREFS 6225 LOC {1 0.999999988 2 0.8628999994516 2 0.8628999994516 2 0.8628999994516} PREDS {{774 0 0-4211 {}} {131 0 0-4117 {}}} SUCCS {{259 0 0-4210 {}} {256 0 0-4211 {}}} CYCLES {}}
set a(0-4210) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(32,0,2,1,32) AREA_SCORE 32.00 QUANTITY 4 NAME copy_x#4:acc#1 TYPE ACCU DELAY {2.27 ns} LIBRARY_DELAY {2.27 ns} PAR 0-4046 XREFS 6226 LOC {2 0.0 2 0.8628999994516 2 0.8628999994516 2 0.9309999697239999 2 0.9309999697239999} PREDS {{130 0 0-4117 {}} {259 0 0-4209 {}}} SUCCS {{259 0 0-4211 {}} {258 0 0-4212 {}}} CYCLES {}}
set a(0-4211) {NAME copy_x#4:asn(inv_wave.image_copy:y.sva) TYPE ASSIGN PAR 0-4046 XREFS 6227 LOC {2 0.0681000002724 2 0.9309999997239999 2 0.9309999997239999 2 0.999999988} PREDS {{772 0 0-4211 {}} {130 0 0-4117 {}} {256 0 0-4209 {}} {259 0 0-4210 {}}} SUCCS {{774 0 0-4117 {}} {774 0 0-4209 {}} {772 0 0-4211 {}}} CYCLES {}}
set a(0-4212) {NAME copy_x#4:conc TYPE CONCATENATE PAR 0-4046 XREFS 6228 LOC {2 0.0681000002724 2 0.9309999997239999 2 0.9309999997239999 2 0.9309999997239999} PREDS {{130 0 0-4117 {}} {258 0 0-4210 {}}} SUCCS {{258 0 0-4221 {}}} CYCLES {}}
set a(0-4213) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn#12 TYPE ASSIGN PAR 0-4046 XREFS 6229 LOC {1 0.999999988 1 0.999999988 1 0.999999988 2 0.9309999997239999} PREDS {{130 0 0-4117 {}}} SUCCS {{259 0 0-4214 {}}} CYCLES {}}
set a(0-4214) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1)#26 TYPE READSLICE PAR 0-4046 XREFS 6230 LOC {1 0.999999988 1 0.999999988 1 0.999999988 2 0.9309999997239999} PREDS {{130 0 0-4117 {}} {259 0 0-4213 {}}} SUCCS {{259 0 0-4215 {}}} CYCLES {}}
set a(0-4215) {NAME copy_x#4:not#1 TYPE NOT PAR 0-4046 XREFS 6231 LOC {1 0.999999988 2 0.9309999997239999 2 0.9309999997239999 2 0.9309999997239999} PREDS {{130 0 0-4117 {}} {259 0 0-4214 {}}} SUCCS {{258 0 0-4220 {}}} CYCLES {}}
set a(0-4216) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn#13 TYPE ASSIGN PAR 0-4046 XREFS 6232 LOC {1 0.999999988 2 0.9309999997239999 2 0.9309999997239999 2 0.9309999997239999} PREDS {{130 0 0-4117 {}}} SUCCS {{259 0 0-4217 {}}} CYCLES {}}
set a(0-4217) {NAME copy_x#4:not#9 TYPE NOT PAR 0-4046 XREFS 6233 LOC {1 0.999999988 2 0.9309999997239999 2 0.9309999997239999 2 0.9309999997239999} PREDS {{130 0 0-4117 {}} {259 0 0-4216 {}}} SUCCS {{258 0 0-4220 {}}} CYCLES {}}
set a(0-4218) {NAME copy_x#4:not#7 TYPE NOT PAR 0-4046 XREFS 6234 LOC {1 0.999999988 2 0.9309999997239999 2 0.9309999997239999 2 0.9309999997239999} PREDS {{130 0 0-4117 {}}} SUCCS {{258 0 0-4220 {}}} CYCLES {}}
set a(0-4219) {NAME copy_x#4:not#2 TYPE NOT PAR 0-4046 XREFS 6235 LOC {1 0.999999988 2 0.9309999997239999 2 0.9309999997239999 2 0.9309999997239999} PREDS {{130 0 0-4117 {}}} SUCCS {{259 0 0-4220 {}}} CYCLES {}}
set a(0-4220) {NAME copy_x#4:conc#1 TYPE CONCATENATE PAR 0-4046 XREFS 6236 LOC {1 0.999999988 2 0.9309999997239999 2 0.9309999997239999 2 0.9309999997239999} PREDS {{130 0 0-4117 {}} {258 0 0-4218 {}} {258 0 0-4217 {}} {258 0 0-4215 {}} {259 0 0-4219 {}}} SUCCS {{259 0 0-4221 {}}} CYCLES {}}
set a(0-4221) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(33,1,33,1,34) AREA_SCORE 33.00 QUANTITY 1 NAME copy_x#4:acc#3 TYPE ACCU DELAY {2.30 ns} LIBRARY_DELAY {2.30 ns} PAR 0-4046 XREFS 6237 LOC {2 0.0681000002724 2 0.9309999997239999 2 0.9309999997239999 2 0.9999999699999998 2 0.9999999699999998} PREDS {{130 0 0-4117 {}} {258 0 0-4212 {}} {259 0 0-4220 {}}} SUCCS {{259 0 0-4222 {}}} CYCLES {}}
set a(0-4222) {NAME copy_x#4:slc#2 TYPE READSLICE PAR 0-4046 XREFS 6238 LOC {2 0.13709998854839997 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-4117 {}} {259 0 0-4221 {}}} SUCCS {{259 0 0-4223 {}}} CYCLES {}}
set a(0-4223) {NAME copy_x#4:slc TYPE READSLICE PAR 0-4046 XREFS 6239 LOC {2 0.13709998854839997 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-4117 {}} {259 0 0-4222 {}}} SUCCS {{259 0 0-4224 {}}} CYCLES {}}
set a(0-4224) {NAME copy_x#4:not TYPE NOT PAR 0-4046 XREFS 6240 LOC {2 0.13709998854839997 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-4117 {}} {259 0 0-4223 {}}} SUCCS {{259 0 0-4225 {}}} CYCLES {}}
set a(0-4225) {NAME copy_x#4:asn#3 TYPE ASSIGN PAR 0-4046 XREFS 6241 LOC {2 0.13709998854839997 2 0.999999988 2 0.999999988 2 0.999999988} PREDS {{130 0 0-4117 {}} {772 0 0-4225 {}} {256 0 0-4047 {}} {259 0 0-4224 {}}} SUCCS {{774 0 0-4047 {}} {772 0 0-4225 {}}} CYCLES {}}
set a(0-4046) {CHI {0-4047 0-4048 0-4049 0-4050 0-4051 0-4052 0-4053 0-4054 0-4055 0-4056 0-4057 0-4058 0-4059 0-4060 0-4061 0-4062 0-4063 0-4064 0-4065 0-4066 0-4067 0-4068 0-4069 0-4070 0-4071 0-4072 0-4073 0-4074 0-4075 0-4076 0-4077 0-4078 0-4079 0-4080 0-4081 0-4082 0-4083 0-4084 0-4085 0-4086 0-4087 0-4088 0-4089 0-4090 0-4091 0-4092 0-4093 0-4094 0-4095 0-4096 0-4097 0-4098 0-4099 0-4100 0-4101 0-4102 0-4103 0-4104 0-4105 0-4106 0-4107 0-4108 0-4109 0-4110 0-4111 0-4112 0-4113 0-4114 0-4115 0-4116 0-4117 0-4209 0-4210 0-4211 0-4212 0-4213 0-4214 0-4215 0-4216 0-4217 0-4218 0-4219 0-4220 0-4221 0-4222 0-4223 0-4224 0-4225} ITERATIONS ? RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 5 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 5 NAME copy_x#4 TYPE LOOP DELAY {250.00 ns} PAR 0-3595 XREFS 6242 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{130 0 0-3821 {}} {130 0 0-4034 {}} {130 0 0-4035 {}} {130 0 0-4036 {}} {130 0 0-4037 {}} {130 0 0-4038 {}} {130 0 0-4039 {}} {130 0 0-4040 {}} {130 0 0-4041 {}} {130 0 0-4042 {}} {130 0 0-4043 {}} {130 0 0-4044 {}} {258 0 0-3828 {}} {258 0 0-3606 {}} {774 0 0-4245 {}} {774 0 0-4243 {}} {258 0 0-4033 {}} {258 0 0-3831 {}} {258 0 0-3610 {}} {774 0 0-4247 {}} {774 0 0-4361 {}} {774 0 0-4360 {}} {774 0 0-4359 {}} {774 0 0-4355 {}} {774 0 0-4351 {}} {774 0 0-4347 {}} {774 0 0-4343 {}} {774 0 0-4339 {}} {774 0 0-4335 {}} {774 0 0-4331 {}} {774 0 0-4327 {}} {774 0 0-4323 {}} {774 0 0-4319 {}} {774 0 0-4315 {}} {774 0 0-4311 {}} {774 0 0-4307 {}} {774 0 0-4303 {}} {774 0 0-4299 {}} {774 0 0-4295 {}} {774 0 0-4291 {}} {774 0 0-4287 {}} {774 0 0-4283 {}} {774 0 0-4279 {}} {774 0 0-4275 {}} {774 0 0-4271 {}} {774 0 0-4267 {}} {774 0 0-4263 {}} {774 0 0-4259 {}} {774 0 0-4255 {}} {130 0 0-3835 {}} {259 0 0-4045 {}}} SUCCS {{772 0 0-4033 {}} {772 0 0-4045 {}} {131 0 0-4226 {}} {130 0 0-4227 {}} {130 0 0-4228 {}} {130 0 0-4229 {}} {130 0 0-4230 {}} {130 0 0-4231 {}} {130 0 0-4232 {}} {130 0 0-4233 {}} {130 0 0-4234 {}} {130 0 0-4235 {}} {130 0 0-4236 {}} {130 0 0-4237 {}} {130 0 0-4238 {}} {130 0 0-4239 {}} {130 0 0-4240 {}} {130 0 0-4241 {}} {130 0 0-4242 {}} {130 0 0-4243 {}} {130 0 0-4244 {}} {130 0 0-4245 {}} {130 0 0-4246 {}} {130 0 0-4247 {}} {130 0 0-4248 {}} {130 0 0-4249 {}} {130 0 0-4250 {}} {130 0 0-4251 {}} {130 0 0-4252 {}} {130 0 0-4253 {}} {130 0 0-4254 {}} {130 0 0-4255 {}} {130 0 0-4256 {}} {130 0 0-4257 {}} {130 0 0-4258 {}} {130 0 0-4259 {}} {130 0 0-4260 {}} {130 0 0-4261 {}} {130 0 0-4262 {}} {130 0 0-4263 {}} {130 0 0-4264 {}} {130 0 0-4265 {}} {130 0 0-4266 {}} {130 0 0-4267 {}} {130 0 0-4268 {}} {130 0 0-4269 {}} {130 0 0-4270 {}} {130 0 0-4271 {}} {130 0 0-4272 {}} {130 0 0-4273 {}} {130 0 0-4274 {}} {130 0 0-4275 {}} {130 0 0-4276 {}} {130 0 0-4277 {}} {130 0 0-4278 {}} {130 0 0-4279 {}} {130 0 0-4280 {}} {130 0 0-4281 {}} {130 0 0-4282 {}} {130 0 0-4283 {}} {130 0 0-4284 {}} {130 0 0-4285 {}} {130 0 0-4286 {}} {130 0 0-4287 {}} {130 0 0-4288 {}} {130 0 0-4289 {}} {130 0 0-4290 {}} {130 0 0-4291 {}} {130 0 0-4292 {}} {130 0 0-4293 {}} {130 0 0-4294 {}} {130 0 0-4295 {}} {130 0 0-4296 {}} {130 0 0-4297 {}} {130 0 0-4298 {}} {130 0 0-4299 {}} {130 0 0-4300 {}} {130 0 0-4301 {}} {130 0 0-4302 {}} {130 0 0-4303 {}} {130 0 0-4304 {}} {130 0 0-4305 {}} {130 0 0-4306 {}} {130 0 0-4307 {}} {130 0 0-4308 {}} {130 0 0-4309 {}} {130 0 0-4310 {}} {130 0 0-4311 {}} {130 0 0-4312 {}} {130 0 0-4313 {}} {130 0 0-4314 {}} {130 0 0-4315 {}} {130 0 0-4316 {}} {130 0 0-4317 {}} {130 0 0-4318 {}} {130 0 0-4319 {}} {130 0 0-4320 {}} {130 0 0-4321 {}} {130 0 0-4322 {}} {130 0 0-4323 {}} {130 0 0-4324 {}} {130 0 0-4325 {}} {130 0 0-4326 {}} {130 0 0-4327 {}} {130 0 0-4328 {}} {130 0 0-4329 {}} {130 0 0-4330 {}} {130 0 0-4331 {}} {130 0 0-4332 {}} {130 0 0-4333 {}} {130 0 0-4334 {}} {130 0 0-4335 {}} {130 0 0-4336 {}} {130 0 0-4337 {}} {130 0 0-4338 {}} {130 0 0-4339 {}} {130 0 0-4340 {}} {130 0 0-4341 {}} {130 0 0-4342 {}} {130 0 0-4343 {}} {130 0 0-4344 {}} {130 0 0-4345 {}} {130 0 0-4346 {}} {130 0 0-4347 {}} {130 0 0-4348 {}} {130 0 0-4349 {}} {130 0 0-4350 {}} {130 0 0-4351 {}} {130 0 0-4352 {}} {130 0 0-4353 {}} {130 0 0-4354 {}} {130 0 0-4355 {}} {130 0 0-4356 {}} {130 0 0-4357 {}} {130 0 0-4358 {}} {130 0 0-4359 {}} {130 0 0-4360 {}} {130 0 0-4361 {}} {130 0 0-4362 {}} {130 0 0-4363 {}} {130 0 0-4364 {}} {130 0 0-4365 {}} {130 0 0-4366 {}} {130 0 0-4367 {}} {130 0 0-4368 {}} {130 0 0-4369 {}}} CYCLES {}}
set a(0-4226) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#6 TYPE ASSIGN PAR 0-3595 XREFS 6243 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-3616 {}} {774 0 0-4247 {}} {131 0 0-4046 {}}} SUCCS {{258 0 0-4228 {}} {256 0 0-4247 {}}} CYCLES {}}
set a(0-4227) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#7 TYPE ASSIGN PAR 0-3595 XREFS 6244 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4361 {}}} SUCCS {{259 0 0-4228 {}} {256 0 0-4361 {}}} CYCLES {}}
set a(0-4228) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#52 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6245 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4226 {}} {259 0 0-4227 {}}} SUCCS {{258 0 0-4360 {}}} CYCLES {}}
set a(0-4229) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#8 TYPE ASSIGN PAR 0-3595 XREFS 6246 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4247 {}}} SUCCS {{259 0 0-4230 {}} {256 0 0-4247 {}}} CYCLES {}}
set a(0-4230) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#53 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6247 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-3610 {}} {259 0 0-4229 {}}} SUCCS {{258 0 0-4361 {}}} CYCLES {}}
set a(0-4231) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#9 TYPE ASSIGN PAR 0-3595 XREFS 6248 LOC {3 0.999999988 4 0.8638000114552001 4 0.8638000114552001 4 0.8638000114552001} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4237 {}}} SUCCS {{259 0 0-4232 {}} {256 0 0-4237 {}}} CYCLES {}}
set a(0-4232) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(31,0,9,1,31) AREA_SCORE 31.00 QUANTITY 1 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:acc#9 TYPE ACCU DELAY {2.24 ns} LIBRARY_DELAY {2.24 ns} PAR 0-3595 XREFS 6249 LOC {4 0.0 4 0.8638000114552001 4 0.8638000114552001 4 0.930999981724 4 0.930999981724} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {259 0 0-4231 {}}} SUCCS {{258 0 0-4237 {}} {258 0 0-4362 {}}} CYCLES {}}
set a(0-4233) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6250 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-3612 {}} {258 0 0-3832 {}} {258 0 0-3597 {}}} SUCCS {{259 0 0-4234 {}}} CYCLES {}}
set a(0-4234) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#10 TYPE ASSIGN PAR 0-3595 XREFS 6251 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {772 0 0-4234 {}} {256 0 0-3603 {}} {256 0 0-3611 {}} {259 0 0-4233 {}}} SUCCS {{774 0 0-3603 {}} {774 0 0-3611 {}} {772 0 0-4234 {}}} CYCLES {}}
set a(0-4235) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#1 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6252 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-3614 {}} {258 0 0-3833 {}} {258 0 0-3596 {}}} SUCCS {{259 0 0-4236 {}}} CYCLES {}}
set a(0-4236) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#11 TYPE ASSIGN PAR 0-3595 XREFS 6253 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {772 0 0-4236 {}} {256 0 0-3607 {}} {256 0 0-3613 {}} {259 0 0-4235 {}}} SUCCS {{774 0 0-3607 {}} {774 0 0-3613 {}} {772 0 0-4236 {}}} CYCLES {}}
set a(0-4237) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn(inv_wave.Mn_Inv_Wave_Fct:i#2.sg1.sva) TYPE ASSIGN PAR 0-3595 XREFS 6254 LOC {4 0.06719998826879996 4 0.9309999997239999 4 0.9309999997239999 4 0.999999988} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {772 0 0-4237 {}} {256 0 0-3817 {}} {256 0 0-4231 {}} {258 0 0-4232 {}}} SUCCS {{774 0 0-3817 {}} {774 0 0-4231 {}} {772 0 0-4237 {}}} CYCLES {}}
set a(0-4238) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:asn#14 TYPE ASSIGN PAR 0-3595 XREFS 6255 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4243 {}}} SUCCS {{259 0 0-4239 {}} {256 0 0-4243 {}}} CYCLES {}}
set a(0-4239) {NAME inv_wave.Mn_Inv_Wave_Fct:hi:slc(inv_wave.Mn_Inv_Wave_Fct:hi.sg1)#7 TYPE READSLICE PAR 0-3595 XREFS 6256 LOC {3 0.999999988 3 0.999999988 3 0.999999988 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {259 0 0-4238 {}}} SUCCS {{258 0 0-4241 {}}} CYCLES {}}
set a(0-4240) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#12 TYPE ASSIGN PAR 0-3595 XREFS 6257 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4245 {}}} SUCCS {{259 0 0-4241 {}} {256 0 0-4245 {}}} CYCLES {}}
set a(0-4241) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:conc TYPE CONCATENATE PAR 0-3595 XREFS 6258 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-4239 {}} {259 0 0-4240 {}}} SUCCS {{259 0 0-4242 {}}} CYCLES {}}
set a(0-4242) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(31,1,2) AREA_SCORE 31.00 QUANTITY 1 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#18 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6259 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-3825 {}} {258 0 0-3600 {}} {259 0 0-4241 {}}} SUCCS {{259 0 0-4243 {}}} CYCLES {}}
set a(0-4243) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#13 TYPE ASSIGN PAR 0-3595 XREFS 6260 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4243 {}} {256 0 0-3822 {}} {256 0 0-3835 {}} {256 0 0-4034 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4238 {}} {259 0 0-4242 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3822 {}} {774 0 0-3835 {}} {774 0 0-4034 {}} {774 0 0-4046 {}} {774 0 0-4238 {}} {772 0 0-4243 {}}} CYCLES {}}
set a(0-4244) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#19 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6261 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-3606 {}} {258 0 0-3828 {}} {258 0 0-3599 {}}} SUCCS {{259 0 0-4245 {}}} CYCLES {}}
set a(0-4245) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#14 TYPE ASSIGN PAR 0-3595 XREFS 6262 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4245 {}} {256 0 0-3824 {}} {256 0 0-3835 {}} {256 0 0-4037 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4240 {}} {259 0 0-4244 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3824 {}} {774 0 0-3835 {}} {774 0 0-4037 {}} {774 0 0-4046 {}} {774 0 0-4240 {}} {772 0 0-4245 {}}} CYCLES {}}
set a(0-4246) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#20 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6263 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-3610 {}} {258 0 0-3831 {}} {258 0 0-3598 {}}} SUCCS {{259 0 0-4247 {}}} CYCLES {}}
set a(0-4247) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#15 TYPE ASSIGN PAR 0-3595 XREFS 6264 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4247 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4226 {}} {256 0 0-4229 {}} {259 0 0-4246 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4226 {}} {774 0 0-4229 {}} {772 0 0-4247 {}}} CYCLES {}}
set a(0-4248) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#16 TYPE ASSIGN PAR 0-3595 XREFS 6265 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4259 {}}} SUCCS {{258 0 0-4250 {}} {256 0 0-4259 {}}} CYCLES {}}
set a(0-4249) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#17 TYPE ASSIGN PAR 0-3595 XREFS 6266 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4255 {}}} SUCCS {{259 0 0-4250 {}} {256 0 0-4255 {}}} CYCLES {}}
set a(0-4250) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#24 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6267 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4248 {}} {259 0 0-4249 {}}} SUCCS {{259 0 0-4251 {}}} CYCLES {}}
set a(0-4251) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#18 TYPE ASSIGN PAR 0-3595 XREFS 6268 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{130 0 0-4046 {}} {772 0 0-4251 {}} {130 0 0-3616 {}} {259 0 0-4250 {}}} SUCCS {{774 0 0-3616 {}} {772 0 0-4251 {}}} CYCLES {}}
set a(0-4252) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#19 TYPE ASSIGN PAR 0-3595 XREFS 6269 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4263 {}}} SUCCS {{258 0 0-4254 {}} {256 0 0-4263 {}}} CYCLES {}}
set a(0-4253) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#20 TYPE ASSIGN PAR 0-3595 XREFS 6270 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4259 {}}} SUCCS {{259 0 0-4254 {}} {256 0 0-4259 {}}} CYCLES {}}
set a(0-4254) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#25 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6271 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4252 {}} {259 0 0-4253 {}}} SUCCS {{259 0 0-4255 {}}} CYCLES {}}
set a(0-4255) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#21 TYPE ASSIGN PAR 0-3595 XREFS 6272 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4255 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4249 {}} {259 0 0-4254 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4249 {}} {772 0 0-4255 {}}} CYCLES {}}
set a(0-4256) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#22 TYPE ASSIGN PAR 0-3595 XREFS 6273 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4267 {}}} SUCCS {{258 0 0-4258 {}} {256 0 0-4267 {}}} CYCLES {}}
set a(0-4257) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#23 TYPE ASSIGN PAR 0-3595 XREFS 6274 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4263 {}}} SUCCS {{259 0 0-4258 {}} {256 0 0-4263 {}}} CYCLES {}}
set a(0-4258) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#26 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6275 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4256 {}} {259 0 0-4257 {}}} SUCCS {{259 0 0-4259 {}}} CYCLES {}}
set a(0-4259) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#24 TYPE ASSIGN PAR 0-3595 XREFS 6276 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4259 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4248 {}} {256 0 0-4253 {}} {259 0 0-4258 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4248 {}} {774 0 0-4253 {}} {772 0 0-4259 {}}} CYCLES {}}
set a(0-4260) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#25 TYPE ASSIGN PAR 0-3595 XREFS 6277 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4271 {}}} SUCCS {{258 0 0-4262 {}} {256 0 0-4271 {}}} CYCLES {}}
set a(0-4261) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#26 TYPE ASSIGN PAR 0-3595 XREFS 6278 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4267 {}}} SUCCS {{259 0 0-4262 {}} {256 0 0-4267 {}}} CYCLES {}}
set a(0-4262) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#27 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6279 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4260 {}} {259 0 0-4261 {}}} SUCCS {{259 0 0-4263 {}}} CYCLES {}}
set a(0-4263) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#27 TYPE ASSIGN PAR 0-3595 XREFS 6280 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4263 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4252 {}} {256 0 0-4257 {}} {259 0 0-4262 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4252 {}} {774 0 0-4257 {}} {772 0 0-4263 {}}} CYCLES {}}
set a(0-4264) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#28 TYPE ASSIGN PAR 0-3595 XREFS 6281 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4275 {}}} SUCCS {{258 0 0-4266 {}} {256 0 0-4275 {}}} CYCLES {}}
set a(0-4265) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#29 TYPE ASSIGN PAR 0-3595 XREFS 6282 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4271 {}}} SUCCS {{259 0 0-4266 {}} {256 0 0-4271 {}}} CYCLES {}}
set a(0-4266) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#28 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6283 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4264 {}} {259 0 0-4265 {}}} SUCCS {{259 0 0-4267 {}}} CYCLES {}}
set a(0-4267) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#30 TYPE ASSIGN PAR 0-3595 XREFS 6284 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4267 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4256 {}} {256 0 0-4261 {}} {259 0 0-4266 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4256 {}} {774 0 0-4261 {}} {772 0 0-4267 {}}} CYCLES {}}
set a(0-4268) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#31 TYPE ASSIGN PAR 0-3595 XREFS 6285 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4279 {}}} SUCCS {{258 0 0-4270 {}} {256 0 0-4279 {}}} CYCLES {}}
set a(0-4269) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#32 TYPE ASSIGN PAR 0-3595 XREFS 6286 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4275 {}}} SUCCS {{259 0 0-4270 {}} {256 0 0-4275 {}}} CYCLES {}}
set a(0-4270) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#29 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6287 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4268 {}} {259 0 0-4269 {}}} SUCCS {{259 0 0-4271 {}}} CYCLES {}}
set a(0-4271) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#33 TYPE ASSIGN PAR 0-3595 XREFS 6288 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4271 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4260 {}} {256 0 0-4265 {}} {259 0 0-4270 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4260 {}} {774 0 0-4265 {}} {772 0 0-4271 {}}} CYCLES {}}
set a(0-4272) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#34 TYPE ASSIGN PAR 0-3595 XREFS 6289 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4283 {}}} SUCCS {{258 0 0-4274 {}} {256 0 0-4283 {}}} CYCLES {}}
set a(0-4273) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#35 TYPE ASSIGN PAR 0-3595 XREFS 6290 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4279 {}}} SUCCS {{259 0 0-4274 {}} {256 0 0-4279 {}}} CYCLES {}}
set a(0-4274) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#30 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6291 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4272 {}} {259 0 0-4273 {}}} SUCCS {{259 0 0-4275 {}}} CYCLES {}}
set a(0-4275) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#36 TYPE ASSIGN PAR 0-3595 XREFS 6292 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4275 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4264 {}} {256 0 0-4269 {}} {259 0 0-4274 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4264 {}} {774 0 0-4269 {}} {772 0 0-4275 {}}} CYCLES {}}
set a(0-4276) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#37 TYPE ASSIGN PAR 0-3595 XREFS 6293 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4287 {}}} SUCCS {{258 0 0-4278 {}} {256 0 0-4287 {}}} CYCLES {}}
set a(0-4277) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#38 TYPE ASSIGN PAR 0-3595 XREFS 6294 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4283 {}}} SUCCS {{259 0 0-4278 {}} {256 0 0-4283 {}}} CYCLES {}}
set a(0-4278) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#31 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6295 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4276 {}} {259 0 0-4277 {}}} SUCCS {{259 0 0-4279 {}}} CYCLES {}}
set a(0-4279) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#39 TYPE ASSIGN PAR 0-3595 XREFS 6296 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4279 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4268 {}} {256 0 0-4273 {}} {259 0 0-4278 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4268 {}} {774 0 0-4273 {}} {772 0 0-4279 {}}} CYCLES {}}
set a(0-4280) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#40 TYPE ASSIGN PAR 0-3595 XREFS 6297 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4291 {}}} SUCCS {{258 0 0-4282 {}} {256 0 0-4291 {}}} CYCLES {}}
set a(0-4281) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#41 TYPE ASSIGN PAR 0-3595 XREFS 6298 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4287 {}}} SUCCS {{259 0 0-4282 {}} {256 0 0-4287 {}}} CYCLES {}}
set a(0-4282) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#32 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6299 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4280 {}} {259 0 0-4281 {}}} SUCCS {{259 0 0-4283 {}}} CYCLES {}}
set a(0-4283) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#42 TYPE ASSIGN PAR 0-3595 XREFS 6300 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4283 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4272 {}} {256 0 0-4277 {}} {259 0 0-4282 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4272 {}} {774 0 0-4277 {}} {772 0 0-4283 {}}} CYCLES {}}
set a(0-4284) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#43 TYPE ASSIGN PAR 0-3595 XREFS 6301 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4295 {}}} SUCCS {{258 0 0-4286 {}} {256 0 0-4295 {}}} CYCLES {}}
set a(0-4285) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#44 TYPE ASSIGN PAR 0-3595 XREFS 6302 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4291 {}}} SUCCS {{259 0 0-4286 {}} {256 0 0-4291 {}}} CYCLES {}}
set a(0-4286) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#33 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6303 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4284 {}} {259 0 0-4285 {}}} SUCCS {{259 0 0-4287 {}}} CYCLES {}}
set a(0-4287) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#45 TYPE ASSIGN PAR 0-3595 XREFS 6304 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4287 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4276 {}} {256 0 0-4281 {}} {259 0 0-4286 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4276 {}} {774 0 0-4281 {}} {772 0 0-4287 {}}} CYCLES {}}
set a(0-4288) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#46 TYPE ASSIGN PAR 0-3595 XREFS 6305 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4299 {}}} SUCCS {{258 0 0-4290 {}} {256 0 0-4299 {}}} CYCLES {}}
set a(0-4289) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#47 TYPE ASSIGN PAR 0-3595 XREFS 6306 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4295 {}}} SUCCS {{259 0 0-4290 {}} {256 0 0-4295 {}}} CYCLES {}}
set a(0-4290) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#34 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6307 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4288 {}} {259 0 0-4289 {}}} SUCCS {{259 0 0-4291 {}}} CYCLES {}}
set a(0-4291) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#48 TYPE ASSIGN PAR 0-3595 XREFS 6308 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4291 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4280 {}} {256 0 0-4285 {}} {259 0 0-4290 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4280 {}} {774 0 0-4285 {}} {772 0 0-4291 {}}} CYCLES {}}
set a(0-4292) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#49 TYPE ASSIGN PAR 0-3595 XREFS 6309 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4303 {}}} SUCCS {{258 0 0-4294 {}} {256 0 0-4303 {}}} CYCLES {}}
set a(0-4293) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#50 TYPE ASSIGN PAR 0-3595 XREFS 6310 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4299 {}}} SUCCS {{259 0 0-4294 {}} {256 0 0-4299 {}}} CYCLES {}}
set a(0-4294) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#35 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6311 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4292 {}} {259 0 0-4293 {}}} SUCCS {{259 0 0-4295 {}}} CYCLES {}}
set a(0-4295) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#51 TYPE ASSIGN PAR 0-3595 XREFS 6312 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4295 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4284 {}} {256 0 0-4289 {}} {259 0 0-4294 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4284 {}} {774 0 0-4289 {}} {772 0 0-4295 {}}} CYCLES {}}
set a(0-4296) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#52 TYPE ASSIGN PAR 0-3595 XREFS 6313 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4307 {}}} SUCCS {{258 0 0-4298 {}} {256 0 0-4307 {}}} CYCLES {}}
set a(0-4297) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#53 TYPE ASSIGN PAR 0-3595 XREFS 6314 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4303 {}}} SUCCS {{259 0 0-4298 {}} {256 0 0-4303 {}}} CYCLES {}}
set a(0-4298) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#36 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6315 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4296 {}} {259 0 0-4297 {}}} SUCCS {{259 0 0-4299 {}}} CYCLES {}}
set a(0-4299) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#54 TYPE ASSIGN PAR 0-3595 XREFS 6316 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4299 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4288 {}} {256 0 0-4293 {}} {259 0 0-4298 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4288 {}} {774 0 0-4293 {}} {772 0 0-4299 {}}} CYCLES {}}
set a(0-4300) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#55 TYPE ASSIGN PAR 0-3595 XREFS 6317 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4311 {}}} SUCCS {{258 0 0-4302 {}} {256 0 0-4311 {}}} CYCLES {}}
set a(0-4301) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#56 TYPE ASSIGN PAR 0-3595 XREFS 6318 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4307 {}}} SUCCS {{259 0 0-4302 {}} {256 0 0-4307 {}}} CYCLES {}}
set a(0-4302) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#37 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6319 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4300 {}} {259 0 0-4301 {}}} SUCCS {{259 0 0-4303 {}}} CYCLES {}}
set a(0-4303) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#57 TYPE ASSIGN PAR 0-3595 XREFS 6320 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4303 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4292 {}} {256 0 0-4297 {}} {259 0 0-4302 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4292 {}} {774 0 0-4297 {}} {772 0 0-4303 {}}} CYCLES {}}
set a(0-4304) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#58 TYPE ASSIGN PAR 0-3595 XREFS 6321 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4315 {}}} SUCCS {{258 0 0-4306 {}} {256 0 0-4315 {}}} CYCLES {}}
set a(0-4305) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#59 TYPE ASSIGN PAR 0-3595 XREFS 6322 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4311 {}}} SUCCS {{259 0 0-4306 {}} {256 0 0-4311 {}}} CYCLES {}}
set a(0-4306) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#38 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6323 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4304 {}} {259 0 0-4305 {}}} SUCCS {{259 0 0-4307 {}}} CYCLES {}}
set a(0-4307) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#60 TYPE ASSIGN PAR 0-3595 XREFS 6324 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4307 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4296 {}} {256 0 0-4301 {}} {259 0 0-4306 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4296 {}} {774 0 0-4301 {}} {772 0 0-4307 {}}} CYCLES {}}
set a(0-4308) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#61 TYPE ASSIGN PAR 0-3595 XREFS 6325 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4319 {}}} SUCCS {{258 0 0-4310 {}} {256 0 0-4319 {}}} CYCLES {}}
set a(0-4309) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#62 TYPE ASSIGN PAR 0-3595 XREFS 6326 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4315 {}}} SUCCS {{259 0 0-4310 {}} {256 0 0-4315 {}}} CYCLES {}}
set a(0-4310) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#39 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6327 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4308 {}} {259 0 0-4309 {}}} SUCCS {{259 0 0-4311 {}}} CYCLES {}}
set a(0-4311) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#63 TYPE ASSIGN PAR 0-3595 XREFS 6328 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4311 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4300 {}} {256 0 0-4305 {}} {259 0 0-4310 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4300 {}} {774 0 0-4305 {}} {772 0 0-4311 {}}} CYCLES {}}
set a(0-4312) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#64 TYPE ASSIGN PAR 0-3595 XREFS 6329 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4323 {}}} SUCCS {{258 0 0-4314 {}} {256 0 0-4323 {}}} CYCLES {}}
set a(0-4313) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#65 TYPE ASSIGN PAR 0-3595 XREFS 6330 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4319 {}}} SUCCS {{259 0 0-4314 {}} {256 0 0-4319 {}}} CYCLES {}}
set a(0-4314) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#40 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6331 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4312 {}} {259 0 0-4313 {}}} SUCCS {{259 0 0-4315 {}}} CYCLES {}}
set a(0-4315) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#66 TYPE ASSIGN PAR 0-3595 XREFS 6332 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4315 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4304 {}} {256 0 0-4309 {}} {259 0 0-4314 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4304 {}} {774 0 0-4309 {}} {772 0 0-4315 {}}} CYCLES {}}
set a(0-4316) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#67 TYPE ASSIGN PAR 0-3595 XREFS 6333 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4327 {}}} SUCCS {{258 0 0-4318 {}} {256 0 0-4327 {}}} CYCLES {}}
set a(0-4317) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#68 TYPE ASSIGN PAR 0-3595 XREFS 6334 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4323 {}}} SUCCS {{259 0 0-4318 {}} {256 0 0-4323 {}}} CYCLES {}}
set a(0-4318) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#41 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6335 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4316 {}} {259 0 0-4317 {}}} SUCCS {{259 0 0-4319 {}}} CYCLES {}}
set a(0-4319) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#69 TYPE ASSIGN PAR 0-3595 XREFS 6336 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4319 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4308 {}} {256 0 0-4313 {}} {259 0 0-4318 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4308 {}} {774 0 0-4313 {}} {772 0 0-4319 {}}} CYCLES {}}
set a(0-4320) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#70 TYPE ASSIGN PAR 0-3595 XREFS 6337 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4331 {}}} SUCCS {{258 0 0-4322 {}} {256 0 0-4331 {}}} CYCLES {}}
set a(0-4321) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#71 TYPE ASSIGN PAR 0-3595 XREFS 6338 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4327 {}}} SUCCS {{259 0 0-4322 {}} {256 0 0-4327 {}}} CYCLES {}}
set a(0-4322) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#42 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6339 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4320 {}} {259 0 0-4321 {}}} SUCCS {{259 0 0-4323 {}}} CYCLES {}}
set a(0-4323) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#72 TYPE ASSIGN PAR 0-3595 XREFS 6340 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4323 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4312 {}} {256 0 0-4317 {}} {259 0 0-4322 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4312 {}} {774 0 0-4317 {}} {772 0 0-4323 {}}} CYCLES {}}
set a(0-4324) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#73 TYPE ASSIGN PAR 0-3595 XREFS 6341 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4335 {}}} SUCCS {{258 0 0-4326 {}} {256 0 0-4335 {}}} CYCLES {}}
set a(0-4325) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#74 TYPE ASSIGN PAR 0-3595 XREFS 6342 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4331 {}}} SUCCS {{259 0 0-4326 {}} {256 0 0-4331 {}}} CYCLES {}}
set a(0-4326) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#43 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6343 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4324 {}} {259 0 0-4325 {}}} SUCCS {{259 0 0-4327 {}}} CYCLES {}}
set a(0-4327) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#75 TYPE ASSIGN PAR 0-3595 XREFS 6344 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4327 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4316 {}} {256 0 0-4321 {}} {259 0 0-4326 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4316 {}} {774 0 0-4321 {}} {772 0 0-4327 {}}} CYCLES {}}
set a(0-4328) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#76 TYPE ASSIGN PAR 0-3595 XREFS 6345 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4339 {}}} SUCCS {{258 0 0-4330 {}} {256 0 0-4339 {}}} CYCLES {}}
set a(0-4329) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#77 TYPE ASSIGN PAR 0-3595 XREFS 6346 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4335 {}}} SUCCS {{259 0 0-4330 {}} {256 0 0-4335 {}}} CYCLES {}}
set a(0-4330) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#44 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6347 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4328 {}} {259 0 0-4329 {}}} SUCCS {{259 0 0-4331 {}}} CYCLES {}}
set a(0-4331) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#78 TYPE ASSIGN PAR 0-3595 XREFS 6348 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4331 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4320 {}} {256 0 0-4325 {}} {259 0 0-4330 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4320 {}} {774 0 0-4325 {}} {772 0 0-4331 {}}} CYCLES {}}
set a(0-4332) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#79 TYPE ASSIGN PAR 0-3595 XREFS 6349 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4343 {}}} SUCCS {{258 0 0-4334 {}} {256 0 0-4343 {}}} CYCLES {}}
set a(0-4333) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#80 TYPE ASSIGN PAR 0-3595 XREFS 6350 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4339 {}}} SUCCS {{259 0 0-4334 {}} {256 0 0-4339 {}}} CYCLES {}}
set a(0-4334) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#45 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6351 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4332 {}} {259 0 0-4333 {}}} SUCCS {{259 0 0-4335 {}}} CYCLES {}}
set a(0-4335) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#81 TYPE ASSIGN PAR 0-3595 XREFS 6352 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4335 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4324 {}} {256 0 0-4329 {}} {259 0 0-4334 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4324 {}} {774 0 0-4329 {}} {772 0 0-4335 {}}} CYCLES {}}
set a(0-4336) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#82 TYPE ASSIGN PAR 0-3595 XREFS 6353 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4347 {}}} SUCCS {{258 0 0-4338 {}} {256 0 0-4347 {}}} CYCLES {}}
set a(0-4337) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#83 TYPE ASSIGN PAR 0-3595 XREFS 6354 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4343 {}}} SUCCS {{259 0 0-4338 {}} {256 0 0-4343 {}}} CYCLES {}}
set a(0-4338) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#46 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6355 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4336 {}} {259 0 0-4337 {}}} SUCCS {{259 0 0-4339 {}}} CYCLES {}}
set a(0-4339) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#84 TYPE ASSIGN PAR 0-3595 XREFS 6356 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4339 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4328 {}} {256 0 0-4333 {}} {259 0 0-4338 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4328 {}} {774 0 0-4333 {}} {772 0 0-4339 {}}} CYCLES {}}
set a(0-4340) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#85 TYPE ASSIGN PAR 0-3595 XREFS 6357 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4351 {}}} SUCCS {{258 0 0-4342 {}} {256 0 0-4351 {}}} CYCLES {}}
set a(0-4341) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#86 TYPE ASSIGN PAR 0-3595 XREFS 6358 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4347 {}}} SUCCS {{259 0 0-4342 {}} {256 0 0-4347 {}}} CYCLES {}}
set a(0-4342) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#47 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6359 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4340 {}} {259 0 0-4341 {}}} SUCCS {{259 0 0-4343 {}}} CYCLES {}}
set a(0-4343) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#87 TYPE ASSIGN PAR 0-3595 XREFS 6360 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4343 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4332 {}} {256 0 0-4337 {}} {259 0 0-4342 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4332 {}} {774 0 0-4337 {}} {772 0 0-4343 {}}} CYCLES {}}
set a(0-4344) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#88 TYPE ASSIGN PAR 0-3595 XREFS 6361 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4355 {}}} SUCCS {{258 0 0-4346 {}} {256 0 0-4355 {}}} CYCLES {}}
set a(0-4345) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#89 TYPE ASSIGN PAR 0-3595 XREFS 6362 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4351 {}}} SUCCS {{259 0 0-4346 {}} {256 0 0-4351 {}}} CYCLES {}}
set a(0-4346) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#48 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6363 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4344 {}} {259 0 0-4345 {}}} SUCCS {{259 0 0-4347 {}}} CYCLES {}}
set a(0-4347) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#90 TYPE ASSIGN PAR 0-3595 XREFS 6364 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4347 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4336 {}} {256 0 0-4341 {}} {259 0 0-4346 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4336 {}} {774 0 0-4341 {}} {772 0 0-4347 {}}} CYCLES {}}
set a(0-4348) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#91 TYPE ASSIGN PAR 0-3595 XREFS 6365 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4359 {}}} SUCCS {{258 0 0-4350 {}} {256 0 0-4359 {}}} CYCLES {}}
set a(0-4349) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#92 TYPE ASSIGN PAR 0-3595 XREFS 6366 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4355 {}}} SUCCS {{259 0 0-4350 {}} {256 0 0-4355 {}}} CYCLES {}}
set a(0-4350) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#49 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6367 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4348 {}} {259 0 0-4349 {}}} SUCCS {{259 0 0-4351 {}}} CYCLES {}}
set a(0-4351) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#93 TYPE ASSIGN PAR 0-3595 XREFS 6368 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4351 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4340 {}} {256 0 0-4345 {}} {259 0 0-4350 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4340 {}} {774 0 0-4345 {}} {772 0 0-4351 {}}} CYCLES {}}
set a(0-4352) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#94 TYPE ASSIGN PAR 0-3595 XREFS 6369 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4360 {}}} SUCCS {{258 0 0-4354 {}} {256 0 0-4360 {}}} CYCLES {}}
set a(0-4353) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#95 TYPE ASSIGN PAR 0-3595 XREFS 6370 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4359 {}}} SUCCS {{259 0 0-4354 {}} {256 0 0-4359 {}}} CYCLES {}}
set a(0-4354) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#50 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6371 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4352 {}} {259 0 0-4353 {}}} SUCCS {{259 0 0-4355 {}}} CYCLES {}}
set a(0-4355) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#96 TYPE ASSIGN PAR 0-3595 XREFS 6372 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4355 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4344 {}} {256 0 0-4349 {}} {259 0 0-4354 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4344 {}} {774 0 0-4349 {}} {772 0 0-4355 {}}} CYCLES {}}
set a(0-4356) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#97 TYPE ASSIGN PAR 0-3595 XREFS 6373 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4361 {}}} SUCCS {{258 0 0-4358 {}} {256 0 0-4361 {}}} CYCLES {}}
set a(0-4357) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#98 TYPE ASSIGN PAR 0-3595 XREFS 6374 LOC {3 0.999999988 4 0.9951999879807999 4 0.9951999879807999 4 0.9951999879807999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {774 0 0-4360 {}}} SUCCS {{259 0 0-4358 {}} {256 0 0-4360 {}}} CYCLES {}}
set a(0-4358) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 75 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:mux#51 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-3595 XREFS 6375 LOC {4 0.0 4 0.9951999879807999 4 0.9951999879807999 4 0.9999999579999997 4 0.9999999579999997} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-3820 {}} {258 0 0-4356 {}} {259 0 0-4357 {}}} SUCCS {{259 0 0-4359 {}}} CYCLES {}}
set a(0-4359) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#99 TYPE ASSIGN PAR 0-3595 XREFS 6376 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4359 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4348 {}} {256 0 0-4353 {}} {259 0 0-4358 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4348 {}} {774 0 0-4353 {}} {772 0 0-4359 {}}} CYCLES {}}
set a(0-4360) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1.sg1.sva.dfm#2) TYPE ASSIGN PAR 0-3595 XREFS 6377 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4360 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4352 {}} {256 0 0-4357 {}} {258 0 0-4228 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4352 {}} {774 0 0-4357 {}} {772 0 0-4360 {}}} CYCLES {}}
set a(0-4361) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn(inv_wave.Mn_Inv_Wave_Fct:wi.sg1#1.sva.dfm#2) TYPE ASSIGN PAR 0-3595 XREFS 6378 LOC {4 0.0048000000192000005 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{772 0 0-4361 {}} {256 0 0-3835 {}} {130 0 0-4046 {}} {130 0 0-3616 {}} {256 0 0-4227 {}} {256 0 0-4356 {}} {258 0 0-4230 {}}} SUCCS {{774 0 0-3616 {}} {774 0 0-3835 {}} {774 0 0-4046 {}} {774 0 0-4227 {}} {774 0 0-4356 {}} {772 0 0-4361 {}}} CYCLES {}}
set a(0-4362) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:conc#51 TYPE CONCATENATE PAR 0-3595 XREFS 6379 LOC {4 0.06719998826879996 4 0.9309999997239999 4 0.9309999997239999 4 0.9309999997239999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-4232 {}}} SUCCS {{258 0 0-4365 {}}} CYCLES {}}
set a(0-4363) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:not#1 TYPE NOT PAR 0-3595 XREFS 6380 LOC {3 0.999999988 4 0.9309999997239999 4 0.9309999997239999 4 0.9309999997239999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}}} SUCCS {{259 0 0-4364 {}}} CYCLES {}}
set a(0-4364) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:conc#52 TYPE CONCATENATE PAR 0-3595 XREFS 6381 LOC {3 0.999999988 4 0.9309999997239999 4 0.9309999997239999 4 0.9309999997239999} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {259 0 0-4363 {}}} SUCCS {{259 0 0-4365 {}}} CYCLES {}}
set a(0-4365) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(33,1,33,1,34) AREA_SCORE 33.00 QUANTITY 1 NAME inv_wave.Mn_Inv_Wave_Fct:for#1:acc#11 TYPE ACCU DELAY {2.30 ns} LIBRARY_DELAY {2.30 ns} PAR 0-3595 XREFS 6382 LOC {4 0.06719998826879996 4 0.9309999997239999 4 0.9309999997239999 4 0.9999999699999998 4 0.9999999699999998} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {258 0 0-4362 {}} {259 0 0-4364 {}}} SUCCS {{259 0 0-4366 {}}} CYCLES {}}
set a(0-4366) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:slc#6 TYPE READSLICE PAR 0-3595 XREFS 6383 LOC {4 0.1361999765447999 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {259 0 0-4365 {}}} SUCCS {{259 0 0-4367 {}}} CYCLES {}}
set a(0-4367) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:slc TYPE READSLICE PAR 0-3595 XREFS 6384 LOC {4 0.1361999765447999 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {259 0 0-4366 {}}} SUCCS {{259 0 0-4368 {}}} CYCLES {}}
set a(0-4368) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:not TYPE NOT PAR 0-3595 XREFS 6385 LOC {4 0.1361999765447999 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {259 0 0-4367 {}}} SUCCS {{259 0 0-4369 {}}} CYCLES {}}
set a(0-4369) {NAME inv_wave.Mn_Inv_Wave_Fct:for#1:asn#100 TYPE ASSIGN PAR 0-3595 XREFS 6386 LOC {4 0.1361999765447999 4 0.999999988 4 0.999999988 4 0.999999988} PREDS {{130 0 0-4046 {}} {130 0 0-3616 {}} {772 0 0-4369 {}} {256 0 0-3601 {}} {259 0 0-4368 {}}} SUCCS {{774 0 0-3601 {}} {772 0 0-4369 {}}} CYCLES {}}
set a(0-3595) {CHI {0-3596 0-3597 0-3598 0-3599 0-3600 0-3601 0-3602 0-3603 0-3604 0-3605 0-3606 0-3607 0-3608 0-3609 0-3610 0-3611 0-3612 0-3613 0-3614 0-3615 0-3616 0-3816 0-3817 0-3818 0-3819 0-3820 0-3821 0-3822 0-3823 0-3824 0-3825 0-3826 0-3827 0-3828 0-3829 0-3830 0-3831 0-3832 0-3833 0-3834 0-3835 0-4033 0-4034 0-4035 0-4036 0-4037 0-4038 0-4039 0-4040 0-4041 0-4042 0-4043 0-4044 0-4045 0-4046 0-4226 0-4227 0-4228 0-4229 0-4230 0-4231 0-4232 0-4233 0-4234 0-4235 0-4236 0-4237 0-4238 0-4239 0-4240 0-4241 0-4242 0-4243 0-4244 0-4245 0-4246 0-4247 0-4248 0-4249 0-4250 0-4251 0-4252 0-4253 0-4254 0-4255 0-4256 0-4257 0-4258 0-4259 0-4260 0-4261 0-4262 0-4263 0-4264 0-4265 0-4266 0-4267 0-4268 0-4269 0-4270 0-4271 0-4272 0-4273 0-4274 0-4275 0-4276 0-4277 0-4278 0-4279 0-4280 0-4281 0-4282 0-4283 0-4284 0-4285 0-4286 0-4287 0-4288 0-4289 0-4290 0-4291 0-4292 0-4293 0-4294 0-4295 0-4296 0-4297 0-4298 0-4299 0-4300 0-4301 0-4302 0-4303 0-4304 0-4305 0-4306 0-4307 0-4308 0-4309 0-4310 0-4311 0-4312 0-4313 0-4314 0-4315 0-4316 0-4317 0-4318 0-4319 0-4320 0-4321 0-4322 0-4323 0-4324 0-4325 0-4326 0-4327 0-4328 0-4329 0-4330 0-4331 0-4332 0-4333 0-4334 0-4335 0-4336 0-4337 0-4338 0-4339 0-4340 0-4341 0-4342 0-4343 0-4344 0-4345 0-4346 0-4347 0-4348 0-4349 0-4350 0-4351 0-4352 0-4353 0-4354 0-4355 0-4356 0-4357 0-4358 0-4359 0-4360 0-4361 0-4362 0-4363 0-4364 0-4365 0-4366 0-4367 0-4368 0-4369} ITERATIONS ? RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 31 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 27 TOTAL_CYCLES 31 NAME inv_wave.Mn_Inv_Wave_Fct:for#1 TYPE LOOP DELAY {1333.33 ns} PAR 0-801 XREFS 6387 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{130 0 0-3590 {}} {130 0 0-3591 {}} {130 0 0-3592 {}} {130 0 0-3593 {}} {258 0 0-3589 {}} {258 0 0-3085 {}} {259 0 0-3594 {}}} SUCCS {{772 0 0-3589 {}} {772 0 0-3594 {}} {131 0 0-4370 {}} {130 0 0-4371 {}} {130 0 0-4372 {}} {130 0 0-4373 {}} {130 0 0-4374 {}} {130 0 0-4375 {}} {130 0 0-4376 {}} {130 0 0-4377 {}} {130 0 0-4378 {}} {130 0 0-4379 {}} {130 0 0-4380 {}} {130 0 0-4381 {}} {130 0 0-4382 {}}} CYCLES {}}
set a(0-4370) {NAME comp.compress:if:asn#1 TYPE ASSIGN PAR 0-801 XREFS 6388 LOC {6 0.999999988 6 0.999999988 6 0.999999988 7 0.9951999879807999} PREDS {{258 0 0-1622 {}} {131 0 0-3595 {}}} SUCCS {{259 0 0-4371 {}}} CYCLES {}}
set a(0-4371) {NAME comp.compress:if:slc(comp.compress:low) TYPE READSLICE PAR 0-801 XREFS 6389 LOC {6 0.999999988 6 0.999999988 6 0.999999988 7 0.9951999879807999} PREDS {{130 0 0-3595 {}} {259 0 0-4370 {}}} SUCCS {{259 0 0-4372 {}}} CYCLES {}}
set a(0-4372) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(32,1,2) AREA_SCORE 32.00 QUANTITY 4 NAME comp.compress:mux#2 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-801 XREFS 6390 LOC {7 0.0 7 0.9951999879807999 7 0.9951999879807999 7 0.9999999579999997 7 0.9999999579999997} PREDS {{130 0 0-3595 {}} {258 0 0-2142 {}} {258 0 0-2257 {}} {259 0 0-4371 {}}} SUCCS {{259 0 0-4373 {}}} CYCLES {}}
set a(0-4373) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(5,32) AREA_SCORE 0.00 QUANTITY 1 NAME Main_Comp_Decomp_Tot::Main_Fonction:return:io_write(Main_Comp_Decomp_Tot::Main_Fonction.return:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-801 XREFS 6391 LOC {7 1.0 7 1.0 7 1.0 8 0.0 7 0.9999} PREDS {{130 0 0-3595 {}} {774 0 0-4379 {}} {259 0 0-4372 {}}} SUCCS {{65 0 0-4374 {}} {256 0 0-4379 {}}} CYCLES {}}
set a(0-4374) {LIBRARY mgc_ioport MODULE mgc_bsync_rdy(9,1,0) AREA_SCORE 0.00 QUANTITY 1 NAME io_syncw(__done) TYPE {I/O_WRITE CHAN} DELAY {0.00 ns} PAR 0-801 XREFS 6392 LOC {7 1.0 7 1.0 7 1.0 8 0.0 7 0.9999} PREDS {{130 0 0-3595 {}} {65 0 0-4373 {}}} SUCCS {} CYCLES {}}
set a(0-4375) {LIBRARY mgc_ioport MODULE mgc_io_sync() AREA_SCORE 0.00 QUANTITY 5 NAME io_sync(nblevels.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-801 XREFS 6393 LOC {6 1.0 6 1.0 6 1.0 7 0.0 7 0.9999} PREDS {{130 0 0-3595 {}} {772 0 0-4375 {}} {256 0 0-810 {}}} SUCCS {{774 0 0-810 {}} {772 0 0-4375 {}}} CYCLES {}}
set a(0-4376) {LIBRARY mgc_ioport MODULE mgc_io_sync() AREA_SCORE 0.00 QUANTITY 5 NAME io_sync(Src.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-801 XREFS 6394 LOC {6 1.0 6 1.0 6 1.0 7 0.0 7 0.9999} PREDS {{130 0 0-3595 {}} {772 0 0-4376 {}} {256 0 0-2119 {}} {256 0 0-2142 {}} {256 0 0-2235 {}} {256 0 0-830 {}} {256 0 0-956 {}} {256 0 0-1622 {}} {256 0 0-2257 {}} {256 0 0-2324 {}}} SUCCS {{774 0 0-2119 {}} {774 0 0-2235 {}} {772 0 0-4376 {}}} CYCLES {}}
set a(0-4377) {LIBRARY mgc_ioport MODULE mgc_io_sync() AREA_SCORE 0.00 QUANTITY 5 NAME io_sync(Comp.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-801 XREFS 6395 LOC {6 1.0 6 1.0 6 1.0 7 0.0 7 0.9999} PREDS {{772 0 0-4377 {}} {256 0 0-830 {}} {256 0 0-956 {}} {256 0 0-1622 {}} {256 0 0-2324 {}} {256 0 0-2465 {}} {256 0 0-2621 {}} {256 0 0-3085 {}} {130 0 0-3595 {}}} SUCCS {{772 0 0-4377 {}}} CYCLES {}}
set a(0-4378) {LIBRARY mgc_ioport MODULE mgc_io_sync() AREA_SCORE 0.00 QUANTITY 5 NAME io_sync(Vga.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-801 XREFS 6396 LOC {6 1.0 6 1.0 6 1.0 7 0.0 7 0.9999} PREDS {{772 0 0-4378 {}} {256 0 0-2621 {}} {256 0 0-3085 {}} {130 0 0-3595 {}}} SUCCS {{772 0 0-4378 {}}} CYCLES {}}
set a(0-4379) {LIBRARY mgc_ioport MODULE mgc_io_sync() AREA_SCORE 0.00 QUANTITY 5 NAME io_sync(Main_Comp_Decomp_Tot::Main_Fonction.return.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-801 XREFS 6397 LOC {7 1.0 7 1.0 7 1.0 8 0.0 7 0.9999} PREDS {{130 0 0-3595 {}} {256 0 0-4373 {}}} SUCCS {{774 0 0-4373 {}}} CYCLES {}}
set a(0-4380) {NAME Main_Comp_Decomp_Tot::Main_Fonction:return:asn(ModelA::getChar:for:if:p.low.lpi) TYPE ASSIGN PAR 0-801 XREFS 6398 LOC {6 0.999999988 6 0.999999988 6 0.999999988 8 0.999999988} PREDS {{130 0 0-3595 {}} {772 0 0-4380 {}} {256 0 0-806 {}} {258 0 0-2621 {}}} SUCCS {{774 0 0-806 {}} {772 0 0-4380 {}}} CYCLES {}}
set a(0-4381) {NAME Main_Comp_Decomp_Tot::Main_Fonction:return:asn(ModelA::getChar:for:if:p.high.lpi) TYPE ASSIGN PAR 0-801 XREFS 6399 LOC {6 0.999999988 6 0.999999988 6 0.999999988 8 0.999999988} PREDS {{130 0 0-3595 {}} {772 0 0-4381 {}} {256 0 0-805 {}} {258 0 0-2621 {}}} SUCCS {{774 0 0-805 {}} {772 0 0-4381 {}}} CYCLES {}}
set a(0-4382) {NAME Main_Comp_Decomp_Tot::Main_Fonction:return:asn(ModelA::getChar:for:if:p.count.lpi) TYPE ASSIGN PAR 0-801 XREFS 6400 LOC {6 0.999999988 6 0.999999988 6 0.999999988 8 0.999999988} PREDS {{130 0 0-3595 {}} {772 0 0-4382 {}} {256 0 0-804 {}} {258 0 0-2621 {}}} SUCCS {{774 0 0-804 {}} {772 0 0-4382 {}}} CYCLES {}}
set a(0-801) {CHI {0-802 0-803 0-804 0-805 0-806 0-807 0-808 0-809 0-810 0-811 0-812 0-813 0-814 0-815 0-816 0-817 0-818 0-819 0-820 0-821 0-822 0-823 0-824 0-825 0-826 0-827 0-828 0-829 0-830 0-948 0-949 0-950 0-951 0-952 0-953 0-954 0-955 0-956 0-1615 0-1616 0-1617 0-1618 0-1619 0-1620 0-1621 0-1622 0-2088 0-2089 0-2090 0-2091 0-2092 0-2093 0-2094 0-2095 0-2096 0-2097 0-2098 0-2099 0-2100 0-2101 0-2102 0-2103 0-2104 0-2105 0-2106 0-2107 0-2108 0-2109 0-2110 0-2111 0-2112 0-2113 0-2114 0-2115 0-2116 0-2117 0-2118 0-2119 0-2120 0-2121 0-2122 0-2123 0-2124 0-2125 0-2126 0-2127 0-2128 0-2129 0-2130 0-2131 0-2132 0-2133 0-2134 0-2135 0-2136 0-2137 0-2138 0-2139 0-2140 0-2141 0-2142 0-2207 0-2208 0-2209 0-2210 0-2211 0-2212 0-2213 0-2214 0-2215 0-2216 0-2217 0-2218 0-2219 0-2220 0-2221 0-2222 0-2223 0-2224 0-2225 0-2226 0-2227 0-2228 0-2229 0-2230 0-2231 0-2232 0-2233 0-2234 0-2235 0-2236 0-2237 0-2238 0-2239 0-2240 0-2241 0-2242 0-2243 0-2244 0-2245 0-2246 0-2247 0-2248 0-2249 0-2250 0-2251 0-2252 0-2253 0-2254 0-2255 0-2256 0-2257 0-2321 0-2322 0-2323 0-2324 0-2442 0-2443 0-2444 0-2445 0-2446 0-2447 0-2448 0-2449 0-2450 0-2451 0-2452 0-2453 0-2454 0-2455 0-2456 0-2457 0-2458 0-2459 0-2460 0-2461 0-2462 0-2463 0-2464 0-2465 0-2621 0-3044 0-3045 0-3046 0-3047 0-3048 0-3049 0-3050 0-3051 0-3052 0-3053 0-3054 0-3055 0-3056 0-3057 0-3058 0-3059 0-3060 0-3061 0-3062 0-3063 0-3064 0-3065 0-3066 0-3067 0-3068 0-3069 0-3070 0-3071 0-3072 0-3073 0-3074 0-3075 0-3076 0-3077 0-3078 0-3079 0-3080 0-3081 0-3082 0-3083 0-3084 0-3085 0-3589 0-3590 0-3591 0-3592 0-3593 0-3594 0-3595 0-4370 0-4371 0-4372 0-4373 0-4374 0-4375 0-4376 0-4377 0-4378 0-4379 0-4380 0-4381 0-4382} ITERATIONS Infinite LATENCY 4456560 RESET_LATENCY 0 CSTEPS 8 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 4456562 %_SHARING_ALLOC {20.00000032006401 %} PIPELINED No CYCLES_IN 8 TOTAL_CYCLES_IN 8 TOTAL_CYCLES_UNDER 4456554 TOTAL_CYCLES 4456562 NAME main TYPE LOOP DELAY {185690125.00 ns} PAR {} XREFS 6401 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-801-TOTALCYCLES) {4456562}
set a(0-801-QMOD) {mgc_ioport.mgc_bsync_vld(8,0,1) 0-809 mgc_ioport.mgc_in_wire(4,4) 0-810 ram_Xilinx-ARTIX-7-1_RAMSB.singleport(6,258,32,9,0,1,0,0,0,1,1,1,0,258,32,1) {0-881 0-1662 0-1665 0-1666 0-1683 0-1687 0-1696 0-2412 0-2688 0-2700 0-2709 0-2710 0-2721 0-2725 0-2734} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,3,0,9) {0-889 0-1018 0-1082 0-1111 0-1116 0-1132 0-1324 0-1352 0-1357 0-1373 0-1484 0-2334 0-3102 0-3683 0-3728 0-3901 0-3945} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(10,0,9,0,11) {0-892 0-1021 0-1046 0-1076 0-1100 0-1105 0-1126 0-1168 0-1318 0-1341 0-1346 0-1367 0-1487 0-2337 0-3105 0-3686 0-3723 0-3731 0-3904 0-3940 0-3948} ram_Xilinx-ARTIX-7-1_RAMSB.singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) {0-896 0-1050 0-1054 0-1060 0-1064 0-1314 0-1337 0-1363 0-1386 0-1491 0-1762 0-1822 0-1887 0-1944 0-2119 0-2176 0-2235 0-2289 0-2341} ram_Xilinx-ARTIX-7-1_RAMSB.singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) {0-900 0-1072 0-1096 0-1122 0-1146 0-1292 0-1296 0-1302 0-1306 0-1495 0-1642 0-2345 0-2491 0-2896 0-3113 0-3735 0-3740 0-3744 0-3749 0-3973 0-3988 0-4011 0-4026 0-4132} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(9,0,2,1,9) {0-902 0-945 0-1000 0-1474 0-1664 0-1670 0-2347 0-2439 0-2699 0-3115 0-3168 0-3811 0-4028} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(4,0,3,0,4) {0-904 0-2349 0-3117} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,2,1,8) {0-910 0-975 0-1148 0-1241 0-1449 0-2355 0-3123 0-3148 0-3814 0-4031} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(5,0,5,0,5) {0-913 0-2358 0-3126} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mux(1,1,2) {0-918 0-1553 0-1556 0-1559 0-1562 0-1565 0-1571 0-1574 0-1577 0-1580 0-1583 0-1586 0-2073 0-2363 0-2994 0-2996 0-3131 0-3206 0-3221 0-3222 0-3224 0-3230 0-3231 0-3233 0-3240 0-3242 0-3249 0-3251 0-3258 0-3260 0-3267 0-3269 0-3276 0-3278 0-3285 0-3287 0-3294 0-3296 0-3303 0-3305 0-3312 0-3314 0-3321 0-3323 0-3330 0-3332 0-3339 0-3341 0-3348 0-3350 0-3357 0-3359 0-3366 0-3368 0-3375 0-3377 0-3384 0-3386 0-3393 0-3395 0-3402 0-3404 0-3411 0-3413 0-3420 0-3422 0-3429 0-3431 0-3438 0-3440 0-3446 0-3447 0-3449 0-3455 0-3456 0-3458 0-3464 0-3465 0-3467 0-3473 0-3474 0-3476 0-3482 0-3483 0-3485 0-3491 0-3492 0-3494 0-3500 0-3501 0-3503 0-4228 0-4230 0-4244 0-4246 0-4250 0-4254 0-4258 0-4262 0-4266 0-4270 0-4274 0-4278 0-4282 0-4286 0-4290 0-4294 0-4298 0-4302 0-4306 0-4310 0-4314 0-4318 0-4322 0-4326 0-4330 0-4334 0-4338 0-4342 0-4346 0-4350 0-4354 0-4358} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mux(8,1,2) {0-942 0-1777 0-1843 0-1901 0-1966 0-2134 0-2197 0-2244 0-2303 0-2436 0-2495 0-2498 0-2900 0-2902 0-3519} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(4,0,2,1,4) 0-952 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,0,8) {0-1010 0-1043 0-1260} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(9,0,8,0,10) {0-1013 0-1192 0-1254 0-1263 0-1288 0-1406 0-1674 0-3776 0-3993} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(9,0,9,0,10) {0-1032 0-2739 0-3759 0-3765 0-3783 0-3788 0-3798 0-3803 0-3976 0-3982 0-4000 0-4005 0-4015 0-4020} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,7,0,9) {0-1045 0-1285 0-1428 0-1636 0-2772 0-3722 0-3939} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,8,0,9) {0-1055 0-1065 0-1067 0-1117 0-1297 0-1307 0-1309 0-1358 0-3750 0-3751 0-3752 0-3767 0-3790 0-3805 0-3967 0-3968 0-3969 0-3984 0-4007 0-4022} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(16,0,8,0,16) {0-1095 0-1385} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(17,0,8,0,17) {0-1145 0-3705 0-3922} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,1,7) {0-1174 0-1218 0-1388} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_equal(2) 0-1201 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,7,0,8) 0-1283 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(15,0,7,0,15) 0-1336 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(6,0,2,1,6) 0-1412 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,2,1,9) 0-1498 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(10,0,10,1,11) 0-1518 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,1,8) 0-1525 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(9,0,9,1,10) 0-1543 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(2,0,2,1,3) 0-1589 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(5,0,5,1,6) 0-1610 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(17,0,2,1,17) {0-1640 0-1825 0-1947 0-2179 0-2292 0-2489 0-2779 0-2816 0-2822 0-2828 0-2894} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_or(8,2) {0-1645 0-1796 0-1861 0-2150 0-2209} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_and(8,2) {0-1658 0-1772 0-1838 0-1896 0-1961 0-2129 0-2192 0-2239 0-2298} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(32,0,2,1,32) {0-1684 0-1689 0-1764 0-1828 0-1889 0-1950 0-1990 0-2089 0-2121 0-2182 0-2237 0-2295 0-2722 0-2727 0-3175 0-3182 0-3184 0-3612 0-3614 0-3832 0-3833 0-4138 0-4210} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(31,0,9,1,31) {0-1692 0-2730 0-3626 0-3672 0-3845 0-3890 0-4232} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(32,0,15,1,33) {0-1697 0-1704 0-2663 0-2735} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(32,0,32,0,32) {0-1706 0-1718 0-2665 0-2791} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(15,0,1,1,16) {0-1709 0-2782} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mul(32,0,32,0,64) {0-1710 0-2789} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_div(64,32,0) {0-1711 0-2790} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(32,0,16,1,32) {0-1712 0-2785} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mul(32,0,34,1,66) {0-1716 0-2689 0-2783} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_div(67,33,1) {0-1717 0-2691 0-2784} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(17,0,1,1,18) {0-1733 0-1856 0-2806 0-2811} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(22,0,8,1,23) {0-1756 0-1817 0-1882 0-1938 0-2113 0-2171 0-2230 0-2283} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mux(32,1,2) {0-1768 0-1834 0-1893 0-1956 0-1992 0-2125 0-2188 0-2249 0-2310 0-2748 0-2751 0-2754 0-3189 0-3195 0-3202 0-3515 0-4233 0-4235 0-4372} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(32,1,2,1,33) {0-1782 0-1906 0-2138 0-2253 0-3591 0-3605 0-3609 0-3827 0-3830 0-4042 0-4113} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(33,1,33,1,34) {0-1849 0-1972 0-2202 0-2316 0-3139 0-4204 0-4221 0-4365} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(18,0,3,1,19) {0-1982 0-2008 0-2837 0-2859 0-2870} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mux(18,1,2) {0-1999 0-2011 0-2850 0-2862 0-2872} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mux(14,1,2) {0-2004 0-2016 0-2855 0-2867} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_and(32,2) {0-2019 0-2040} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mux1hot(32,3) 0-2024 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mux1hot(8,3) {0-2030 0-2036} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mux(15,1,2) {0-2047 0-2055} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mux(17,1,2) {0-2086 0-2501 0-2916 0-3042} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(4,0,2,1,5) 0-2578 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(32,0,32,0,33) 0-2686 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(33,0,33,1,34) 0-2687 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(66,1,1,1,67) 0-2690 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(34,0,33,0,34) 0-2704 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mux(9,1,2) 0-2757 ram_Xilinx-ARTIX-7-1_RAMSB.singleport(3,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) {0-2777 0-3109 0-3756 0-3771 0-3794 0-3809 0-3952 0-3957 0-3961 0-3966 0-4136} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mux1hot(31,3) {0-2911 0-2925} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mux1hot(17,3) 0-2935 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mux(31,1,2) {0-3214 0-4242} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(32,1,9,0,33) {0-3629 0-3848} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(32,1,10,0,33) {0-3675 0-3893} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(11,0,11,0,11) {0-3714 0-3724 0-3779 0-3931 0-3941 0-3996 0-4125 0-4128} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(3,0,3,0,4) {0-3721 0-3938} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(17,0,17,0,17) {0-3739 0-3748 0-3956 0-3965} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_equal(31) 0-3819 mgc_ioport.mgc_out_stdreg(5,32) 0-4373 mgc_ioport.mgc_bsync_rdy(9,1,0) 0-4374 mgc_ioport.mgc_io_sync() {0-4375 0-4376 0-4377 0-4378 0-4379}}
set a(0-801-PROC_NAME) {core}
set a(0-801-HIER_NAME) {/Main_Comp_Decomp_Tot::Main_Fonction/core}
set a(TOP) {0-801}

