<root><simulation><result_generated_time />2023-05-17 20:15:08<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 7, 'OX': 7, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1024}<im2col_enable />False<total_MAC_operation />451584<total_data_size_element />{'W': 9216, 'I': 82944, 'O': 50176}<total_data_reuse />{'W': 49, 'I': 5.444444444444445, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />24</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 1, 'C': 1, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('FY', 3), ('OY', 7)], [('FX', 3)], []]<I />[[('OX', 7), ('FY', 3), ('OY', 7)], [('FX', 3)], []]<O />[[('OX', 7), ('FY', 3)], [('OY', 7), ('FX', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [1.0, 5.44, 1.0, 1.0], 'O': [1.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [504, 648, 648], 'O': [56, 392, 392], 'O_partial': [56, 392, 0], 'O_final': [0, 0, 392]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.98, 0.0, 0.0], 'O': [0.11, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.0, 0.0], 'I': [0.98, 0.0, 0.0], 'O': [0.11, 0.0, 0.0]}<effective_mem_size_bit />{'W': [24, 24, 72], 'I': [504, 648, 648], 'O': [56, 392, 392], 'O_partial': [56, 392, 0], 'O_final': [0, 0, 392]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[64512, 9216], [589824, 9216], [9216, 0]]<I />[[451584, 82944], [663552, 82944], [82944, 0]]<O />[[(401408, 451584), (150528, 100352)], [(802816, 1204224), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(401408, 451584), (150528, 100352)], [(802816, 1204224), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[8064, 1152], [36864, 576], [36, 0]]<I />[[56448, 10368], [41472, 5184], [324, 0]]<O />[[(50176, 56448), (18816, 12544)], [(50176, 75264), (3136, 0)], [(0, 196), (0, 0)]]<O_partial />[([50176, 56448], [18816, 12544]), ([50176, 75264], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [3136, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />451584<idle />28449792</mac_count></basic_info><energy><total_energy />2415813.8<mem_energy_breakdown><W />[0.0, 1024.0, 0.0]<I />[0.0, 1228.8, 409.6]<O />[0.0, 3174.4, 307.2]</mem_energy_breakdown><MAC_energy><active_MAC />987162.6<idle_MAC />1422489.6<total />2409652.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.013<utilization_without_data_loading />0.0156<utilization_spatial />0.0156<utilization_temporal_with_data_loading />0.8321<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />542720<latency_cycle_without_data_loading />451584<ideal_computing_cycle />451584<data_loading><load_cycle_total />91136<load_cycle_individual />{'W': [12288, 36864, 0], 'I': [32768, 41984, 0]}<load_cycle_combined />{'W': 36864, 'I': 41984}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-450560], [-301056, -276480], [-451584, -451584]], 'I': [[-450560], [-284672, -237568], [-451584, -451584]], 'O': [[-451584], [-430080, -387072], [-425984, -449536]]}<mem_stall_cycle_shared />{'W': [[-450560], [-301056, 0], [0, 0]], 'I': [[-450560], [-284672, 0], [0, 0]], 'O': [[-451584], [-430080, -387072], [-425984, -449536]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [504, 648, 648], 'O': [56, 392, 392], 'O_partial': [56, 392, 0], 'O_final': [0, 0, 392]}<data_size_each_level_total />{'W': [1536, 72, 72], 'I': [4032, 648, 648], 'O': [448, 392, 392]}<loop_cycles_each_level />{'W': [147, 441, 441], 'I': [147, 441, 441], 'O': [21, 441, 441]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [1, 3, 1], 'O': [3, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [10.4, 10.4], [10.4, 10.4]], 'I': [[8.0, 3.4], [27.4, 11.8], [11.8, 11.8]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [73.1, 10.4], [10.4, 10.4]], 'I': [[8.0, 3.4], [27.4, 35.3], [35.3, 11.8]], 'O': [[8.0, 8.0], [64.0, 21.3], [21.3, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [10.4, 10.4], [10.4, 0]], 'I': [[8.0, 3.4], [27.4, 11.8], [11.8, 0]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [66.3, 43.5], [22.2, 7.1]], 'I': [[8.0, 3.4], [66.3, 43.5], [22.2, 7.1]], 'O': [[8.0, 2.7], [66.3, 43.5], [22.2, 7.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 441], [147, 147, 3], [441, 441, 1]], 'I': [[1, 1, 441], [147, 147, 3], [441, 441, 1]], 'O': [[1, 1, 441], [21, 21, 21], [441, 441, 1]]}<trans_time_real />{'W': [[0, 1, 441], [[0, 147, 3], [12, 147, 3]], [[36, 441, 1], [2, 441, 1]]], 'I': [[0, 1, 441], [[8, 147, 3], [32, 147, 3]], [[40, 441, 1], [3, 441, 1]]], 'O': [[0, 1, 441], [[1, 21, 21], [4, 21, 21]], [[24, 441, 1], [2, 441, 1]]]}<single_stall_cycle />{'W': [[-1], [-147, -135], [-405, -439]], 'I': [[-1], [-139, -116], [-400, -438]], 'O': [[-1], [-20, -18], [-416, -439]]}<single_stall_count />{'W': [440, 2, 0], 'I': [440, 2, 0], 'O': [441, 21, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [24, 0], 'I': [64, 0], 'O': [84, 24]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [24, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-269, -441], [-357, -417]], 1: [[-441, -441], [-417, -441]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />103.6<mem_area />100.1<mem_area_percentage />96.6 %</area></results><elapsed_time_second />0.225</simulation></root>