// Seed: 1240368711
module module_0;
  wire id_1;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign id_1 = 1'b0;
  id_2 :
  assert property (@(posedge 1) 1)
  else $display(1'b0);
endmodule
module module_0 (
    input  wire module_2,
    output wire id_1,
    output tri0 id_2,
    input  wire id_3,
    output wire id_4,
    input  tri0 id_5,
    input  wor  id_6,
    input  tri0 id_7
);
  wire id_9;
  module_0 modCall_1 ();
  always @(posedge id_6) begin : LABEL_0
    id_1 = id_0;
  end
endmodule
