<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Jan  5 21:13:53 2023" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="virtex7" BOARD="xilinx.com:vc707:part0:1.4" DEVICE="7vx485t" NAME="System" PACKAGE="ffg1761" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_sys_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="sys_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pcie_perstn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_pcie_perstn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pcie_reset_0" PORT="aux_reset_in"/>
        <CONNECTION INSTANCE="bus_reset_0" PORT="aux_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="I2C_nRST" SIGIS="undef" SIGNAME="hdmi_controller_0_I2C_nRST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_controller_0" PORT="I2C_nRST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="I2C_SCL" SIGIS="undef" SIGNAME="External_Ports_I2C_SCL">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_controller_0" PORT="I2C_SCL"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="HDMI_INTR" SIGIS="undef" SIGNAME="External_Ports_HDMI_INTR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_controller_0" PORT="HDMI_INTR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HDMI_CLK" SIGIS="undef" SIGNAME="hdmi_controller_0_HDMI_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_controller_0" PORT="HDMI_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HDMI_DE" SIGIS="undef" SIGNAME="hdmi_controller_0_HDMI_DE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_controller_0" PORT="HDMI_DE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HDMI_HSYNC" SIGIS="undef" SIGNAME="hdmi_controller_0_HDMI_HSYNC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_controller_0" PORT="HDMI_HSYNC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HDMI_VSYNC" SIGIS="undef" SIGNAME="hdmi_controller_0_HDMI_VSYNC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_controller_0" PORT="HDMI_VSYNC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="35" NAME="HDMI_DATA" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_HDMI_DATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_controller_0" PORT="HDMI_DATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HDMI_SPDIF" SIGIS="undef" SIGNAME="hdmi_controller_0_HDMI_SPDIF">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_controller_0" PORT="HDMI_SPDIF"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="I2C_SDA" SIGIS="undef" SIGNAME="External_Ports_I2C_SDA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_controller_0" PORT="I2C_SDA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="pcie_rxn" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_pci_exp_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_PCIe" PORT="pci_exp_rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="pcie_rxp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_pci_exp_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_PCIe" PORT="pci_exp_rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="pcie_txn" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_pci_exp_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_PCIe" PORT="pci_exp_txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="pcie_txp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_pci_exp_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="AXI_PCIe" PORT="pci_exp_txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="63" NAME="ddr3_dq" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ddr3_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="ddr3_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_dqs_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ddr3_dqs_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="ddr3_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_dqs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ddr3_dqs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="13" NAME="ddr3_addr" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ddr3_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ddr3_ba" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ddr3_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr3_ras_n" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_ras_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ddr3_ras_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr3_cas_n" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_cas_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ddr3_cas_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr3_we_n" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_we_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ddr3_we_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr3_reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="DDR3_SDRAM_ddr3_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ddr3_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddr3_ck_p" RIGHT="0" SIGIS="clk" SIGNAME="DDR3_SDRAM_ddr3_ck_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ddr3_ck_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddr3_ck_n" RIGHT="0" SIGIS="clk" SIGNAME="DDR3_SDRAM_ddr3_ck_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ddr3_ck_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr3_cke" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ddr3_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr3_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ddr3_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ddr3_dm" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_dm">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ddr3_dm"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr3_odt" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ddr3_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clk_clk_p" SIGIS="clk" SIGNAME="DDR3_SDRAM_sys_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="sys_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clk_clk_n" SIGIS="clk" SIGNAME="DDR3_SDRAM_sys_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DDR3_SDRAM" PORT="sys_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="pcie_diff_clock_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="PCIe_diff_clk_I_IBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PCIe_diff_clk_I" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="pcie_diff_clock_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="PCIe_diff_clk_I_IBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PCIe_diff_clk_I" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="AXI_PCIe_pcie_7x_mgt" NAME="pcie" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="rxn" PHYSICAL="pcie_rxn"/>
        <PORTMAP LOGICAL="rxp" PHYSICAL="pcie_rxp"/>
        <PORTMAP LOGICAL="txn" PHYSICAL="pcie_txn"/>
        <PORTMAP LOGICAL="txp" PHYSICAL="pcie_txp"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_pcie_diff_clock" NAME="pcie_diff_clock" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="pcie_diff_clock_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="pcie_diff_clock_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="DDR3_SDRAM_DDR3" DATAWIDTH="8" NAME="ddr3" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ddr3_dq"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="ddr3_dqs_p"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="ddr3_dqs_n"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="ddr3_addr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ddr3_ba"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="ddr3_ras_n"/>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="ddr3_cas_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="ddr3_we_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddr3_reset_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="ddr3_ck_p"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="ddr3_ck_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ddr3_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ddr3_cs_n"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="ddr3_dm"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ddr3_odt"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sys_clk" NAME="sys_clk" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="8" FULLNAME="/AXI_PCIe" HWVERSION="2.9" INSTANCE="AXI_PCIe" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_pcie" VLNV="xilinx.com:ip:axi_pcie:2.9">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_pcie;v=v2_9;d=pg055-axi-bridge-pcie.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="BAR0" RANGE="4G" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="BAR1" RANGE="4G" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI_CTL" NAME="CTL0" RANGE="256M" USAGE="memory">
          <REGISTERS>
            <REGISTER NAME="PCIe_cfg_space_header">
              <PROPERTY NAME="DESCRIPTION" VALUE="Accessing The PCIe configuring space,"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x000"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
            </REGISTER>
            <REGISTER NAME="VSEC_Capability_Register">
              <PROPERTY NAME="DESCRIPTION" VALUE="Provides capability ID version and next capability Offset,"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x128"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="VSEC_Capability_ID">
                  <PROPERTY NAME="DESCRIPTION" VALUE="PCI-SIG Defined ID identitfying this enhanced capability as a vendor-specific capability. Hardcoded to 0x000B.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="Capability_Version">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Version of this capability structure. Hardcoded to 0x1.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
                <FIELD NAME="Next_Capability_Offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Offset to next capability. Hardcoded to 0x0200.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="12"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="VSEC_Header_Register">
              <PROPERTY NAME="DESCRIPTION" VALUE="Provides unique identifier for the layout and contents of the VSEC structure, as its revision and length."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x12C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="VSEC_ID">
                  <PROPERTY NAME="DESCRIPTION" VALUE="ID value uniquely identifying the nature and format of this VSEC structure. Hardcoded to 0x0001.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="VSEC_REV">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Version of this this capability structure. Hardcoded to 0x0.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
                <FIELD NAME="VSEC_Length">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Length of the entire VSEC capability structure, in bytes, including the VSEC capability register.  Hardcoded to 0x038.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="12"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Bridge_info">
              <PROPERTY NAME="DESCRIPTION" VALUE="Provides general configuration information about AXI4-Stream Bridge."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x130"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="gen2_capable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="If set, underlying integrated block supports GEN2 speed&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="root_port_present">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the underlying integrated block is a Root Port when this bit is set.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="up_config_capable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the underlying integrated block is capable when this bit is set.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ECAM_size">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Size of the Enhanced configuration Access Mechanism (ECAM) Bus Number field, in number of bits. If ECAM window is present, value is between 1 and 8. if not present, value is 0."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Bridge_status_control">
              <PROPERTY NAME="DESCRIPTION" VALUE="Provides info how read and writes to the core config access aperture are handled"/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x134"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="ECAM_Busy">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates an ECAM access is in progress. This bit is tied to 0."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="global_disable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="when set disables interrupts line from being asserted. doesn't prevents bits in interrupt decode register from being set.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Read_Write_1_to_clear_as_Read_Write">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When set, allows writing to the core registers which are normally Read and Write 1 to clear."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Read_only_as_Read_Write">
                  <PROPERTY NAME="DESCRIPTION" VALUE="When set, allows writing to the certain registers which are normally Read only. only for 7 series and zynq-7000 device cores."/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="interrupt_decode_register">
              <PROPERTY NAME="DESCRIPTION" VALUE="provide info where Host processor ISR can determine what cause interrupt to be asserted and how to clear it."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x138"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Link_down">
                  <PROPERTY NAME="DESCRIPTION" VALUE="show link-up on PCIe Link was lost. not asserted unless linkup had previously been seen.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ECRC_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the received packet failed the ECRC check.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Straming_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates a gap was encountered in a streamed packet on the Tx interface.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Hot_Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates a hot reset was detected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Cfg_Completion_Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates Cfg Completion Status.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="Cfg_Timeout">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates timeout on an ECAM mechanism access. applicable for RP only.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Correctable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates correctable error msg was received. Applicable for RP only&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Non_Fatal">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates Non-Fatal error msg was received. Applicable for RP only&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Fatal">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates Fatal error msg was received. Applicable for RP only&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Intx_interrupt_received">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates Intx interrupt was received. Applicable for RP only&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSI_interrupt_received">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates MSI(x) interrupt was received. Applicable for RP only&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Unsupported_request">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates that a completion TLP was received with status 0b001- unsupported request.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Unexpected_completion">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates that a completion TLP was received that was unexpected.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="21"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="21"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Completion_timeout">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates that a completion TLP for a read request for PCIe was not returned within C_COMP_TIMEOUT parameter.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="22"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="22"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Error_poison">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates that error poison[EP] bit was set in a completion TLP.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="23"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="23"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_completer_abort">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates that  completion TLP was received with status of 0b100-completer abort.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Illegal_burst">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates that Burst type other than INCR was requested by AXI master.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="25"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="25"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master_Decerr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates a Decoder Error response was received.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="26"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="26"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master_Slverr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates a slaveError response was received.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="27"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="27"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master_Error_Poison">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates an EP bit was set in a Memory Write TLP from PCIe.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="28"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="28"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Interrupt_mask_register">
              <PROPERTY NAME="DESCRIPTION" VALUE="control whether interrupt source can cause the interrupt line to be asserted."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x13C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Link_down">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables interrupt for Link down events when bit is set.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="ECRC_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enables interrupts for ECRC Error events when bit is set. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Straming_Error">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enables interrupts for Streaming Error events when bit is set. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="2"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Hot_Reset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables interrupt for hot reset events when bit is set[writable for EP else =0]&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Cfg_Completion_Status">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables interrupt for Cfg Completion Status events when bit is set[writable for RP else =0]&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="5"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="Cfg_Timeout">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables interrupt for cfg timeout events when bit is set[writable for RP else =0]&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Correctable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables interrupt for correctable events when bit is set[writable for RP else =0]&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Non_Fatal">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables interrupt for non-fatal events when bit is set[writable for RP else =0]&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="10"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Fatal">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables interrupt for fatal events when bit is set[writable for RP else =0]&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Intx_interrupt_received">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables interrupt for intx interrupt events when bit is set[writable for RP else =0]&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSI_interrupt_received">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables interrupt for MSI interrupt events when bit is set[writable for RP else =0]&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Unsupported_request">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables the slave unsupported request interrupt events when bit is set&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Unexpected_completion">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables the slave unexpected completion interrupt when bit is set&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="21"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="21"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Completion_timeout">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables the slave completion timeout interrupt when bit is set&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="22"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="22"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Error_poison">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables the slave completion poison interrupt when bit is set&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="23"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="23"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_completer_abort">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables the slave completion abort interrupt when bit is set&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="24"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Slave_Illegal_burst">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables the slave illegal burst interrupt when bit is set&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="25"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="25"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master_Decerr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables a master DECERR interrupt when bit is set.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="26"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="26"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master_Slverr">
                  <PROPERTY NAME="DESCRIPTION" VALUE="enables a master SLVERR interrupt when bit is set.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="27"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="27"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Master_Error_Poison">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Enables a master Error Poison interrupt when bit is set.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="27"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="27"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="bus_location_register">
              <PROPERTY NAME="DESCRIPTION" VALUE="report the busdevice and function number and the port number for PCIe port."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x140"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="function_number">
                  <PROPERTY NAME="DESCRIPTION" VALUE="function number for the port for PCIe. hard wired to 0.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="3"/>
                </FIELD>
                <FIELD NAME="Device_number">
                  <PROPERTY NAME="DESCRIPTION" VALUE="device number of port for pcie for EP and this is set by RP.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="5"/>
                </FIELD>
                <FIELD NAME="Bus_number">
                  <PROPERTY NAME="DESCRIPTION" VALUE="bus number for the port for PCIe. this is set by RP.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="8"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
                <FIELD NAME="Port_number">
                  <PROPERTY NAME="DESCRIPTION" VALUE="sets the port number field  of the link capabilities register&#xA;EP- Read only on all devices except for Spartan-6 FPGA&#xA;RP- Read and  writable&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="8"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Phy_status_control_register">
              <PROPERTY NAME="DESCRIPTION" VALUE="provide the status current PHY state as well as control of speed and rate switching for gen2 capable."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x144"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Link_Rate">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reports the current link rate.&#xA;  0 - 2.5 GT/s &#xA;  1 - 5.0 GT/s &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Link_Width">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reports the current link width. 00 = x1, 01 =x2, 10 =x4, 11 =x8.  &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="1"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
                <FIELD NAME="Ltssm_State">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Report the current LTSSM state.   &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="3"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="6"/>
                </FIELD>
                <FIELD NAME="Lane_Reversal">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Report the current lane reversal mode.&#xA;  00b - no lane reversal&#xA;  01b - Lane 1:0 reversed&#xA;  10b - Lane 3:0 reversed&#xA;  11b - Lane 7:0 reversed&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="9"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
                <FIELD NAME="Link_Up">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Reports the current PHY link up state. 1 = link up, 0 = link down  &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="11"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Directed_Link_Width">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Specifies the completer link width for a directed link change operation. Only acted on when Directed link change specifies a width change.  00 = x1, 01 =x2, 10 =x4, 11 =x8.  &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
                <FIELD NAME="Directed_Link_Speed">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Specifies the completer speed width for a directed link change operation. Only acted on when Directed link change specifies a width change.  0b = 2.5 GT/s, 1b = 5.0 GT/s.  &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="18"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="18"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Directed_Link_Autonomous">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Specifies width reliability or autonomous for a directed link change operation.  0b = Link Reliability, 1b = Autonomous.  &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="19"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="19"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Directed_Link_Change">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Directs LTSSM to initiate a link width or speed change.&#xA;  00b - No change.&#xA;  01b - Force link width.&#xA;  10b - Force link speed.&#xA;  11b - Force link width and speed. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Root_Port_status_control_register">
              <PROPERTY NAME="DESCRIPTION" VALUE="provide the access to the RP specific status and control. applicable for RP for non-RP cores it return 0 and writes are ignored."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x148"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Bridge_Enable">
                  <PROPERTY NAME="DESCRIPTION" VALUE="when set allows read/write to axibar. RP software nned to write 1 to this bit when enumeration is done. Bridge clear this when Link up to Link down tarnsition. Default is set to 0. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Error_FIFO_not_empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that the Root port error FIFO has data to read. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Error_FIFO_overflow">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that the Root port error FIFO overflowed and an error msg was dropped.  writing 1 clears the overflow status.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="17"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Interrupt_FIFO_not_empty">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that the Root port interrupt FIFO has data to read.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="18"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="18"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Interrupt_FIFO_overflow">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates that the Root port interrupt FIFO overflowed and an interrupt msg was dropped. writting 1 to clear the overflow status.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="19"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="19"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Root_Port_MSI_base_register_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="provide the access to the RP specific status and control. applicable for RP for non-RP cores it return 0 and writes are ignored."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x14C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="MSI_Base">
                  <PROPERTY NAME="DESCRIPTION" VALUE="4Kb alligned address for MSI interrupt. In case of 32 bit MSI, it returns 0 but captures upper 32 bits of the MSI address in case of 64 bit MSI. &#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Root_Port_MSI_base_register_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="sets the address window in RP cores used for MSI interrupts. MemWr TLP to address in this range are interpreted as MSI interrupt."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x150"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="MSI_Base">
                  <PROPERTY NAME="DESCRIPTION" VALUE="4K alligned address for MSI interrupt.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="12"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="20"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Root_Port_error_FIFO_read_register">
              <PROPERTY NAME="DESCRIPTION" VALUE="reads from this location return a queued error(correctable/Non-fatal/Fatal) messages."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x154"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Requester_ID">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Requester ID belonging to the requester of the error message&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="Error_Type">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates the type of error 00b: correctable, 01b: Non-fatal, 10b: Fatal.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
                <FIELD NAME="Error_Valid">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicates whether read succeeded 1b: success, 0b: no message to read.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Root_Port_interrupt_FIFO_read_register_1">
              <PROPERTY NAME="DESCRIPTION" VALUE="Read from this location return queued interrupt msg. for MSI interrupt payload present in RP interrupt FIFO read 2 register."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x158"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Requester_ID">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Requester ID belonging to the requester of the error message&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="MSI_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="for MSI interrupts, contain address bits 12:2 from TLP address field.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="11"/>
                </FIELD>
                <FIELD NAME="Interrupt_Line">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Indicate interrupt line is used. 00b = INTA, 01b = INTB, 10b = INTC, 11b = INTD. For MSI this field is set to 00b.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="27"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="27"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="2"/>
                </FIELD>
                <FIELD NAME="Interrupt_Assert">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Interrupt Assert or deassert for INTx. 1b = assert, 0b = deassert&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="29"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="29"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="MSI_Interrupt">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates whether interrupt is MSI or INTx. 1b =  MSI, 0b = INTx&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="30"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="30"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
                <FIELD NAME="Interrupt_Valid">
                  <PROPERTY NAME="DESCRIPTION" VALUE="indicates whether read succeeded. 1b: success, 0b: no interrupt to read&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="31"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="1"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="Root_Port_interrupt_FIFO_read_register_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="Read from this location return queued interrupt msg. for MSI interrupt payload present in RP in this register."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x15C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Message_Data">
                  <PROPERTY NAME="DESCRIPTION" VALUE="payload for MSI messages&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="VSEC_Capability_register_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="VSEC capability register allows the memory space for the core to appear as though it is part of underlying PCIe configuration space."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x200"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="VSEC_Capability_ID">
                  <PROPERTY NAME="DESCRIPTION" VALUE="PCI-SG defined ID identifying this enhanced capability as a Vendor-specific cabalility. HARDCODED to 0x000b&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="Capability_Version">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Version of this capability structure. HARDCODED to 0x01b&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
                <FIELD NAME="Next_Capability_offset">
                  <PROPERTY NAME="DESCRIPTION" VALUE="offset of next capabilties.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="12"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="VSEC_Header_register_2">
              <PROPERTY NAME="DESCRIPTION" VALUE="provides a unique identifier for the layout and contents of the VSEC structure as well as revision and length."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x204"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-only"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="VSEC_ID">
                  <PROPERTY NAME="DESCRIPTION" VALUE="ID value identifying the nature and format of this VSEC structure.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="16"/>
                </FIELD>
                <FIELD NAME="VSEC_REV">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Version of this capability structure. Hardcoded to 0x0&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="16"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="4"/>
                </FIELD>
                <FIELD NAME="VSEC_Lenght">
                  <PROPERTY NAME="DESCRIPTION" VALUE="Length of entire VSEC structure in bytes. Hardcoded to 0x038&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-only"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="20"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="11"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="AXIBAR2PCIEBAR_0U">
              <PROPERTY NAME="DESCRIPTION" VALUE="When BAR is 64 bit address space, then most significant 32 bits are written into it for BAR 1."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x210"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Upper_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="To create address for PCIe- this is the value substituted for the most significant 32 bits for the AXI address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="AXIBAR2PCIEBAR_0L">
              <PROPERTY NAME="DESCRIPTION" VALUE="When BAR is 32 bit address space, then address translation vector is placed nto it for BAR 1."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x214"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Lower_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="To create address for PCIe- this is the value substituted for the least significant 32 bits for the AXI address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="AXIBAR2PCIEBAR_2U">
              <PROPERTY NAME="DESCRIPTION" VALUE="When BAR is 64 bit address space, then most significant 32 bits are written into it for BAR 2."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x218"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Upper_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="To create address for PCIe- this is the value substituted for the most significant 32 bits for the AXI address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="AXIBAR2PCIEBAR_2L">
              <PROPERTY NAME="DESCRIPTION" VALUE="When BAR is 32 bit address space, then address translation vector is placed nto it for BAR 2."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x21C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Lower_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="To create address for PCIe- this is the value substituted for the least significant 32 bits for the AXI address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="AXIBAR2PCIEBAR_3U">
              <PROPERTY NAME="DESCRIPTION" VALUE="When BAR is 64 bit address space, then most significant 32 bits are written into it for BAR 3."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x220"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Upper_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="To create address for PCIe- this is the value substituted for the most significant 32 bits for the AXI address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="AXIBAR2PCIEBAR_3L">
              <PROPERTY NAME="DESCRIPTION" VALUE="When BAR is 32 bit address space, then address translation vector is placed nto it for BAR 3."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x224"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Lower_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="To create address for PCIe- this is the value substituted for the least significant 32 bits for the AXI address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="AXIBAR2PCIEBAR_4U">
              <PROPERTY NAME="DESCRIPTION" VALUE="When BAR is 64 bit address space, then most significant 32 bits are written into it for BAR 4."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x228"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Upper_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="To create address for PCIe- this is the value substituted for the most significant 32 bits for the AXI address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="AXIBAR2PCIEBAR_4L">
              <PROPERTY NAME="DESCRIPTION" VALUE="When BAR is 32 bit address space, then address translation vector is placed nto it for BAR 4."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x22C"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Lower_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="To create address for PCIe- this is the value substituted for the least significant 32 bits for the AXI address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="AXIBAR2PCIEBAR_5U">
              <PROPERTY NAME="DESCRIPTION" VALUE="When BAR is 64 bit address space, then most significant 32 bits are written into it for BAR 5."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x230"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Upper_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="To create address for PCIe- this is the value substituted for the most significant 32 bits for the AXI address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
            <REGISTER NAME="AXIBAR2PCIEBAR_5L">
              <PROPERTY NAME="DESCRIPTION" VALUE="When BAR is 32 bit address space, then address translation vector is placed nto it for BAR 5."/>
              <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0x234"/>
              <PROPERTY NAME="SIZE" VALUE="32"/>
              <PROPERTY NAME="ACCESS" VALUE="read-write"/>
              <PROPERTY NAME="IS_ENABLED" VALUE="true"/>
              <FIELDS>
                <FIELD NAME="Lower_Address">
                  <PROPERTY NAME="DESCRIPTION" VALUE="To create address for PCIe- this is the value substituted for the least significant 32 bits for the AXI address.&#xA;"/>
                  <PROPERTY NAME="ADDRESS_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="ACCESS" VALUE="read-write"/>
                  <PROPERTY NAME="MODIFIED_READ_VALUES" VALUE=""/>
                  <PROPERTY NAME="WRITE_CONSTRAINT" VALUE="0"/>
                  <PROPERTY NAME="READ_ACTION" VALUE=""/>
                  <PROPERTY NAME="BIT_OFFSET" VALUE="0"/>
                  <PROPERTY NAME="BIT_WIDTH" VALUE="32"/>
                </FIELD>
              </FIELDS>
            </REGISTER>
          </REGISTERS>
        </ADDRESSBLOCK>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="System_axi_pcie_0_1"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_NO_OF_LANES" VALUE="4"/>
        <PARAMETER NAME="C_MAX_LINK_SPEED" VALUE="1"/>
        <PARAMETER NAME="C_PCIE_USE_MODE" VALUE="3.0"/>
        <PARAMETER NAME="C_DEVICE_ID" VALUE="0x7022"/>
        <PARAMETER NAME="C_VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="C_CLASS_CODE" VALUE="0x058000"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="0"/>
        <PARAMETER NAME="C_REV_ID" VALUE="0x00"/>
        <PARAMETER NAME="C_SUBSYSTEM_ID" VALUE="0x2D3D"/>
        <PARAMETER NAME="C_SUBSYSTEM_VENDOR_ID" VALUE="0xC10E"/>
        <PARAMETER NAME="C_PCIE_CAP_SLOT_IMPLEMENTED" VALUE="0"/>
        <PARAMETER NAME="C_SLOT_CLOCK_CONFIG" VALUE="TRUE"/>
        <PARAMETER NAME="C_MSI_DECODE_ENABLE" VALUE="TRUE"/>
        <PARAMETER NAME="C_INT_FIFO_DEPTH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MSI_REQ" VALUE="3"/>
        <PARAMETER NAME="C_INTERRUPT_PIN" VALUE="0"/>
        <PARAMETER NAME="C_COMP_TIMEOUT" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_RC" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_BAROFFSET_REG" VALUE="1"/>
        <PARAMETER NAME="C_AXIBAR_NUM" VALUE="2"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_0" VALUE="0xD0000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_1" VALUE="0xD2000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_3" VALUE="0x00000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_4" VALUE="0x00000000"/>
        <PARAMETER NAME="C_AXIBAR2PCIEBAR_5" VALUE="0x00000000"/>
        <PARAMETER NAME="C_AXIBAR_AS_0" VALUE="1"/>
        <PARAMETER NAME="C_AXIBAR_AS_1" VALUE="1"/>
        <PARAMETER NAME="C_AXIBAR_AS_2" VALUE="0"/>
        <PARAMETER NAME="C_AXIBAR_AS_3" VALUE="0"/>
        <PARAMETER NAME="C_AXIBAR_AS_4" VALUE="0"/>
        <PARAMETER NAME="C_AXIBAR_AS_5" VALUE="0"/>
        <PARAMETER NAME="C_AXIBAR_0" VALUE="0x40000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_0" VALUE="0x41FFFFFF"/>
        <PARAMETER NAME="C_AXIBAR_1" VALUE="0x42000000"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_1" VALUE="0x43FFFFFF"/>
        <PARAMETER NAME="C_AXIBAR_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_AXIBAR_3" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_3" VALUE="0x00000000"/>
        <PARAMETER NAME="C_AXIBAR_4" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_4" VALUE="0x00000000"/>
        <PARAMETER NAME="C_AXIBAR_5" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_AXIBAR_HIGHADDR_5" VALUE="0x00000000"/>
        <PARAMETER NAME="C_PCIEBAR_NUM" VALUE="2"/>
        <PARAMETER NAME="C_PCIEBAR_AS" VALUE="1"/>
        <PARAMETER NAME="C_PCIEBAR_LEN_0" VALUE="20"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_0" VALUE="0x00000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_0_SEC" VALUE="1"/>
        <PARAMETER NAME="C_PCIEBAR_LEN_1" VALUE="30"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_1" VALUE="0x80000000"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_1_SEC" VALUE="1"/>
        <PARAMETER NAME="C_PCIEBAR_LEN_2" VALUE="16"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_PCIEBAR2AXIBAR_2_SEC" VALUE="1"/>
        <PARAMETER NAME="C_PCIE_BLK_LOCN" VALUE="3"/>
        <PARAMETER NAME="C_XLNX_REF_BOARD" VALUE="VC707"/>
        <PARAMETER NAME="PCIE_EXT_CLK" VALUE="FALSE"/>
        <PARAMETER NAME="PCIE_EXT_GT_COMMON" VALUE="FALSE"/>
        <PARAMETER NAME="EXT_CH_GT_DRP" VALUE="FALSE"/>
        <PARAMETER NAME="SHARED_LOGIC_IN_CORE" VALUE="FALSE"/>
        <PARAMETER NAME="TRANSCEIVER_CTRL_STATUS_PORTS" VALUE="FALSE"/>
        <PARAMETER NAME="EXT_PIPE_INTERFACE" VALUE="FALSE"/>
        <PARAMETER NAME="C_DEVICE" VALUE="xc7vx485t"/>
        <PARAMETER NAME="C_SPEED" VALUE="-2"/>
        <PARAMETER NAME="AXI_ACLK_LOOPBACK" VALUE="FALSE"/>
        <PARAMETER NAME="NO_SLV_ERR" VALUE="FALSE"/>
        <PARAMETER NAME="C_RP_BAR_HIDE" VALUE="FALSE"/>
        <PARAMETER NAME="ENABLE_JTAG_DBG" VALUE="FALSE"/>
        <PARAMETER NAME="C_AXIBAR_CHK_SLV_ERR" VALUE="FALSE"/>
        <PARAMETER NAME="REDUCE_OOB_FREQ" VALUE="FALSE"/>
        <PARAMETER NAME="Component_Name" VALUE="System_axi_pcie_0_1"/>
        <PARAMETER NAME="INCLUDE_RC" VALUE="PCI_Express_Endpoint_device"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100_MHz"/>
        <PARAMETER NAME="SLOT_CLOCK_CONFIG" VALUE="true"/>
        <PARAMETER NAME="PCIE_USE_MODE" VALUE="GES_and_Production"/>
        <PARAMETER NAME="NO_OF_LANES" VALUE="X4"/>
        <PARAMETER NAME="MAX_LINK_SPEED" VALUE="5.0_GT/s"/>
        <PARAMETER NAME="VENDOR_ID" VALUE="0x10EE"/>
        <PARAMETER NAME="DEVICE_ID" VALUE="0x7022"/>
        <PARAMETER NAME="REV_ID" VALUE="0x00"/>
        <PARAMETER NAME="SUBSYSTEM_VENDOR_ID" VALUE="0xC10E"/>
        <PARAMETER NAME="SUBSYSTEM_ID" VALUE="0x2D3D"/>
        <PARAMETER NAME="ENABLE_CLASS_CODE" VALUE="true"/>
        <PARAMETER NAME="CLASS_CODE" VALUE="0x058000"/>
        <PARAMETER NAME="BASE_CLASS_MENU" VALUE="Memory_controller"/>
        <PARAMETER NAME="SUB_CLASS_INTERFACE_MENU" VALUE="Other_memory_controller"/>
        <PARAMETER NAME="BAR0_ENABLED" VALUE="true"/>
        <PARAMETER NAME="BAR1_ENABLED" VALUE="true"/>
        <PARAMETER NAME="BAR2_ENABLED" VALUE="false"/>
        <PARAMETER NAME="BAR0_TYPE" VALUE="Memory"/>
        <PARAMETER NAME="BAR1_TYPE" VALUE="Memory"/>
        <PARAMETER NAME="BAR2_TYPE" VALUE="N/A"/>
        <PARAMETER NAME="BAR0_SCALE" VALUE="Megabytes"/>
        <PARAMETER NAME="BAR1_SCALE" VALUE="Gigabytes"/>
        <PARAMETER NAME="BAR2_SCALE" VALUE="N/A"/>
        <PARAMETER NAME="BAR0_SIZE" VALUE="1"/>
        <PARAMETER NAME="BAR1_SIZE" VALUE="1"/>
        <PARAMETER NAME="BAR2_SIZE" VALUE="8"/>
        <PARAMETER NAME="PCIEBAR2AXIBAR_0" VALUE="0x00000000"/>
        <PARAMETER NAME="PCIEBAR2AXIBAR_1" VALUE="0x80000000"/>
        <PARAMETER NAME="PCIEBAR2AXIBAR_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="PCIEBAR2AXIBAR_1_SEC" VALUE="1"/>
        <PARAMETER NAME="PCIEBAR2AXIBAR_0_SEC" VALUE="1"/>
        <PARAMETER NAME="PCIEBAR2AXIBAR_2_SEC" VALUE="1"/>
        <PARAMETER NAME="INTERRUPT_PIN" VALUE="false"/>
        <PARAMETER NAME="MSI_DECODE_ENABLED" VALUE="true"/>
        <PARAMETER NAME="NUM_MSI_REQ" VALUE="3"/>
        <PARAMETER NAME="INT_FIFO_DEPTH" VALUE="16"/>
        <PARAMETER NAME="COMP_TIMEOUT" VALUE="50us"/>
        <PARAMETER NAME="INCLUDE_BAROFFSET_REG" VALUE="true"/>
        <PARAMETER NAME="AXIBAR_AS_0" VALUE="true"/>
        <PARAMETER NAME="AXIBAR_AS_1" VALUE="true"/>
        <PARAMETER NAME="AXIBAR_AS_2" VALUE="false"/>
        <PARAMETER NAME="AXIBAR_AS_3" VALUE="false"/>
        <PARAMETER NAME="AXIBAR_AS_4" VALUE="false"/>
        <PARAMETER NAME="AXIBAR_AS_5" VALUE="false"/>
        <PARAMETER NAME="AXIBAR_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="AXIBAR_3" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="AXIBAR_4" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="AXIBAR_5" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="AXIBAR_HIGHADDR_2" VALUE="0x00000000"/>
        <PARAMETER NAME="AXIBAR_HIGHADDR_3" VALUE="0x00000000"/>
        <PARAMETER NAME="AXIBAR_HIGHADDR_4" VALUE="0x00000000"/>
        <PARAMETER NAME="AXIBAR_HIGHADDR_5" VALUE="0x00000000"/>
        <PARAMETER NAME="AXIBAR2PCIEBAR_0" VALUE="0xD0000000"/>
        <PARAMETER NAME="AXIBAR2PCIEBAR_1" VALUE="0xD2000000"/>
        <PARAMETER NAME="AXIBAR2PCIEBAR_2" VALUE="0x00000000"/>
        <PARAMETER NAME="AXIBAR2PCIEBAR_3" VALUE="0x00000000"/>
        <PARAMETER NAME="AXIBAR2PCIEBAR_4" VALUE="0x00000000"/>
        <PARAMETER NAME="AXIBAR2PCIEBAR_5" VALUE="0x00000000"/>
        <PARAMETER NAME="S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="S_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="M_AXI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="S_AXI_SUPPORTS_NARROW_BURST" VALUE="true"/>
        <PARAMETER NAME="BAR_64BIT" VALUE="true"/>
        <PARAMETER NAME="XLNX_REF_BOARD" VALUE="VC707"/>
        <PARAMETER NAME="PCIE_BLK_LOCN" VALUE="X1Y0"/>
        <PARAMETER NAME="AXIBAR_NUM" VALUE="2"/>
        <PARAMETER NAME="en_ext_clk" VALUE="false"/>
        <PARAMETER NAME="en_ext_gt_common" VALUE="false"/>
        <PARAMETER NAME="en_ext_ch_gt_drp" VALUE="false"/>
        <PARAMETER NAME="shared_logic_in_core" VALUE="false"/>
        <PARAMETER NAME="en_transceiver_status_ports" VALUE="false"/>
        <PARAMETER NAME="en_ext_pipe_interface" VALUE="false"/>
        <PARAMETER NAME="axi_aclk_loopback" VALUE="false"/>
        <PARAMETER NAME="no_slv_err" VALUE="false"/>
        <PARAMETER NAME="rp_bar_hide" VALUE="false"/>
        <PARAMETER NAME="enable_jtag_dbg" VALUE="false"/>
        <PARAMETER NAME="c_axibar_chk_slv_err" VALUE="false"/>
        <PARAMETER NAME="reduce_oob_freq" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="HIGHADDR" VALUE="0x0000FFFF"/>
        <PARAMETER NAME="AXIBAR_0" VALUE="0x40000000"/>
        <PARAMETER NAME="AXIBAR_HIGHADDR_0" VALUE="0x41FFFFFF"/>
        <PARAMETER NAME="AXIBAR_1" VALUE="0x42000000"/>
        <PARAMETER NAME="AXIBAR_HIGHADDR_1" VALUE="0x43FFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="pcie_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="user_link_up" SIGIS="undef"/>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="axi_aclk_out" SIGIS="clk" SIGNAME="AXI_PCIe_axi_aclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MSI_Generator_0" PORT="CLK"/>
            <CONNECTION INSTANCE="from_pcie" PORT="ACLK"/>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="to_memory" PORT="M01_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="125000000" DIR="O" NAME="axi_ctl_aclk_out" SIGIS="clk" SIGNAME="AXI_PCIe_axi_ctl_aclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_reset_0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmcm_lock" SIGIS="undef" SIGNAME="AXI_PCIe_mmcm_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt_out" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="INTX_MSI_Request" SIGIS="undef" SIGNAME="MSI_Generator_0_MSI_REQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MSI_Generator_0" PORT="MSI_REQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTX_MSI_Grant" SIGIS="undef" SIGNAME="AXI_PCIe_INTX_MSI_Grant">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MSI_Generator_0" PORT="MSI_GRANT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MSI_enable" SIGIS="undef" SIGNAME="AXI_PCIe_MSI_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MSI_Generator_0" PORT="MSI_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="MSI_Vector_Num" RIGHT="0" SIGIS="undef" SIGNAME="MSI_Generator_0_MSI_NUM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MSI_Generator_0" PORT="MSI_NUM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="MSI_Vector_Width" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlock" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="pci_exp_txp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_pci_exp_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="pcie_txp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="pci_exp_txn" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_pci_exp_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="pcie_txn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="pci_exp_rxp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_pci_exp_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="pcie_rxp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="pci_exp_rxn" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_pci_exp_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="pcie_rxn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="REFCLK" SIGIS="clk" SIGNAME="PCIe_diff_clk_I_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PCIe_diff_clk_I" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctl_awvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctl_awready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_ctl_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctl_wvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctl_wready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctl_bvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctl_bready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctl_arvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctl_arready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctl_rvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctl_rready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_PCIe_M_AXI" DATAWIDTH="128" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="System_axi_pcie_0_1_axi_aclk_out"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="to_memory_M01_AXI" DATAWIDTH="128" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="128"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="System_axi_pcie_0_1_axi_aclk_out"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="from_pcie_M02_AXI" DATAWIDTH="32" NAME="S_AXI_CTL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="125000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="System_axi_pcie_0_1_axi_aclk_out"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctl_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctl_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="AXI_PCIe_pcie_7x_mgt" NAME="pcie_7x_mgt" TYPE="INITIATOR" VLNV="xilinx.com:interface:pcie_7x_mgt:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="rxn" PHYSICAL="pci_exp_rxn"/>
            <PORTMAP LOGICAL="rxp" PHYSICAL="pci_exp_rxp"/>
            <PORTMAP LOGICAL="txn" PHYSICAL="pci_exp_txn"/>
            <PORTMAP LOGICAL="txp" PHYSICAL="pci_exp_txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="CTL0" BASENAME="BASEADDR" BASEVALUE="0x00000000" HIGHNAME="HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="AXI_PCIe" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI_CTL"/>
        <MEMRANGE ADDRESSBLOCK="S_APB" BASENAME="C_BASEADDR" BASEVALUE="0x00010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFF" INSTANCE="hdmi_controller_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_APB"/>
        <MEMRANGE ADDRESSBLOCK="S_APB" BASENAME="C_BASEADDR" BASEVALUE="0x00020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0002FFFF" INSTANCE="dut_wrapper_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_APB"/>
        <MEMRANGE ADDRESSBLOCK="BAR0" BASENAME="AXIBAR_0" BASEVALUE="0x40000000" HIGHNAME="AXIBAR_HIGHADDR_0" HIGHVALUE="0x41FFFFFF" INSTANCE="AXI_PCIe" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="BAR1" BASENAME="AXIBAR_1" BASEVALUE="0x42000000" HIGHNAME="AXIBAR_HIGHADDR_1" HIGHVALUE="0x43FFFFFF" INSTANCE="AXI_PCIe" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="memaddr" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="DDR3_SDRAM" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="AXI_PCIe"/>
        <PERIPHERAL INSTANCE="hdmi_controller_0"/>
        <PERIPHERAL INSTANCE="dut_wrapper_0"/>
        <PERIPHERAL INSTANCE="DDR3_SDRAM"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DDR3_SDRAM" HWVERSION="4.2" INSTANCE="DDR3_SDRAM" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="mig_7series" VLNV="xilinx.com:ip:mig_7series:4.2">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="memmap" NAME="memaddr" RANGE="1073741824" USAGE="memory"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="NoOfControllers" VALUE="1"/>
        <PARAMETER NAME="COMBINED_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="REFCLK_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="TEMP_MON_CONTROL" VALUE="INTERNAL"/>
        <PARAMETER NAME="POLARITY" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="USE_AXI" VALUE="1"/>
        <PARAMETER NAME="ECC" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQ_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DDR3_DQS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR3_DM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQS_CNT_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ADDR_WIDTH" VALUE="28"/>
        <PARAMETER NAME="DDR3_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="DDR3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
        <PARAMETER NAME="PHASE" VALUE="0.000"/>
        <PARAMETER NAME="UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_VCO" VALUE="800"/>
        <PARAMETER NAME="MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C_S_AXI_MEM_SIZE" VALUE="1073741824"/>
        <PARAMETER NAME="QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C0_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C0_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C0_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C0_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C0_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C1_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C1_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C1_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C1_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C1_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C1_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C2_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C2_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C2_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C2_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C2_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C2_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C3_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C3_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C3_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C3_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C3_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C3_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C4_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C4_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C4_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C4_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C4_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C4_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C5_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C5_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C5_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C5_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C5_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C5_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C6_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C6_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C6_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C6_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C6_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C6_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C7_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C7_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C7_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C7_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C7_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C7_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="XML_INPUT_FILE" VALUE="mig_a.prj"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="MIG_DONT_TOUCH_PARAM" VALUE="Custom"/>
        <PARAMETER NAME="BOARD_MIG_PARAM" VALUE="Custom"/>
        <PARAMETER NAME="Component_Name" VALUE="System_mig_7series_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MEMORY_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xBFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_sys_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="63" NAME="ddr3_dq" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="ddr3_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="ddr3_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_dqs_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="ddr3_dqs_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="ddr3_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_dqs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="ddr3_dqs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="ddr3_addr" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="ddr3_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ddr3_ba" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="ddr3_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr3_ras_n" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_ras_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="ddr3_ras_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr3_cas_n" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_cas_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="ddr3_cas_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr3_we_n" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_we_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="ddr3_we_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr3_reset_n" SIGIS="rst" SIGNAME="DDR3_SDRAM_ddr3_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="ddr3_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr3_ck_p" RIGHT="0" SIGIS="clk" SIGNAME="DDR3_SDRAM_ddr3_ck_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="ddr3_ck_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr3_ck_n" RIGHT="0" SIGIS="clk" SIGNAME="DDR3_SDRAM_ddr3_ck_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="ddr3_ck_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr3_cke" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="ddr3_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr3_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="ddr3_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ddr3_dm" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_dm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="ddr3_dm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr3_odt" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_ddr3_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="ddr3_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ui_clk_sync_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="DDR3_SDRAM_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_reset_0" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="bus_reset_0" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="ui_clk" SIGIS="clk" SIGNAME="DDR3_SDRAM_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="bus_reset_0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="ACLK"/>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="ACLK"/>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="to_memory" PORT="ACLK"/>
            <CONNECTION INSTANCE="to_memory" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="to_memory" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="to_memory" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="to_memory" PORT="M00_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="29" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="29" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmcm_locked" SIGIS="undef" SIGNAME="DDR3_SDRAM_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_clk_p" SIGIS="clk" SIGNAME="DDR3_SDRAM_sys_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="sys_clk_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_clk_n" SIGIS="clk" SIGNAME="DDR3_SDRAM_sys_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="sys_clk_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="init_calib_complete" SIGIS="undef"/>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="bus_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bus_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="DDR3_SDRAM_DDR3" DATAWIDTH="8" NAME="DDR3" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="ddr3_dq"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="ddr3_dqs_p"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="ddr3_dqs_n"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="ddr3_addr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="ddr3_ba"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="ddr3_ras_n"/>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="ddr3_cas_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="ddr3_we_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddr3_reset_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="ddr3_ck_p"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="ddr3_ck_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="ddr3_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="ddr3_cs_n"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="ddr3_dm"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="ddr3_odt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="to_memory_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="30"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="System_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_sys_clk" NAME="SYS_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="sys_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="sys_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/MSI_Generator_0" HWVERSION="1.0" INSTANCE="MSI_Generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MSI_Generator" VLNV="xilinx.com:user:MSI_Generator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="INTERRUPT_SIZE" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="System_MSI_Generator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="AXI_PCIe_axi_aclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="axi_aclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="nRST" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="pcie_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INTR_0" SIGIS="undef" SIGNAME="hdmi_controller_0_INTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="INTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INTR_1" SIGIS="undef" SIGNAME="dut_wrapper_0_INTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="INTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MSI_EN" SIGIS="undef" SIGNAME="AXI_PCIe_MSI_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="MSI_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MSI_REQ" SIGIS="undef" SIGNAME="MSI_Generator_0_MSI_REQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="INTX_MSI_Request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="MSI_NUM" RIGHT="0" SIGIS="undef" SIGNAME="MSI_Generator_0_MSI_NUM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="MSI_Vector_Num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MSI_GRANT" SIGIS="undef" SIGNAME="AXI_PCIe_INTX_MSI_Grant">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="INTX_MSI_Grant"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="29" FULLNAME="/PCIe_diff_clk_I" HWVERSION="2.2" INSTANCE="PCIe_diff_clk_I" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="ibufdsgte2"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="System_util_ds_buf_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="PCIe_diff_clk_I_IBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="pcie_diff_clock_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="PCIe_diff_clk_I_IBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="System_imp" PORT="pcie_diff_clock_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="PCIe_diff_clk_I_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="REFCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="IBUF_DS_ODIV2" RIGHT="0" SIGIS="clk"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_pcie_diff_clock" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/axi_apb_bridge_0" HWVERSION="3.0" INSTANCE="axi_apb_bridge_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_apb_bridge" VLNV="xilinx.com:ip:axi_apb_bridge:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_apb_bridge;v=v3_0;d=pg073-axi-apb-bridge.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_apb_bridge_inst"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_APB_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_APB_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_APB_NUM_SLAVES" VALUE="2"/>
        <PARAMETER NAME="C_M_APB_PROTOCOL" VALUE="apb3"/>
        <PARAMETER NAME="C_S_AXI_RNG2_BASEADDR" VALUE="0x0000000000020000"/>
        <PARAMETER NAME="C_S_AXI_RNG2_HIGHADDR" VALUE="0x000000000002FFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG3_BASEADDR" VALUE="0x0000000020000000"/>
        <PARAMETER NAME="C_S_AXI_RNG3_HIGHADDR" VALUE="0x000000002FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG4_BASEADDR" VALUE="0x0000000030000000"/>
        <PARAMETER NAME="C_S_AXI_RNG4_HIGHADDR" VALUE="0x000000003FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG5_BASEADDR" VALUE="0x0000000040000000"/>
        <PARAMETER NAME="C_S_AXI_RNG5_HIGHADDR" VALUE="0x000000004FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG6_BASEADDR" VALUE="0x0000000050000000"/>
        <PARAMETER NAME="C_S_AXI_RNG6_HIGHADDR" VALUE="0x000000005FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG7_BASEADDR" VALUE="0x0000000060000000"/>
        <PARAMETER NAME="C_S_AXI_RNG7_HIGHADDR" VALUE="0x000000006FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG8_BASEADDR" VALUE="0x0000000070000000"/>
        <PARAMETER NAME="C_S_AXI_RNG8_HIGHADDR" VALUE="0x000000007FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG9_BASEADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_S_AXI_RNG9_HIGHADDR" VALUE="0x000000008FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG10_BASEADDR" VALUE="0x0000000090000000"/>
        <PARAMETER NAME="C_S_AXI_RNG10_HIGHADDR" VALUE="0x000000009FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG11_BASEADDR" VALUE="0x00000000A0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG11_HIGHADDR" VALUE="0x00000000AFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG12_BASEADDR" VALUE="0x00000000B0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG12_HIGHADDR" VALUE="0x00000000BFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG13_BASEADDR" VALUE="0x00000000C0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG13_HIGHADDR" VALUE="0x00000000CFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG14_BASEADDR" VALUE="0x00000000D0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG14_HIGHADDR" VALUE="0x00000000DFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG15_BASEADDR" VALUE="0x00000000E0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG15_HIGHADDR" VALUE="0x00000000EFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG16_BASEADDR" VALUE="0x00000000F0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG16_HIGHADDR" VALUE="0x00000000FFFFFFFF"/>
        <PARAMETER NAME="C_DPHASE_TIMEOUT" VALUE="0"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="System_axi_apb_bridge_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="DDR3_SDRAM_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="bus_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bus_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_apb_paddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_paddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="S_PADDR"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="S_PADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_apb_psel" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_psel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="S_PSEL"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="S_PSEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_apb_penable" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_penable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="S_PENABLE"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="S_PENABLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_apb_pwrite" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="S_PWRITE"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="S_PWRITE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_apb_pwdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="S_PWDATA"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="S_PWDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_apb_pready" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="S_PREADY"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="S_PREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_apb_prdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_prdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="S_PRDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_apb_prdata2" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_prdata2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="S_PRDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_apb_pslverr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pslverr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="S_PSLVERR"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="S_PSLVERR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="from_pcie_M01_AXI" DATAWIDTH="32" NAME="AXI4_LITE" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="4"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="System_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_apb_bridge_0_APB_M" NAME="APB_M" TYPE="MASTER" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="m_apb_paddr"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="m_apb_penable"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="m_apb_prdata"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="m_apb_pready"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="m_apb_psel"/>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="m_apb_pslverr"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="m_apb_pwdata"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="m_apb_pwrite"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_apb_bridge_0_APB_M2" NAME="APB_M2" TYPE="MASTER" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="m_apb_paddr"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="m_apb_penable"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="m_apb_prdata2"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="m_apb_pready"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="m_apb_psel"/>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="m_apb_pslverr"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="m_apb_pwdata"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="m_apb_pwrite"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/bus_reset_0" HWVERSION="5.0" INSTANCE="bus_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="System_rst_DDR3_SDRAM_200M_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="DDR3_SDRAM_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="DDR3_SDRAM_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_pcie_perstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_perstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="bus_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="bus_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="aresetn"/>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="nRST"/>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="nRST"/>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="from_pcie" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="to_memory" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="to_memory" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="to_memory" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="to_memory" PORT="M00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/dut_wrapper_0" HWVERSION="1.0" INSTANCE="dut_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dut_wrapper" VLNV="xilinx.com:user:dut_wrapper:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_APB" NAME="S_APB" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="Component_Name" VALUE="System_dut_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00020000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0002FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="DDR3_SDRAM_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="nRST" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="bus_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bus_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTR" SIGIS="undef" SIGNAME="dut_wrapper_0_INTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MSI_Generator_0" PORT="INTR_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_PSEL" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_psel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_psel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_PENABLE" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_penable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_penable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_PWRITE" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S_PADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_paddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_paddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_PWDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_PRDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_prdata2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_prdata2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_PREADY" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_PSLVERR" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pslverr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pslverr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AWID" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AWLOCK" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AWVALID" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AWREADY" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="M_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_WLAST" SIGIS="undef" SIGNAME="dut_wrapper_0_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_WVALID" SIGIS="undef" SIGNAME="dut_wrapper_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WREADY" SIGIS="undef" SIGNAME="dut_wrapper_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_ARID" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_ARLOCK" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_ARVALID" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ARREADY" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_RID" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_RLAST" SIGIS="undef" SIGNAME="dut_wrapper_0_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_RVALID" SIGIS="undef" SIGNAME="dut_wrapper_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_RREADY" SIGIS="undef" SIGNAME="dut_wrapper_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_BID" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_BVALID" SIGIS="undef" SIGNAME="dut_wrapper_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_BREADY" SIGIS="undef" SIGNAME="dut_wrapper_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dut_wrapper_0_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="INITIATOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="System_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_WLAST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_BREADY"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AWREADY"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_ARBURST"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_WSTRB"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_BID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_RDATA"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_BVALID"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AWVALID"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_RID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AWBURST"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_WID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_apb_bridge_0_APB_M2" NAME="S_APB" TYPE="SLAVE" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="S_PSLVERR"/>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="S_PADDR"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="S_PREADY"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="S_PENABLE"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="S_PWRITE"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="S_PRDATA"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="S_PWDATA"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="S_PSEL"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="28" FULLNAME="/from_pcie" HWVERSION="2.1" INSTANCE="from_pcie" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="3"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="System_axi_interconnect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="AXI_PCIe_axi_aclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="axi_aclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="pcie_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="AXI_PCIe_axi_aclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="axi_aclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="pcie_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="DDR3_SDRAM_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="bus_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bus_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="DDR3_SDRAM_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="bus_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bus_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="AXI_PCIe_axi_ctl_aclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="axi_ctl_aclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="pcie_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="AXI_PCIe_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_ctl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_ctl_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="AXI_PCIe_M_AXI" DATAWIDTH="128" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="from_pcie_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="from_pcie_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="from_pcie_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="17" FULLNAME="/hdmi_controller_0" HWVERSION="1.0" INSTANCE="hdmi_controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hdmi_controller" VLNV="xilinx.com:user:hdmi_controller:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_APB" NAME="S_APB" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="System_hdmi_controller_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00010000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="DDR3_SDRAM_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="nRST" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="bus_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bus_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AWID" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AWLOCK" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AWVALID" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AWREADY" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_WID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="M_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_WLAST" SIGIS="undef" SIGNAME="hdmi_controller_0_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_WVALID" SIGIS="undef" SIGNAME="hdmi_controller_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WREADY" SIGIS="undef" SIGNAME="hdmi_controller_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_ARID" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_ARLOCK" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_ARVALID" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ARREADY" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_RID" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_RLAST" SIGIS="undef" SIGNAME="hdmi_controller_0_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_RVALID" SIGIS="undef" SIGNAME="hdmi_controller_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_RREADY" SIGIS="undef" SIGNAME="hdmi_controller_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_BID" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_BVALID" SIGIS="undef" SIGNAME="hdmi_controller_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_BREADY" SIGIS="undef" SIGNAME="hdmi_controller_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="to_memory" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTR" SIGIS="undef" SIGNAME="hdmi_controller_0_INTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MSI_Generator_0" PORT="INTR_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_PSEL" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_psel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_psel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_PENABLE" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_penable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_penable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_PWRITE" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S_PADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_paddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_paddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_PWDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_PRDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_prdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_prdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_PREADY" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_PSLVERR" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pslverr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pslverr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I2C_nRST" SIGIS="undef" SIGNAME="hdmi_controller_0_I2C_nRST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I2C_nRST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="I2C_SCL" SIGIS="undef" SIGNAME="External_Ports_I2C_SCL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I2C_SCL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="I2C_SDA" SIGIS="undef" SIGNAME="External_Ports_I2C_SDA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I2C_SDA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="HDMI_INTR" SIGIS="undef" SIGNAME="External_Ports_HDMI_INTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HDMI_INTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HDMI_CLK" SIGIS="undef" SIGNAME="hdmi_controller_0_HDMI_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HDMI_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HDMI_DE" SIGIS="undef" SIGNAME="hdmi_controller_0_HDMI_DE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HDMI_DE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HDMI_HSYNC" SIGIS="undef" SIGNAME="hdmi_controller_0_HDMI_HSYNC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HDMI_HSYNC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HDMI_VSYNC" SIGIS="undef" SIGNAME="hdmi_controller_0_HDMI_VSYNC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HDMI_VSYNC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="35" NAME="HDMI_DATA" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_HDMI_DATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HDMI_DATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HDMI_SPDIF" SIGIS="undef" SIGNAME="hdmi_controller_0_HDMI_SPDIF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HDMI_SPDIF"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hdmi_controller_0_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="INITIATOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="System_mig_7series_0_0_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_WLAST"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AWREADY"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_ARBURST"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AWPROT"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_RRESP"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_ARPROT"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_RVALID"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_ARLOCK"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AWID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_RLAST"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_ARID"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AWCACHE"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_WSTRB"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_ARQOS"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_RDATA"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_ARCACHE"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_RREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AWVALID"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_ARSIZE"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_WDATA"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AWSIZE"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_RID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AWADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_ARREADY"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_WVALID"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_ARVALID"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AWLOCK"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AWBURST"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_BRESP"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_BID"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_BVALID"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M_AWREGION"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M_ARREGION"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_WID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_apb_bridge_0_APB_M" NAME="S_APB" TYPE="SLAVE" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="S_PSLVERR"/>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="S_PADDR"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="S_PREADY"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="S_PENABLE"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="S_PWRITE"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="S_PRDATA"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="S_PWDATA"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="S_PSEL"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/pcie_reset_0" HWVERSION="5.0" INSTANCE="pcie_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="System_proc_sys_reset_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="AXI_PCIe_axi_ctl_aclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="axi_ctl_aclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="DDR3_SDRAM_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_pcie_perstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_perstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="pcie_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="pcie_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MSI_Generator_0" PORT="nRST"/>
            <CONNECTION INSTANCE="from_pcie" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="from_pcie" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="to_memory" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="28" FULLNAME="/to_memory" HWVERSION="2.1" INSTANCE="to_memory" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="3"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="3"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="1"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="1"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="1"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="System_axi_interconnect_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="DDR3_SDRAM_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="bus_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bus_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="DDR3_SDRAM_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="bus_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bus_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="DDR3_SDRAM_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ARESETN" SIGIS="rst" SIGNAME="bus_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bus_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="DDR3_SDRAM_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_ARESETN" SIGIS="rst" SIGNAME="bus_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bus_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="DDR3_SDRAM_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="bus_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bus_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="AXI_PCIe_axi_aclk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="axi_aclk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="pcie_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="from_pcie_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="from_pcie" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_AWREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="hdmi_controller_0_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="hdmi_controller_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="hdmi_controller_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="hdmi_controller_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="hdmi_controller_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_ARREGION"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="hdmi_controller_0_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="hdmi_controller_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="hdmi_controller_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="dut_wrapper_0_M_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="dut_wrapper_0_M_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="dut_wrapper_0_M_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="dut_wrapper_0_M_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="dut_wrapper_0_M_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="dut_wrapper_0_M_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="dut_wrapper_0_M_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="dut_wrapper_0_M_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="AXI_PCIe_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="dut_wrapper_0_M_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dut_wrapper_0" PORT="M_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="hdmi_controller_0_M_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_controller_0" PORT="M_RID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="from_pcie_M00_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_controller_0_M_AXI" DATAWIDTH="512" NAME="S01_AXI" TYPE="TARGET" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dut_wrapper_0_M_AXI" DATAWIDTH="512" NAME="S02_AXI" TYPE="TARGET" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="S02_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="S02_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="to_memory_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="to_memory_M01_AXI" DATAWIDTH="128" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="System_util_vector_logic_0_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="DDR3_SDRAM_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DDR3_SDRAM" PORT="mmcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="AXI_PCIe_mmcm_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXI_PCIe" PORT="mmcm_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pcie_reset_0" PORT="dcm_locked"/>
            <CONNECTION INSTANCE="bus_reset_0" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
