Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr  5 21:13:59 2020
| Host         : Tony-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab8_1_2_timing_summary_routed.rpt -pb lab8_1_2_timing_summary_routed.pb -rpx lab8_1_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8_1_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: PULSE/Q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 33 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    192.809        0.000                      0                   65        0.133        0.000                      0                   65        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk                    {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5Mhz    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5Mhz    {0.000 25.000}       50.000          20.000          
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5Mhz_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5Mhz_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_clk_5Mhz        192.809        0.000                      0                   65        0.451        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clk_5Mhz                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_5Mhz_1      192.837        0.000                      0                   65        0.451        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clk_5Mhz_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_5Mhz_1  clk_out1_clk_5Mhz        192.809        0.000                      0                   65        0.133        0.000                      0                   65  
clk_out1_clk_5Mhz    clk_out1_clk_5Mhz_1      192.809        0.000                      0                   65        0.133        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz
  To Clock:  clk_out1_clk_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      192.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.809ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[4]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.318   198.778    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.349    PULSE/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.809    

Slack (MET) :             192.809ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.318   198.778    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.349    PULSE/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.809    

Slack (MET) :             192.809ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[6]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.318   198.778    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.349    PULSE/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.809    

Slack (MET) :             192.809ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.318   198.778    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.349    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.809    

Slack (MET) :             192.832ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[28]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.318   198.772    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.343    PULSE/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.832    

Slack (MET) :             192.832ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.318   198.772    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.343    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.832    

Slack (MET) :             192.832ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[30]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.318   198.772    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.343    PULSE/count_reg[30]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.832    

Slack (MET) :             192.832ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.318   198.772    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.343    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.832    

Slack (MET) :             192.874ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.950ns (30.566%)  route 4.430ns (69.434%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.852     5.500    PULSE/count[0]_i_1_n_0
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[10]/C
                         clock pessimism              0.603   199.120    
                         clock uncertainty           -0.318   198.803    
    SLICE_X61Y14         FDRE (Setup_fdre_C_R)       -0.429   198.374    PULSE/count_reg[10]
  -------------------------------------------------------------------
                         required time                        198.374    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                192.874    

Slack (MET) :             192.874ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.950ns (30.566%)  route 4.430ns (69.434%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.852     5.500    PULSE/count[0]_i_1_n_0
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[11]/C
                         clock pessimism              0.603   199.120    
                         clock uncertainty           -0.318   198.803    
    SLICE_X61Y14         FDRE (Setup_fdre_C_R)       -0.429   198.374    PULSE/count_reg[11]
  -------------------------------------------------------------------
                         required time                        198.374    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                192.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.256ns (46.084%)  route 0.300ns (53.916%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.591    -0.590    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.300    -0.150    PULSE/count_reg[0]
    SLICE_X61Y12         LUT1 (Prop_lut1_I0_O)        0.045    -0.105 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.105    PULSE/p_0_in[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.035 r  PULSE/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.035    PULSE/count_reg[0]_i_2_n_7
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.860    -0.830    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.105    -0.485    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.292ns (49.366%)  route 0.300ns (50.634%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.591    -0.590    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.300    -0.150    PULSE/count_reg[0]
    SLICE_X61Y12         LUT1 (Prop_lut1_I0_O)        0.045    -0.105 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.105    PULSE/p_0_in[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.001 r  PULSE/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.001    PULSE/count_reg[0]_i_2_n_6
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.860    -0.830    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.105    -0.485    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 PULSE/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.251ns (41.210%)  route 0.358ns (58.790%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  PULSE/count_reg[9]/Q
                         net (fo=2, routed)           0.358    -0.092    PULSE/count_reg[9]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.018 r  PULSE/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.018    PULSE/count_reg[8]_i_1_n_6
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[9]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X61Y14         FDRE (Hold_fdre_C_D)         0.105    -0.486    PULSE/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 PULSE/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.251ns (41.200%)  route 0.358ns (58.800%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.588    -0.593    PULSE/clk_out1
    SLICE_X61Y17         FDRE                                         r  PULSE/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  PULSE/count_reg[21]/Q
                         net (fo=2, routed)           0.358    -0.094    PULSE/count_reg[21]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.016 r  PULSE/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.016    PULSE/count_reg[20]_i_1_n_6
    SLICE_X61Y17         FDRE                                         r  PULSE/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.834    PULSE/clk_out1
    SLICE_X61Y17         FDRE                                         r  PULSE/count_reg[21]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105    -0.488    PULSE/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.249ns (40.558%)  route 0.365ns (59.442%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.591    -0.590    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           0.365    -0.084    PULSE/count_reg[3]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.024 r  PULSE/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.024    PULSE/count_reg[0]_i_2_n_4
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.860    -0.830    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[3]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.105    -0.485    PULSE/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 PULSE/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.251ns (40.519%)  route 0.368ns (59.481%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    PULSE/clk_out1
    SLICE_X61Y15         FDRE                                         r  PULSE/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  PULSE/count_reg[13]/Q
                         net (fo=2, routed)           0.368    -0.082    PULSE/count_reg[13]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.028 r  PULSE/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.028    PULSE/count_reg[12]_i_1_n_6
    SLICE_X61Y15         FDRE                                         r  PULSE/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    PULSE/clk_out1
    SLICE_X61Y15         FDRE                                         r  PULSE/count_reg[13]/C
                         clock pessimism              0.240    -0.591    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.105    -0.486    PULSE/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 PULSE/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.251ns (40.519%)  route 0.368ns (59.481%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    PULSE/clk_out1
    SLICE_X61Y16         FDRE                                         r  PULSE/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PULSE/count_reg[17]/Q
                         net (fo=2, routed)           0.368    -0.083    PULSE/count_reg[17]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.027 r  PULSE/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.027    PULSE/count_reg[16]_i_1_n_6
    SLICE_X61Y16         FDRE                                         r  PULSE/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.857    -0.833    PULSE/clk_out1
    SLICE_X61Y16         FDRE                                         r  PULSE/count_reg[17]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.105    -0.487    PULSE/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 PULSE/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.251ns (40.296%)  route 0.372ns (59.704%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  PULSE/count_reg[5]/Q
                         net (fo=2, routed)           0.372    -0.078    PULSE/count_reg[5]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.032 r  PULSE/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.032    PULSE/count_reg[4]_i_1_n_6
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X61Y13         FDRE (Hold_fdre_C_D)         0.105    -0.486    PULSE/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 PULSE/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.587    -0.594    PULSE/clk_out1
    SLICE_X61Y18         FDRE                                         r  PULSE/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  PULSE/count_reg[25]/Q
                         net (fo=2, routed)           0.375    -0.078    PULSE/count_reg[25]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.032 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.032    PULSE/count_reg[24]_i_1_n_6
    SLICE_X61Y18         FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.835    PULSE/clk_out1
    SLICE_X61Y18         FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.105    -0.489    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 PULSE/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.595    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  PULSE/count_reg[29]/Q
                         net (fo=2, routed)           0.375    -0.079    PULSE/count_reg[29]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.031 r  PULSE/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.031    PULSE/count_reg[28]_i_1_n_6
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.105    -0.490    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.521    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5Mhz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X62Y16     PULSE/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X61Y12     PULSE/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X61Y14     PULSE/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X61Y14     PULSE/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X61Y15     PULSE/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X61Y15     PULSE/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X61Y15     PULSE/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X61Y15     PULSE/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y12     PULSE/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y14     PULSE/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y14     PULSE/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y16     PULSE/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y16     PULSE/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y16     PULSE/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y16     PULSE/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y12     PULSE/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y19     PULSE/count_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y19     PULSE/count_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y16     PULSE/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y15     PULSE/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y15     PULSE/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y15     PULSE/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y15     PULSE/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y18     PULSE/count_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y18     PULSE/count_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y18     PULSE/count_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y18     PULSE/count_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y16     PULSE/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5Mhz
  To Clock:  clkfbout_clk_5Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz_1
  To Clock:  clk_out1_clk_5Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack      192.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.837ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[4]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.289   198.806    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.377    PULSE/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.377    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.837    

Slack (MET) :             192.837ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.289   198.806    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.377    PULSE/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.377    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.837    

Slack (MET) :             192.837ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[6]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.289   198.806    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.377    PULSE/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.377    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.837    

Slack (MET) :             192.837ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.289   198.806    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.377    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.377    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.837    

Slack (MET) :             192.860ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[28]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.289   198.800    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.371    PULSE/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.371    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.860    

Slack (MET) :             192.860ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.289   198.800    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.371    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.371    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.860    

Slack (MET) :             192.860ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[30]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.289   198.800    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.371    PULSE/count_reg[30]
  -------------------------------------------------------------------
                         required time                        198.371    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.860    

Slack (MET) :             192.860ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.289   198.800    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.371    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                        198.371    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.860    

Slack (MET) :             192.902ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.950ns (30.566%)  route 4.430ns (69.434%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.852     5.500    PULSE/count[0]_i_1_n_0
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[10]/C
                         clock pessimism              0.603   199.120    
                         clock uncertainty           -0.289   198.831    
    SLICE_X61Y14         FDRE (Setup_fdre_C_R)       -0.429   198.402    PULSE/count_reg[10]
  -------------------------------------------------------------------
                         required time                        198.402    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                192.902    

Slack (MET) :             192.902ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.950ns (30.566%)  route 4.430ns (69.434%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.852     5.500    PULSE/count[0]_i_1_n_0
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[11]/C
                         clock pessimism              0.603   199.120    
                         clock uncertainty           -0.289   198.831    
    SLICE_X61Y14         FDRE (Setup_fdre_C_R)       -0.429   198.402    PULSE/count_reg[11]
  -------------------------------------------------------------------
                         required time                        198.402    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                192.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.256ns (46.084%)  route 0.300ns (53.916%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.591    -0.590    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.300    -0.150    PULSE/count_reg[0]
    SLICE_X61Y12         LUT1 (Prop_lut1_I0_O)        0.045    -0.105 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.105    PULSE/p_0_in[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.035 r  PULSE/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.035    PULSE/count_reg[0]_i_2_n_7
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.860    -0.830    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.105    -0.485    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.292ns (49.366%)  route 0.300ns (50.634%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.591    -0.590    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.300    -0.150    PULSE/count_reg[0]
    SLICE_X61Y12         LUT1 (Prop_lut1_I0_O)        0.045    -0.105 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.105    PULSE/p_0_in[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.001 r  PULSE/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.001    PULSE/count_reg[0]_i_2_n_6
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.860    -0.830    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.105    -0.485    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 PULSE/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.251ns (41.210%)  route 0.358ns (58.790%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  PULSE/count_reg[9]/Q
                         net (fo=2, routed)           0.358    -0.092    PULSE/count_reg[9]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.018 r  PULSE/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.018    PULSE/count_reg[8]_i_1_n_6
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[9]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X61Y14         FDRE (Hold_fdre_C_D)         0.105    -0.486    PULSE/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 PULSE/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.251ns (41.200%)  route 0.358ns (58.800%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.588    -0.593    PULSE/clk_out1
    SLICE_X61Y17         FDRE                                         r  PULSE/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  PULSE/count_reg[21]/Q
                         net (fo=2, routed)           0.358    -0.094    PULSE/count_reg[21]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.016 r  PULSE/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.016    PULSE/count_reg[20]_i_1_n_6
    SLICE_X61Y17         FDRE                                         r  PULSE/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.834    PULSE/clk_out1
    SLICE_X61Y17         FDRE                                         r  PULSE/count_reg[21]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105    -0.488    PULSE/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.249ns (40.558%)  route 0.365ns (59.442%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.591    -0.590    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           0.365    -0.084    PULSE/count_reg[3]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.024 r  PULSE/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.024    PULSE/count_reg[0]_i_2_n_4
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.860    -0.830    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[3]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.105    -0.485    PULSE/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 PULSE/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.251ns (40.519%)  route 0.368ns (59.481%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    PULSE/clk_out1
    SLICE_X61Y15         FDRE                                         r  PULSE/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  PULSE/count_reg[13]/Q
                         net (fo=2, routed)           0.368    -0.082    PULSE/count_reg[13]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.028 r  PULSE/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.028    PULSE/count_reg[12]_i_1_n_6
    SLICE_X61Y15         FDRE                                         r  PULSE/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    PULSE/clk_out1
    SLICE_X61Y15         FDRE                                         r  PULSE/count_reg[13]/C
                         clock pessimism              0.240    -0.591    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.105    -0.486    PULSE/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 PULSE/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.251ns (40.519%)  route 0.368ns (59.481%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    PULSE/clk_out1
    SLICE_X61Y16         FDRE                                         r  PULSE/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PULSE/count_reg[17]/Q
                         net (fo=2, routed)           0.368    -0.083    PULSE/count_reg[17]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.027 r  PULSE/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.027    PULSE/count_reg[16]_i_1_n_6
    SLICE_X61Y16         FDRE                                         r  PULSE/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.857    -0.833    PULSE/clk_out1
    SLICE_X61Y16         FDRE                                         r  PULSE/count_reg[17]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.105    -0.487    PULSE/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 PULSE/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.251ns (40.296%)  route 0.372ns (59.704%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  PULSE/count_reg[5]/Q
                         net (fo=2, routed)           0.372    -0.078    PULSE/count_reg[5]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.032 r  PULSE/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.032    PULSE/count_reg[4]_i_1_n_6
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X61Y13         FDRE (Hold_fdre_C_D)         0.105    -0.486    PULSE/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 PULSE/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.587    -0.594    PULSE/clk_out1
    SLICE_X61Y18         FDRE                                         r  PULSE/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  PULSE/count_reg[25]/Q
                         net (fo=2, routed)           0.375    -0.078    PULSE/count_reg[25]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.032 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.032    PULSE/count_reg[24]_i_1_n_6
    SLICE_X61Y18         FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.835    PULSE/clk_out1
    SLICE_X61Y18         FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.105    -0.489    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 PULSE/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.595    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  PULSE/count_reg[29]/Q
                         net (fo=2, routed)           0.375    -0.079    PULSE/count_reg[29]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.031 r  PULSE/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.031    PULSE/count_reg[28]_i_1_n_6
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.105    -0.490    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.521    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5Mhz_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X62Y16     PULSE/Q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X61Y12     PULSE/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X61Y14     PULSE/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X61Y14     PULSE/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X61Y15     PULSE/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X61Y15     PULSE/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X61Y15     PULSE/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X61Y15     PULSE/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y12     PULSE/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y14     PULSE/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y14     PULSE/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y16     PULSE/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y16     PULSE/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y16     PULSE/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y16     PULSE/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y12     PULSE/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y19     PULSE/count_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y19     PULSE/count_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y16     PULSE/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y15     PULSE/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y15     PULSE/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y15     PULSE/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y15     PULSE/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y18     PULSE/count_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y18     PULSE/count_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y18     PULSE/count_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y18     PULSE/count_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y16     PULSE/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5Mhz_1
  To Clock:  clkfbout_clk_5Mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5Mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz_1
  To Clock:  clk_out1_clk_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      192.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.809ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[4]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.318   198.778    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.349    PULSE/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.809    

Slack (MET) :             192.809ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.318   198.778    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.349    PULSE/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.809    

Slack (MET) :             192.809ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[6]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.318   198.778    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.349    PULSE/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.809    

Slack (MET) :             192.809ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.318   198.778    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.349    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.809    

Slack (MET) :             192.832ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[28]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.318   198.772    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.343    PULSE/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.832    

Slack (MET) :             192.832ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.318   198.772    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.343    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.832    

Slack (MET) :             192.832ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[30]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.318   198.772    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.343    PULSE/count_reg[30]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.832    

Slack (MET) :             192.832ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.318   198.772    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.343    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.832    

Slack (MET) :             192.874ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.950ns (30.566%)  route 4.430ns (69.434%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.852     5.500    PULSE/count[0]_i_1_n_0
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[10]/C
                         clock pessimism              0.603   199.120    
                         clock uncertainty           -0.318   198.803    
    SLICE_X61Y14         FDRE (Setup_fdre_C_R)       -0.429   198.374    PULSE/count_reg[10]
  -------------------------------------------------------------------
                         required time                        198.374    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                192.874    

Slack (MET) :             192.874ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.950ns (30.566%)  route 4.430ns (69.434%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.852     5.500    PULSE/count[0]_i_1_n_0
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[11]/C
                         clock pessimism              0.603   199.120    
                         clock uncertainty           -0.318   198.803    
    SLICE_X61Y14         FDRE (Setup_fdre_C_R)       -0.429   198.374    PULSE/count_reg[11]
  -------------------------------------------------------------------
                         required time                        198.374    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                192.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.256ns (46.084%)  route 0.300ns (53.916%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.591    -0.590    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.300    -0.150    PULSE/count_reg[0]
    SLICE_X61Y12         LUT1 (Prop_lut1_I0_O)        0.045    -0.105 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.105    PULSE/p_0_in[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.035 r  PULSE/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.035    PULSE/count_reg[0]_i_2_n_7
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.860    -0.830    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.318    -0.273    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.105    -0.168    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.292ns (49.366%)  route 0.300ns (50.634%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.591    -0.590    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.300    -0.150    PULSE/count_reg[0]
    SLICE_X61Y12         LUT1 (Prop_lut1_I0_O)        0.045    -0.105 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.105    PULSE/p_0_in[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.001 r  PULSE/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.001    PULSE/count_reg[0]_i_2_n_6
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.860    -0.830    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.318    -0.273    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.105    -0.168    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 PULSE/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.251ns (41.210%)  route 0.358ns (58.790%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  PULSE/count_reg[9]/Q
                         net (fo=2, routed)           0.358    -0.092    PULSE/count_reg[9]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.018 r  PULSE/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.018    PULSE/count_reg[8]_i_1_n_6
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[9]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X61Y14         FDRE (Hold_fdre_C_D)         0.105    -0.169    PULSE/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 PULSE/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.251ns (41.200%)  route 0.358ns (58.800%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.588    -0.593    PULSE/clk_out1
    SLICE_X61Y17         FDRE                                         r  PULSE/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  PULSE/count_reg[21]/Q
                         net (fo=2, routed)           0.358    -0.094    PULSE/count_reg[21]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.016 r  PULSE/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.016    PULSE/count_reg[20]_i_1_n_6
    SLICE_X61Y17         FDRE                                         r  PULSE/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.834    PULSE/clk_out1
    SLICE_X61Y17         FDRE                                         r  PULSE/count_reg[21]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105    -0.171    PULSE/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.249ns (40.558%)  route 0.365ns (59.442%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.591    -0.590    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           0.365    -0.084    PULSE/count_reg[3]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.024 r  PULSE/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.024    PULSE/count_reg[0]_i_2_n_4
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.860    -0.830    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[3]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.318    -0.273    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.105    -0.168    PULSE/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 PULSE/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.251ns (40.519%)  route 0.368ns (59.481%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    PULSE/clk_out1
    SLICE_X61Y15         FDRE                                         r  PULSE/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  PULSE/count_reg[13]/Q
                         net (fo=2, routed)           0.368    -0.082    PULSE/count_reg[13]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.028 r  PULSE/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.028    PULSE/count_reg[12]_i_1_n_6
    SLICE_X61Y15         FDRE                                         r  PULSE/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    PULSE/clk_out1
    SLICE_X61Y15         FDRE                                         r  PULSE/count_reg[13]/C
                         clock pessimism              0.240    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.105    -0.169    PULSE/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 PULSE/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.251ns (40.519%)  route 0.368ns (59.481%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    PULSE/clk_out1
    SLICE_X61Y16         FDRE                                         r  PULSE/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PULSE/count_reg[17]/Q
                         net (fo=2, routed)           0.368    -0.083    PULSE/count_reg[17]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.027 r  PULSE/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.027    PULSE/count_reg[16]_i_1_n_6
    SLICE_X61Y16         FDRE                                         r  PULSE/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.857    -0.833    PULSE/clk_out1
    SLICE_X61Y16         FDRE                                         r  PULSE/count_reg[17]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.318    -0.275    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.105    -0.170    PULSE/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 PULSE/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.251ns (40.296%)  route 0.372ns (59.704%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  PULSE/count_reg[5]/Q
                         net (fo=2, routed)           0.372    -0.078    PULSE/count_reg[5]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.032 r  PULSE/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.032    PULSE/count_reg[4]_i_1_n_6
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X61Y13         FDRE (Hold_fdre_C_D)         0.105    -0.169    PULSE/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PULSE/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.587    -0.594    PULSE/clk_out1
    SLICE_X61Y18         FDRE                                         r  PULSE/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  PULSE/count_reg[25]/Q
                         net (fo=2, routed)           0.375    -0.078    PULSE/count_reg[25]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.032 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.032    PULSE/count_reg[24]_i_1_n_6
    SLICE_X61Y18         FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.835    PULSE/clk_out1
    SLICE_X61Y18         FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.318    -0.277    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.105    -0.172    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PULSE/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.595    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  PULSE/count_reg[29]/Q
                         net (fo=2, routed)           0.375    -0.079    PULSE/count_reg[29]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.031 r  PULSE/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.031    PULSE/count_reg[28]_i_1_n_6
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.318    -0.278    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.105    -0.173    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz
  To Clock:  clk_out1_clk_5Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack      192.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.809ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[4]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.318   198.778    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.349    PULSE/count_reg[4]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.809    

Slack (MET) :             192.809ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.318   198.778    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.349    PULSE/count_reg[5]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.809    

Slack (MET) :             192.809ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[6]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.318   198.778    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.349    PULSE/count_reg[6]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.809    

Slack (MET) :             192.809ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.950ns (30.376%)  route 4.469ns (69.624%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.892     5.540    PULSE/count[0]_i_1_n_0
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.578   199.095    
                         clock uncertainty           -0.318   198.778    
    SLICE_X61Y13         FDRE (Setup_fdre_C_R)       -0.429   198.349    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                        198.349    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                192.809    

Slack (MET) :             192.832ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[28]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.318   198.772    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.343    PULSE/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.832    

Slack (MET) :             192.832ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.318   198.772    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.343    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.832    

Slack (MET) :             192.832ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[30]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.318   198.772    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.343    PULSE/count_reg[30]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.832    

Slack (MET) :             192.832ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 1.950ns (30.513%)  route 4.441ns (69.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.863     5.511    PULSE/count[0]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.507   198.512    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.578   199.089    
                         clock uncertainty           -0.318   198.772    
    SLICE_X61Y19         FDRE (Setup_fdre_C_R)       -0.429   198.343    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                        198.343    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                192.832    

Slack (MET) :             192.874ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.950ns (30.566%)  route 4.430ns (69.434%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.852     5.500    PULSE/count[0]_i_1_n_0
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[10]/C
                         clock pessimism              0.603   199.120    
                         clock uncertainty           -0.318   198.803    
    SLICE_X61Y14         FDRE (Setup_fdre_C_R)       -0.429   198.374    PULSE/count_reg[10]
  -------------------------------------------------------------------
                         required time                        198.374    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                192.874    

Slack (MET) :             192.874ns  (required time - arrival time)
  Source:                 PULSE/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.950ns (30.566%)  route 4.430ns (69.434%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 198.518 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.632    -0.880    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  PULSE/count_reg[8]/Q
                         net (fo=2, routed)           1.392     0.968    PULSE/count_reg[8]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.468 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.468    PULSE/count_reg[0]_i_15_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.585 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.585    PULSE/count_reg[0]_i_16_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.908 f  PULSE/count_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.930     2.838    PULSE/p_0_in[14]
    SLICE_X62Y15         LUT6 (Prop_lut6_I2_O)        0.306     3.144 f  PULSE/count[0]_i_10/O
                         net (fo=1, routed)           0.811     3.955    PULSE/count[0]_i_10_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.079 f  PULSE/count[0]_i_4/O
                         net (fo=2, routed)           0.445     4.524    PULSE/count[0]_i_4_n_0
    SLICE_X62Y16         LUT4 (Prop_lut4_I2_O)        0.124     4.648 r  PULSE/count[0]_i_1/O
                         net (fo=32, routed)          0.852     5.500    PULSE/count[0]_i_1_n_0
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          1.513   198.518    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[11]/C
                         clock pessimism              0.603   199.120    
                         clock uncertainty           -0.318   198.803    
    SLICE_X61Y14         FDRE (Setup_fdre_C_R)       -0.429   198.374    PULSE/count_reg[11]
  -------------------------------------------------------------------
                         required time                        198.374    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                192.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.256ns (46.084%)  route 0.300ns (53.916%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.591    -0.590    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.300    -0.150    PULSE/count_reg[0]
    SLICE_X61Y12         LUT1 (Prop_lut1_I0_O)        0.045    -0.105 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.105    PULSE/p_0_in[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.035 r  PULSE/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.035    PULSE/count_reg[0]_i_2_n_7
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.860    -0.830    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.318    -0.273    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.105    -0.168    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.292ns (49.366%)  route 0.300ns (50.634%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.591    -0.590    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  PULSE/count_reg[0]/Q
                         net (fo=3, routed)           0.300    -0.150    PULSE/count_reg[0]
    SLICE_X61Y12         LUT1 (Prop_lut1_I0_O)        0.045    -0.105 r  PULSE/count[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.105    PULSE/p_0_in[0]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.001 r  PULSE/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.001    PULSE/count_reg[0]_i_2_n_6
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.860    -0.830    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.318    -0.273    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.105    -0.168    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 PULSE/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.251ns (41.210%)  route 0.358ns (58.790%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  PULSE/count_reg[9]/Q
                         net (fo=2, routed)           0.358    -0.092    PULSE/count_reg[9]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.018 r  PULSE/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.018    PULSE/count_reg[8]_i_1_n_6
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    PULSE/clk_out1
    SLICE_X61Y14         FDRE                                         r  PULSE/count_reg[9]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X61Y14         FDRE (Hold_fdre_C_D)         0.105    -0.169    PULSE/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 PULSE/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.251ns (41.200%)  route 0.358ns (58.800%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.588    -0.593    PULSE/clk_out1
    SLICE_X61Y17         FDRE                                         r  PULSE/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  PULSE/count_reg[21]/Q
                         net (fo=2, routed)           0.358    -0.094    PULSE/count_reg[21]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.016 r  PULSE/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.016    PULSE/count_reg[20]_i_1_n_6
    SLICE_X61Y17         FDRE                                         r  PULSE/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.834    PULSE/clk_out1
    SLICE_X61Y17         FDRE                                         r  PULSE/count_reg[21]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105    -0.171    PULSE/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.249ns (40.558%)  route 0.365ns (59.442%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.591    -0.590    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           0.365    -0.084    PULSE/count_reg[3]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.024 r  PULSE/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.024    PULSE/count_reg[0]_i_2_n_4
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.860    -0.830    PULSE/clk_out1
    SLICE_X61Y12         FDRE                                         r  PULSE/count_reg[3]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.318    -0.273    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.105    -0.168    PULSE/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 PULSE/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.251ns (40.519%)  route 0.368ns (59.481%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    PULSE/clk_out1
    SLICE_X61Y15         FDRE                                         r  PULSE/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  PULSE/count_reg[13]/Q
                         net (fo=2, routed)           0.368    -0.082    PULSE/count_reg[13]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.028 r  PULSE/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.028    PULSE/count_reg[12]_i_1_n_6
    SLICE_X61Y15         FDRE                                         r  PULSE/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    PULSE/clk_out1
    SLICE_X61Y15         FDRE                                         r  PULSE/count_reg[13]/C
                         clock pessimism              0.240    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.105    -0.169    PULSE/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 PULSE/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.251ns (40.519%)  route 0.368ns (59.481%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    PULSE/clk_out1
    SLICE_X61Y16         FDRE                                         r  PULSE/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  PULSE/count_reg[17]/Q
                         net (fo=2, routed)           0.368    -0.083    PULSE/count_reg[17]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.027 r  PULSE/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.027    PULSE/count_reg[16]_i_1_n_6
    SLICE_X61Y16         FDRE                                         r  PULSE/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.857    -0.833    PULSE/clk_out1
    SLICE_X61Y16         FDRE                                         r  PULSE/count_reg[17]/C
                         clock pessimism              0.240    -0.592    
                         clock uncertainty            0.318    -0.275    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.105    -0.170    PULSE/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 PULSE/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.251ns (40.296%)  route 0.372ns (59.704%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  PULSE/count_reg[5]/Q
                         net (fo=2, routed)           0.372    -0.078    PULSE/count_reg[5]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.032 r  PULSE/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.032    PULSE/count_reg[4]_i_1_n_6
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    PULSE/clk_out1
    SLICE_X61Y13         FDRE                                         r  PULSE/count_reg[5]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X61Y13         FDRE (Hold_fdre_C_D)         0.105    -0.169    PULSE/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PULSE/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.587    -0.594    PULSE/clk_out1
    SLICE_X61Y18         FDRE                                         r  PULSE/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  PULSE/count_reg[25]/Q
                         net (fo=2, routed)           0.375    -0.078    PULSE/count_reg[25]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.032 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.032    PULSE/count_reg[24]_i_1_n_6
    SLICE_X61Y18         FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.835    PULSE/clk_out1
    SLICE_X61Y18         FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.318    -0.277    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.105    -0.172    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 PULSE/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.251ns (40.090%)  route 0.375ns (59.910%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.595    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  PULSE/count_reg[29]/Q
                         net (fo=2, routed)           0.375    -0.079    PULSE/count_reg[29]
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.031 r  PULSE/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.031    PULSE/count_reg[28]_i_1_n_6
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    PULSE/clk_out1
    SLICE_X61Y19         FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.240    -0.595    
                         clock uncertainty            0.318    -0.278    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.105    -0.173    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.203    





