# PCIe Data Link Layer (TX) 

<img width="1107" alt="image" src="https://github.com/junseung2/PCIe_Controller_with_UVM/assets/105153659/96aa6a6b-58cc-4d03-a20c-d5a877440ccf">

# Main Input and Output Signals
* Input Signals:
** clk: Clock signal

