// Seed: 1472975107
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_7;
  initial id_6 -= 1;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    input wor id_3
);
  logic [7:0] id_5;
  assign id_6 = 1;
  wire id_7;
  assign id_6 = -1;
  assign id_5[-1] = (id_7);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7
  );
  wire id_9;
  wor  id_10;
  localparam id_11 = -1;
  assign id_10 = 1;
  assign id_10 = id_6;
endmodule
