# SIMULATION_OF_FULLADDER-. 
AIM:- TO DO SIMULATION  OF FULLADDER.  https://www.edaplayground.com/x/QjdP
SOFTWARE REQUIRED:- GITHUB AND EDAPLAYGROUNDS.
PROCESS & PROCEDURE:- 1)OPEN THE “GITHUB.COM/VISION-VLSI” IN GOOGLE 
 
FIG1 SHOWS THE HOME PAGE OF THE GITHUB.
2)ON THE RIGHT SIDE OF THE OVERVIEW WE SEE “REPOSITORIES”.
 
FIG2 SHOWS THE REPOSITORIES OPTION
3)AS WEE CLICK ON REPOSITORIES WE SEE “VERILOG” TERM.
 
FIG3 SHOWS THE VERILOG TERM
4) NOW CLICK ON VERILOG AND WE SEE THE LIST OF CONTENT AS BELOW
 
FIG4 SHOWS THE LIST OF CONTENT
5)NOW CLICK ON “COMBINATIONAL CIRCUITS” FROM THE CONTENT LIST 
FIG5 SHOWS THE COMBINATIONAL CIRCUIT OPTION
6)AS WE CLICK ON COMBINATIONAL CIRCUIT WE GET THE DIFFERENT TYPES OF GATE MODULING
 
FIG7 SHOWS THE LEVEL MODELING
7)NOW CLICK ON 2 GATE LEVEL MODELLING AND WE GET THE LIST OF GATES WHICH WE WANT TO DO SIMULATION 
FIG8 SHOWS THE LIST OF GATES FOR SIMULATION
9)NOW CLICK ON FULLADDER AS WE CLICK ON FULLADDER WE GET THE DESIGN CODE AND TESTBENCH CODE FOR FULLADDER SIMULATION.
 
FIG9 SHOWS THE DESIGN.SV CODE FOR FULLADDER
 
FIG9 SHOWS THE TESTBENCH.SV CODE FOR FULLADDER
10)N0W COOPY THE TESTBENCH.SV & DESIGN.SV CODES IN SPECIFIC AREA 
 
FIG10 SHOWS THE TESTBENCH.SV & DEGIN.SV AT THEIR SPECIFIC AREAS.
11)NOW IN THE TOOLS AND SIMULATION OPTION SELECT THE TOOL FOR SIMULATION.
 
FIG11 SHOWS THE SIMULATION TOOL AND EP WAVE OPTION.
OUTPUT:- https://www.edaplayground.com/x/QjdP
  

RESULT:-THEREFORE WE GET SIMULATION EP WAVE OF FULLADDER.

EXPERIMENT- 4:- SYNTHESIS OF FULLADDER
AIM:- TO DO SIMULATION AND SYNTHESIS OF FULLADDER. https://www.edaplayground.com/x/QjdP
SOFTWARE REQUIRED:- GITHUB AND EDAPLAYGROUNDS.
PROCESS & PROCEDURE:- 1)OPEN THE “GITHUB.COM/VISION-VLSI” IN GOOGLE SEARCH ENGINE.
 
FIG1 SHOWS THE HOME PAGE OF THE GITHUB.
2)ON THE RIGHT SIDE OF THE OVERVIEW WE SEE “REPOSITORIES”.
 
FIG2 SHOWS THE REPOSITORIES OPTION
3)AS WEE CLICK ON REPOSITORIES WE SEE “VERILOG” TERM.
 
FIG3 SHOWS THE VERILOG TERM
4) NOW CLICK ON VERILOG AND WE SEE THE LIST OF CONTENT AS BELOW
 
FIG4 SHOWS THE LIST OF CONTENT
5)NOW CLICK ON “COMBINATIONAL CIRCUITS” FROM THE CONTENT LIST 
FIG5 SHOWS THE COMBINATIONAL CIRCUIT OPTION
6)AS WE CLICK ON COMBINATIONAL CIRCUIT WE GET THE DIFFERENT TYPES OF GATE MODELLING 
FIG7 SHOWS THE LEVEL MODELING
7)NOW CLICK ON 2 GATE LEVEL MODELLING AND WE GET THE LIST OF GATES WHICH WE WANT TO DO SYNTHESIS 
FIG8 SHOWS THE LIST OF GATES
9)NOW CLICK ON FULLADDER AS WE CLICK ON FULLADDER WE GET THE DESIGN CODE AND TESTBENCH CODE FOR FULLADDER SYNTHESIS.
 
FIG9 SHOWS THE DESIGN.SV CODE FOR FULLADDER
 
FIG9 SHOWS THE TESTBENCH.SV CODE FOR FULLADDER
10)N0W COOPY THE TESTBENCH.SV & DESIGN.SV CODES IN SPECIFIC AREA  
FIG10 SHOWS THE TESTBENCH.SV & DEGIN.SV AT THEIR SPECIFIC AREAS..
11)NOW SELECT THE SYNTHESIS TOOL IN TOOLS &SIMULATORS 
 
FIG11 SHOWS THE TOOL FOR SYNTHESIS
12)NOW SAVE AND RUN THE CODE 
                                                      OUTPUT:- https://www.edaplayground.com/getFile?id=697c4e4c-cc27-46bd-86a6-cb6bb62a8d77&type=svg
 
RESULT:- THEREFORE WE GET THE SYNTHESIS OF FULLADDER.


