$comment
	File created using the following command:
		vcd file add1bit.msim.vcd -direction
$end
$date
	Fri Sep 18 14:43:39 2015
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module add1bit_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % somme $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - somme~output_o $end
$var wire 1 . cout~output_o $end
$var wire 1 / b~input_o $end
$var wire 1 0 a~input_o $end
$var wire 1 1 cin~input_o $end
$var wire 1 2 somme~0_combout $end
$var wire 1 3 cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
$end
#10000
1#
11
0&
12
1-
1%
#20000
1"
0#
1/
01
1&
#30000
1#
11
0&
13
02
1.
0-
1$
0%
#40000
1!
0"
0#
10
0/
01
1&
03
12
0.
1-
0$
1%
#50000
1#
11
0&
13
02
1.
0-
1$
0%
#60000
1"
0#
1/
01
1&
#70000
1#
11
0&
12
1-
1%
#80000
0!
0"
0#
00
0/
01
1&
03
02
0.
0-
0$
0%
#90000
1#
11
0&
12
1-
1%
#100000
1"
0#
1/
01
1&
#110000
1#
11
0&
13
02
1.
0-
1$
0%
#120000
1!
0"
0#
10
0/
01
1&
03
12
0.
1-
0$
1%
#130000
1#
11
0&
13
02
1.
0-
1$
0%
#140000
1"
0#
1/
01
1&
#150000
1#
11
0&
12
1-
1%
#160000
0!
0"
0#
00
0/
01
1&
03
02
0.
0-
0$
0%
#170000
1#
11
0&
12
1-
1%
#180000
1"
0#
1/
01
1&
#190000
1#
11
0&
13
02
1.
0-
1$
0%
#200000
