#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: xuan
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Tue Nov  4 00:43:10 2025
License checkout: fabric_ads from D:/pango/PDS_2022.2-SP6.4/license/new_pds_f46adde29aad.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 1)] Analyzing module OV_NPU_PCIe (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 84)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 85)] Convert attribute name from syn_keep to PAP_KEEP
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 275)] core_clk is already declared in this scope
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Convert attribute name from syn_black_box to PAP_BLACK_BOX
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 55)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 56)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 57)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v(line number: 24)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v(line number: 1)] Analyzing module image_reshape (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v(line number: 15)] Analyzing module ips2l_pcie_dma (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_distributed_fifo (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Analyzing module pgs_pciex4_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 18)] Analyzing module ipm_distributed_sdpram_v1_2 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 27)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 11)] Analyzing module ips2l_expd_apb_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_expd_apb_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 15)] Analyzing module ips2l_pcie_dma_controller (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_cpld_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mrd_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mwr_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Analyzing module ips2l_pcie_dma_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram (library work)
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ips2l_pcie_dma_ram_init_param.v
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 407)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_cpld_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_mwr_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_rcv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_tx_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_cpld_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_mwr_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v(line number: 1)] Analyzing module pcie_img_select (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v(line number: 22)] Analyzing module power_on_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v(line number: 22)] Analyzing module reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Analyzing module system_top (library work)
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 135)] axi_awlen is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 138)] axi_awready is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 139)] axi_awvalid is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 141)] axi_wdata is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 142)] axi_wstrb is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 145)] axi_wready is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 153)] axi_arlen is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 156)] axi_arvalid is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 157)] axi_arready is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 159)] axi_rdata is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 160)] axi_rid is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 162)] axi_rlast is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 163)] axi_rvalid is already declared in this scope
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Convert attribute name from syn_black_box to PAP_BLACK_BOX
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 592)] Convert attribute name from syn_black_box to PAP_BLACK_BOX
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 668)] Convert attribute name from syn_black_box to PAP_BLACK_BOX
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 88)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 89)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 90)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 91)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 92)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 93)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 94)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 95)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 97)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 98)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 99)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 100)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 101)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 102)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 103)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 104)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 108)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 111)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 112)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 113)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 297)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 298)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 299)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 300)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 301)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 302)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 303)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 304)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 305)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 306)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 307)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 308)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 309)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 310)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 311)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 312)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 313)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 314)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 315)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 316)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 317)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 318)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 319)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 320)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 321)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 322)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 323)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 324)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 325)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 326)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 327)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 328)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 329)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 330)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 331)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 332)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 333)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 334)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 335)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 336)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 337)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v(line number: 1)] Analyzing module axi_ctrl_outside (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v(line number: 34)] Analyzing module axi_crossbar_wrap_3x1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 1)] Analyzing module npu_top_vcs (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 50)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 50)] Net type of axi_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 50)] Net type of axi_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 50)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 51)] Net type of axi_S_AXI_ARID must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 52)] Net type of axi_S_AXI_ARADDR must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 53)] Net type of axi_S_AXI_ARLEN must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 54)] Net type of axi_S_AXI_ARSIZE must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 55)] Net type of axi_S_AXI_ARBURST must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 56)] Net type of axi_S_AXI_ARLOCK must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 57)] Net type of axi_S_AXI_ARCACHE must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 58)] Net type of axi_S_AXI_ARPROT must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 59)] Net type of axi_S_AXI_ARQOS must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 60)] Net type of axi_S_AXI_ARUSER must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 61)] Net type of axi_S_AXI_ARVALID must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 69)] Net type of axi_S_AXI_RREADY must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 70)] Net type of axi_S_AXI_AWID must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 71)] Net type of axi_S_AXI_AWADDR must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 72)] Net type of axi_S_AXI_AWLEN must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 73)] Net type of axi_S_AXI_AWSIZE must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 74)] Net type of axi_S_AXI_AWBURST must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 75)] Net type of axi_S_AXI_AWLOCK must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 76)] Net type of axi_S_AXI_AWCACHE must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 77)] Net type of axi_S_AXI_AWPROT must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 78)] Net type of axi_S_AXI_AWQOS must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 79)] Net type of axi_S_AXI_AWUSER must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 80)] Net type of axi_S_AXI_AWVALID must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 82)] Net type of axi_S_AXI_WDATA must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 83)] Net type of axi_S_AXI_WSTRB must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 84)] Net type of axi_S_AXI_WLAST must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 85)] Net type of axi_S_AXI_WUSER must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 86)] Net type of axi_S_AXI_WVALID must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 92)] Net type of axi_S_AXI_BREADY must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 104)] Net type of data_M_AXI_AWREADY must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 110)] Net type of data_M_AXI_WREADY must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 111)] Net type of data_M_AXI_BID must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 112)] Net type of data_M_AXI_BRESP must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 113)] Net type of data_M_AXI_BUSER must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 114)] Net type of data_M_AXI_BVALID must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 127)] Net type of data_M_AXI_ARREADY must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 128)] Net type of data_M_AXI_RID must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 129)] Net type of data_M_AXI_RDATA must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 130)] Net type of data_M_AXI_RRESP must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 131)] Net type of data_M_AXI_RLAST must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 132)] Net type of data_M_AXI_RUSER must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 133)] Net type of data_M_AXI_RVALID must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 146)] Net type of insn_M_AXI_AWREADY must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 152)] Net type of insn_M_AXI_WREADY must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 153)] Net type of insn_M_AXI_BID must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 154)] Net type of insn_M_AXI_BRESP must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 155)] Net type of insn_M_AXI_BUSER must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 156)] Net type of insn_M_AXI_BVALID must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 169)] Net type of insn_M_AXI_ARREADY must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 170)] Net type of insn_M_AXI_RID must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 171)] Net type of insn_M_AXI_RDATA must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 172)] Net type of insn_M_AXI_RRESP must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 173)] Net type of insn_M_AXI_RLAST must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 174)] Net type of insn_M_AXI_RUSER must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 175)] Net type of insn_M_AXI_RVALID must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 1)] Analyzing module axi_id_convertor (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 5)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 6)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 7)] Net type of arvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 8)] Net type of arready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 9)] Net type of awvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 10)] Net type of awready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 11)] Net type of rvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 12)] Net type of rready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 13)] Net type of bvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 14)] Net type of bready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 15)] Net type of arid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 16)] Net type of awid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 17)] Net type of virt_rid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 18)] Net type of virt_bid must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v(line number: 21)] Analyzing module i2c_com (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v(line number: 30)] Net type of i2c_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v(line number: 31)] Net type of camera_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v(line number: 32)] Net type of clock_i2c must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v(line number: 34)] Net type of start must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Analyzing module ips2l_rst_sync_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp(line number: 204)] Analyzing module ips2l_ddrphy_wrlvl_v1_14 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp(line number: 211)] Net type of mr1_ddr3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp(line number: 212)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp(line number: 213)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp(line number: 215)] Net type of wrlvl_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp(line number: 217)] Net type of wrlvl_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp(line number: 220)] Net type of wrlvl_dqs_resp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp(line number: 222)] Net type of dbg_wrlvl must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 525)] Analyzing module ips2l_ddrphy_wrcal_v1_7 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 544)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 545)] Convert attribute name from syn_preserve to PAP_PRESERVE
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 537)] Net type of mc_wl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 538)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 539)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 540)] Net type of wrcal_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 543)] Net type of wrcal_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 546)] Net type of wrcal_move_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 558)] Net type of dbg_wrcal must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 247)] Analyzing module ips2l_ddrphy_wdata_path_adj_v1_10 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 250)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 251)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 253)] Net type of phy_wrdata_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 254)] Net type of phy_wrdata_mask must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 255)] Net type of phy_wrdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 256)] Net type of wrlvl_dqs_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 257)] Net type of wrlvl_dqs must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 259)] Net type of adj_wrdq_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 260)] Net type of adj_wrdq must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 261)] Net type of adj_wrdqs_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 262)] Net type of adj_wrdqs must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 263)] Net type of adj_wrdata_mask must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 264)] Net type of ck_dqs_diff must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 368)] Net type of write_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 369)] Net type of write_data_d1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 380)] Net type of write_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 381)] Net type of write_data_d1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 394)] Net type of write_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 395)] Net type of write_data_d1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 410)] Net type of write_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 411)] Net type of write_data_d1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 427)] Net type of write_data_mask must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 428)] Net type of write_data_mask_d1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 433)] Net type of write_data_mask must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 434)] Net type of write_data_mask_d1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 439)] Net type of write_data_mask must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 440)] Net type of write_data_mask_d1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 445)] Net type of write_data_mask must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 446)] Net type of write_data_mask_d1 must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 166)] Analyzing module ips2l_ddrphy_upcal_v1_0 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 169)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 170)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 172)] Net type of update_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 178)] Net type of update_comp_val must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 179)] Net type of update_comp_dir must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 183)] Net type of dqs_gate_comp_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 184)] Net type of dbg_upcal must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp(line number: 101)] Analyzing module ips2l_ddrphy_training_ctrl_v1_11 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp(line number: 103)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp(line number: 104)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp(line number: 105)] Net type of ddrphy_rst_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp(line number: 106)] Net type of ddrphy_rst_ack must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 123)] Analyzing module ips2l_ddrphy_slice_rddata_align_v1_0 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 127)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 128)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 130)] Net type of dqs_read_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 131)] Net type of dqs_read_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 133)] Net type of dqs_align_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 134)] Net type of dqs_align_data must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 300)] Analyzing module ips2l_ddrphy_reset_ctrl_v1_14 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 331)] Convert attribute name from syn_preserve to PAP_PRESERVE
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 303)] Net type of ddr_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 304)] Net type of rst_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 305)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 306)] Net type of dll_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 307)] Net type of pll_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 309)] Net type of dbg_gpll_scan_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 310)] Net type of dbg_gate_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 311)] Net type of dbg_cpd_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 312)] Net type of dbg_ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 314)] Net type of rst_clk_adj_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 315)] Net type of rst_clk_adj_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 317)] Net type of ddrphy_init_fail must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 318)] Net type of ddrphy_cpd_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 319)] Net type of training_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 320)] Net type of ddrphy_calib_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 323)] Net type of dll_update_ack_rst_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 324)] Net type of dll_tran_update_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 327)] Net type of ddrphy_dll_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 328)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 332)] Net type of debug_rst_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 333)] Net type of wrlvl_trained_flag must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 765)] Analyzing module ips2l_ddrphy_rdcal_v1_10 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 773)] Net type of mc_wl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 774)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 775)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 777)] Net type of rdcal_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 781)] Net type of ddrphy_rst_ack must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 784)] Net type of gate_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 785)] Net type of gate_adj_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 786)] Net type of gate_cal_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 790)] Net type of rddata_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 793)] Net type of adj_rdel_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 796)] Net type of rdel_calib_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 797)] Net type of rdel_calib_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 799)] Net type of rdel_move_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 801)] Net type of write_debug must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 802)] Net type of dqgt_debug must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 803)] Net type of rdel_rd_cnt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 806)] Net type of rdcalib_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 807)] Net type of dbg_rdcal must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 254)] Analyzing module ips2l_ddrphy_main_ctrl_v1_14 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 261)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 262)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 264)] Net type of rst_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 265)] Net type of ddr_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 267)] Net type of update_cal_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 270)] Net type of init_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 272)] Net type of rst_gpll_phase_adj_finish must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 275)] Net type of tran_err_rst_sta must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 277)] Net type of wrlvl_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 279)] Net type of wrlvl_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 282)] Net type of rdcal_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 285)] Net type of wrcal_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 288)] Net type of eyecal_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 291)] Net type of update_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 293)] Net type of dbg_main must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 295)] Net type of wrlvl_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 296)] Net type of gate_cal_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 297)] Net type of rdel_calib_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 298)] Net type of wrcal_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 299)] Net type of read_pattern_error must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 592)] Analyzing module ips2l_ddrphy_init_v1_0 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 607)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 608)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 610)] Net type of init_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 613)] Net type of mr0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 614)] Net type of mr1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 615)] Net type of mr2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 616)] Net type of mr3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 617)] Net type of dbg_init must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 627)] Net type of init_odt must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 189)] Analyzing module ips2l_ddrphy_info_v1_0 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 204)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 205)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 206)] Net type of calib_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 207)] Net type of phy_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 208)] Net type of phy_ba must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 209)] Net type of phy_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 210)] Net type of phy_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 211)] Net type of phy_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 212)] Net type of phy_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 213)] Net type of phy_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 214)] Net type of mc_rl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 215)] Net type of mc_wl must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 333)] Analyzing module ips2l_ddrphy_gatecal_v1_14 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 337)] Net type of init_read_clk_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 338)] Net type of init_slip_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 339)] Net type of force_read_clk_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 341)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 342)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 343)] Net type of comp_val must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 344)] Net type of comp_dir must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 345)] Net type of dqs_gate_comp_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 348)] Net type of gatecal_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 352)] Net type of dqs_gate_vld must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 353)] Net type of gate_move_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 355)] Net type of coarse_slip_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 356)] Net type of read_clk_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 358)] Net type of ddrphy_dgts must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 359)] Net type of dqs_gate_sample must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 360)] Net type of dbg_slice_gate_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 361)] Net type of gate_group_cnt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 363)] Net type of read_pattern_error must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 115)] Analyzing module ips2l_ddrphy_gate_update_ctrl_v1_11 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 119)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 120)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 121)] Net type of calib_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 122)] Net type of dqs_drift must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 123)] Net type of ddrphy_update_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 125)] Net type of ddrphy_update_comp_val must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 126)] Net type of ddrphy_update_comp_dir must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 243)] Analyzing module ips2l_ddrphy_eyecal_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 250)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 251)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 253)] Net type of eyecal_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 256)] Net type of eyecal_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 257)] Net type of eyecal_move_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 259)] Net type of eye_calibration_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 260)] Net type of eyecalib_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 269)] Net type of eyecal_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 270)] Net type of dbg_eyecal must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 127)] Analyzing module ips2l_ddrphy_drift_ctrl_v1_11 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 129)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 130)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 131)] Net type of calib_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 132)] Net type of dqs_drift must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 133)] Net type of ddrphy_update_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 134)] Net type of ddrphy_update_done must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 592)] Analyzing module ips2l_ddrphy_dqsi_rdel_cal_v1_15 (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 705)] Net type of dqsi_move_en must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 596)] Net type of force_samp_position must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 597)] Net type of samp_position_dyn_adj must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 598)] Net type of init_samp_position_even must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 599)] Net type of init_samp_position_odd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 601)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 602)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 603)] Net type of dll_90_bin must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 605)] Net type of rdel_rvalid0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 606)] Net type of rdel_rvalid1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 607)] Net type of init_adj_rdel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 610)] Net type of rdel_calibration must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 614)] Net type of rdel_move_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 617)] Net type of eye_calibration must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 619)] Net type of eyecal_move_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 620)] Net type of eyecal_move_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 631)] Net type of dbg_slice_rdcal_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 632)] Net type of rdcal_group_cnt must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 705)] Identifier dqsi_move_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 755)] Identifier dqsi_move_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 764)] Identifier dqsi_move_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 780)] Identifier dqsi_move_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 788)] Identifier dqsi_move_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 797)] Identifier dqsi_move_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 805)] Identifier dqsi_move_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 1039)] Identifier dqsi_move_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 1041)] Identifier dqsi_move_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 1051)] Identifier dqsi_move_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 1053)] Identifier dqsi_move_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 1148)] Identifier dqsi_move_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 1150)] Identifier dqsi_move_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 1243)] Identifier dqsi_move_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 1245)] Identifier dqsi_move_en is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 541)] Analyzing module ips2l_ddrphy_dqs_rddata_align_v1_12 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 547)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 548)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 550)] Net type of ddrphy_read_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 551)] Net type of ddrphy_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 552)] Net type of read_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 553)] Net type of read_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 554)] Net type of gate_adj_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 556)] Net type of dqs_gate_vld must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 557)] Net type of bitslip_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 560)] Net type of write_calibration must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 561)] Net type of wrcal_move_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 564)] Net type of eye_calibration must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 565)] Net type of eyecal_move_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 567)] Net type of rdel_cal_vld must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 570)] Net type of dbg_slice_rdchk_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 573)] Net type of all_group_sample_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 576)] Net type of all_group_ca_dly must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 211)] Analyzing module ips2l_ddrphy_dqs_gate_coarse_cal_v1_12 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 215)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 216)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 217)] Net type of gatecal_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 218)] Net type of rddata_cal must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 220)] Net type of read_cmd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 221)] Net type of mc_rl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 223)] Net type of coarse_slip_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 224)] Net type of dqs_gate_ctrl must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 139)] Analyzing module ips2l_ddrphy_dll_update_ctrl_v1_14 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 140)] Net type of rst_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 141)] Net type of ddr_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 142)] Net type of dfi_refresh must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 143)] Net type of dll_update_req_rst_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 144)] Net type of dll_update_code_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 145)] Net type of dbg_dll_update_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 147)] Net type of dll_tran_update_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 150)] Net type of dll_freeze must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 152)] Net type of dbg_dll_upd_state must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 335)] Analyzing module ips2l_ddrphy_dfi_v1_3 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 343)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 344)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 345)] Net type of calib_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 346)] Net type of calib_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 347)] Net type of calib_ba must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 348)] Net type of calib_address must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 349)] Net type of calib_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 350)] Net type of calib_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 351)] Net type of calib_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 352)] Net type of calib_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 353)] Net type of calib_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 354)] Net type of calib_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 355)] Net type of calib_wrdata_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 356)] Net type of calib_wrdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 357)] Net type of calib_wrdata_mask must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 358)] Net type of read_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 359)] Net type of o_read_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 361)] Net type of ddrphy_update must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 364)] Net type of update_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 366)] Net type of dfi_address must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 367)] Net type of dfi_bank must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 368)] Net type of dfi_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 369)] Net type of dfi_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 370)] Net type of dfi_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 371)] Net type of dfi_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 372)] Net type of dfi_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 373)] Net type of dfi_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 374)] Net type of dfi_wrdata_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 375)] Net type of dfi_wrdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 376)] Net type of dfi_wrdata_mask must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 377)] Net type of dfi_rddata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 378)] Net type of dfi_rddata_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 379)] Net type of dfi_reset_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 383)] Net type of dfi_phyupd_ack must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 387)] Net type of read_cmd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 389)] Net type of phy_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 390)] Net type of phy_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 391)] Net type of phy_ba must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 392)] Net type of phy_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 393)] Net type of phy_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 394)] Net type of phy_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 395)] Net type of phy_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 396)] Net type of phy_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 397)] Net type of phy_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 398)] Net type of phy_wrdata_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 399)] Net type of phy_wrdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 400)] Net type of phy_wrdata_mask must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 84)] Analyzing module ips2l_ddrphy_gpll_phase_v1_0 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 86)] Net type of gpll_dps_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 87)] Net type of ddr_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 88)] Net type of gpll_dps_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 89)] Net type of gpll_dps_dir must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 321)] Analyzing module ips2l_ddrphy_data_slice_wrlvl_v1_14 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 326)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 327)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 328)] Net type of ddr_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 330)] Net type of init_wrlvl_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 331)] Net type of wrlvl_dqs_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 337)] Net type of wrlvl_dq must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 341)] Net type of wrlvl_ck_dly_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 342)] Net type of wrlvl_ck_dly_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 346)] Net type of ck_dly_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 347)] Net type of init_ck_dly_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 352)] Net type of dbg_slice_wrlvl_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 354)] Net type of all_group_dq_rising must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 355)] Net type of wrlvl_trained_flag must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 356)] Net type of wl_step_ov_warning must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 388)] Analyzing module ips2l_ddrphy_data_slice_wrcal_v1_14 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 391)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 392)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 393)] Net type of wrcal_position_dyn_adj must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 394)] Net type of init_wrcal_position must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 395)] Net type of calib_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 398)] Net type of write_calibration must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 399)] Net type of wrcal_move_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 401)] Net type of wrdata_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 403)] Net type of dll_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 404)] Net type of dll_update_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 406)] Net type of dll_90_gray must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 407)] Net type of wrlvl_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 411)] Net type of dbg_slice_wrcal_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 412)] Net type of wrcal_group_cnt must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 559)] Analyzing module ips2l_ddrphy_data_slice_v1_15 (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 811)] Net type of bitslip_dq must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1193)] Net type of bitslip_dq must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 575)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 576)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 577)] Net type of phy_clk_p must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 578)] Net type of sysclk_p must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 579)] Net type of ddrphy_dqs_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 580)] Net type of ddrphy_dqs_training_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 581)] Net type of ddrphy_iol_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 582)] Net type of ddr_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 584)] Net type of init_wrlvl_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 585)] Net type of wrlvl_dqs_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 586)] Net type of wrlvl_dqs_resp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 587)] Net type of wrlvl_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 588)] Net type of ck_check_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 589)] Net type of wrlvl_ck_dly_flag must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 590)] Net type of ck_dly_set_bin_tra must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 591)] Net type of wrlvl_ck_dly_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 592)] Net type of wrlvl_ck_dly_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 593)] Net type of ck_dly_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 594)] Net type of dq_rising must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 595)] Net type of all_group_dq_rising must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 596)] Net type of wl_step_ov_warning must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 597)] Net type of init_ck_dly_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 598)] Net type of fin_wrlvl_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 599)] Net type of wrlvl_trained_flag must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 601)] Net type of dqs_even_bin must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 602)] Net type of dqs_odd_bin must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 603)] Net type of read_clk_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 604)] Net type of coarse_slip_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 605)] Net type of total_margin_even must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 606)] Net type of total_margin_odd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 608)] Net type of gate_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 609)] Net type of gate_adj_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 610)] Net type of rddata_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 612)] Net type of write_calibration must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 613)] Net type of wrcal_move_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 614)] Net type of wrcal_move_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 615)] Net type of wrdata_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 616)] Net type of dll_90_gray must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 617)] Net type of wl_p_dll_gray must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 618)] Net type of wl_p_dll_bin must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 619)] Net type of dbg_slice_wrcal_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 622)] Net type of eye_calibration must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 623)] Net type of eyecal_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 624)] Net type of eyecal_move_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 626)] Net type of dqs_drift must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 627)] Net type of dll_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 628)] Net type of dll_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 629)] Net type of dll_freeze must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 630)] Net type of dll_update_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 632)] Net type of bitslip_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 634)] Net type of read_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 635)] Net type of read_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 637)] Net type of phy_wrdata_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 638)] Net type of phy_wrdata_mask must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 639)] Net type of phy_wrdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 640)] Net type of dqs must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 641)] Net type of dqs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 642)] Net type of dq must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 643)] Net type of dm must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 644)] Net type of dbg_slice_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 645)] Net type of debug_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 648)] Net type of ck_dqs_diff must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 649)] Net type of this_group_ca_dly must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 650)] Net type of all_group_ca_dly must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 651)] Net type of all_group_sample_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 653)] Net type of dqs_gate_sample must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 654)] Net type of ddrphy_dgts must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 655)] Net type of dqs_gate_vld must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 656)] Net type of gate_win_size must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 657)] Net type of dqs_gate_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 658)] Net type of dbg_slice_gate_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 659)] Net type of read_pattern_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 661)] Net type of rdel_rvalid0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 662)] Net type of rdel_rvalid1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 663)] Net type of rdel_cal_vld must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 664)] Net type of dqs_even_gray must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 665)] Net type of dqs_odd_gray must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 666)] Net type of idly_set_gray must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 667)] Net type of dbg_slice_rdcal_state must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 811)] Identifier bitslip_dq is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1193)] Identifier bitslip_dq is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 139)] Analyzing module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 143)] Net type of mc_rl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 144)] Net type of init_read_clk_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 145)] Net type of init_slip_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 146)] Net type of force_read_clk_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 148)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 149)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 151)] Net type of gatecal_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 152)] Net type of gate_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 153)] Net type of gate_adj_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 154)] Net type of gate_cal_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 155)] Net type of gate_move_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 156)] Net type of rddata_cal must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 158)] Net type of read_cmd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 160)] Net type of comp_val must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 161)] Net type of comp_dir must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 162)] Net type of dqs_gate_comp_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 163)] Net type of dqs_gate_comp_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 165)] Net type of ddrphy_dgts must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 166)] Net type of dqs_gate_sample must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 167)] Net type of dqs_gate_vld must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 168)] Net type of coarse_slip_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 169)] Net type of gate_win_size must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 170)] Net type of dqs_gate_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 171)] Net type of read_clk_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 172)] Net type of dbg_slice_gate_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 173)] Net type of gate_group_cnt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 174)] Net type of sample_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 175)] Net type of read_pattern_error must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 197)] Analyzing module ips2l_ddrphy_cpd_ctrl_v1_3 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 199)] Net type of dps_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 200)] Net type of ddr_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 201)] Net type of ddrphy_cpd_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 202)] Net type of ddrphy_cpd_up_dnb must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 203)] Net type of ddrphy_cpd_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 204)] Net type of gpll_dps_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 210)] Net type of debug_cpd_offset_adj must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 211)] Net type of debug_cpd_offset_dir must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 212)] Net type of debug_cpd_offset must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 214)] Net type of debug_cpd_state must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 86)] Analyzing module ips2l_ddrphy_cpd_lock_v1_0 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 88)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 89)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 90)] Net type of ddrphy_cpd_up_dnb must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 149)] Analyzing module ips2l_ddrphy_control_path_adj_v1_10 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 155)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 156)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 158)] Net type of phy_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 159)] Net type of phy_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 160)] Net type of phy_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 161)] Net type of phy_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 162)] Net type of phy_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 163)] Net type of phy_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 164)] Net type of phy_ba must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 165)] Net type of phy_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 166)] Net type of phy_ck must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 168)] Net type of adj_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 169)] Net type of adj_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 170)] Net type of adj_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 171)] Net type of adj_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 172)] Net type of adj_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 173)] Net type of adj_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 174)] Net type of adj_ba must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 175)] Net type of adj_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 176)] Net type of adj_ck must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 177)] Net type of all_group_ca_dly must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 241)] Net type of data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 242)] Net type of data_d must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 248)] Net type of data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 249)] Net type of data_d must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 255)] Net type of data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 256)] Net type of data_d must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 431)] Analyzing module ips2l_ddrphy_calib_top_v1_14 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 459)] Net type of mc_wl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 460)] Net type of mr0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 461)] Net type of mr1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 462)] Net type of mr2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 463)] Net type of mr3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 466)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 467)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 469)] Net type of rst_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 470)] Net type of ddr_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 472)] Net type of calib_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 473)] Net type of update_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 475)] Net type of ddrphy_rst_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 476)] Net type of ddrphy_rst_ack must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 478)] Net type of wrlvl_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 479)] Net type of wrlvl_dqs_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 480)] Net type of wrlvl_dqs_resp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 481)] Net type of wrlvl_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 483)] Net type of gatecal_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 484)] Net type of gate_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 485)] Net type of gate_adj_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 486)] Net type of gate_cal_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 487)] Net type of read_pattern_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 488)] Net type of gate_move_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 490)] Net type of rddata_cal must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 491)] Net type of rddata_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 493)] Net type of init_adj_rdel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 494)] Net type of adj_rdel_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 496)] Net type of rdel_calibration must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 497)] Net type of rdel_calib_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 498)] Net type of rdel_calib_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 499)] Net type of rdel_move_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 500)] Net type of rdel_move_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 501)] Net type of bitslip_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 503)] Net type of wrcal_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 504)] Net type of write_calibration must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 505)] Net type of wrcal_move_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 506)] Net type of wrcal_move_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 507)] Net type of wrcal_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 509)] Net type of eye_calibration must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 510)] Net type of eyecal_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 511)] Net type of eyecal_move_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 512)] Net type of eyecal_move_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 514)] Net type of write_debug must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 515)] Net type of dqgt_debug must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 516)] Net type of rdel_rd_cnt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 519)] Net type of debug_calib_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 521)] Net type of update_cal_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 522)] Net type of update_comp_val must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 523)] Net type of update_comp_dir must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 524)] Net type of comp_val must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 525)] Net type of comp_dir must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 526)] Net type of dqs_gate_comp_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 527)] Net type of dqs_gate_comp_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 529)] Net type of calib_ba must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 530)] Net type of calib_address must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 531)] Net type of calib_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 532)] Net type of calib_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 533)] Net type of calib_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 534)] Net type of calib_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 535)] Net type of calib_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 536)] Net type of calib_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 537)] Net type of calib_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 538)] Net type of calib_wrdata_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 539)] Net type of calib_wrdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 540)] Net type of calib_wrdata_mask must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 541)] Net type of check_out_sync_point_begin must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 542)] Net type of rst_gpll_phase_adj_finish must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 543)] Net type of wrlvl_trained_flag must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 544)] Net type of wrlvl_step_fix must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 545)] Net type of tran_err_rst_sta must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 214)] Analyzing module ips2l_ddrphy_calib_mux_v1_0 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 219)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 220)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 222)] Net type of init_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 223)] Net type of wrlvl_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 224)] Net type of rdcal_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 225)] Net type of wrcal_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 226)] Net type of eyecal_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 227)] Net type of update_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 229)] Net type of init_ba must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 230)] Net type of init_address must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 231)] Net type of init_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 232)] Net type of init_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 233)] Net type of init_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 234)] Net type of init_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 235)] Net type of init_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 236)] Net type of init_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 238)] Net type of wrlvl_ba must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 239)] Net type of wrlvl_address must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 240)] Net type of wrlvl_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 241)] Net type of wrlvl_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 242)] Net type of wrlvl_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 243)] Net type of wrlvl_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 244)] Net type of wrlvl_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 245)] Net type of wrlvl_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 247)] Net type of rdcal_ba must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 248)] Net type of rdcal_address must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 249)] Net type of rdcal_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 250)] Net type of rdcal_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 251)] Net type of rdcal_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 252)] Net type of rdcal_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 253)] Net type of rdcal_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 254)] Net type of rdcal_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 256)] Net type of wrcal_ba must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 257)] Net type of wrcal_address must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 258)] Net type of wrcal_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 259)] Net type of wrcal_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 260)] Net type of wrcal_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 261)] Net type of wrcal_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 262)] Net type of wrcal_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 263)] Net type of wrcal_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 265)] Net type of eyecal_ba must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 266)] Net type of eyecal_address must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 267)] Net type of eyecal_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 268)] Net type of eyecal_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 269)] Net type of eyecal_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 270)] Net type of eyecal_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 271)] Net type of eyecal_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 272)] Net type of eyecal_odt must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 99)] Analyzing module ips2l_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 186)] Analyzing module ips2l_ddrphy_rst_clk_phase_adj_v1_14 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 195)] Net type of dps_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 196)] Net type of ddr_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 197)] Net type of rst_clk_adj_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 198)] Net type of rst_clk_dps_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 203)] Net type of gpll_phase_adj_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 205)] Net type of terminate_rst_clk_phase_adj must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 206)] Net type of win_center_adj_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 207)] Net type of dll_update_req_rst_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 208)] Net type of find_out_sync_point must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 257)] Analyzing module ips2l_ddrphy_check_ppll_out_sync_point_v1_14 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 264)] Net type of ddr_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 265)] Net type of rst_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 266)] Net type of rst_gpll_phase_adj_finish must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 267)] Net type of check_out_sync_point_begin must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 268)] Net type of wrlvl_step_b1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 269)] Net type of wrlvl_step_b2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 270)] Net type of wrlvl_step_fix must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 272)] Net type of gpll_phase_adj_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 273)] Net type of find_out_sync_point must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 275)] Net type of terminate_rst_clk_phase_adj must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 276)] Net type of win_center_adj_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 277)] Net type of debug_check_out_sync_point_state must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 10)] Analyzing module ips2l_ddrphy_gpll_v1_3 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 37)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 38)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 39)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 40)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 41)] Ansi_parameter force parameter in body to localparam
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 22)] Net type of clk_in0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 23)] Net type of pll_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 25)] Net type of dps_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 26)] Net type of dps_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 27)] Net type of dps_dir must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 28)] Net type of clkout0_gate must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 29)] Net type of clkout0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 30)] Net type of clkout0n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 31)] Net type of clkout1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 32)] Net type of clkout1n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 33)] Net type of dps_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 34)] Net type of pll_lock must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 10)] Analyzing module ips2l_ddrphy_ppll_v1_0 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 29)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 30)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 31)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 32)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 33)] Ansi_parameter force parameter in body to localparam
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 19)] Net type of clk_in0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 20)] Net type of pll_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 21)] Net type of clkoutphy_gate must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 22)] Net type of clkout0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 23)] Net type of clkout0n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 24)] Net type of clkoutphy must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 25)] Net type of clkoutphyn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 26)] Net type of pll_lock must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 185)] Analyzing module ips2l_bresp_fifo_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 191)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 192)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 194)] Net type of data_in_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 195)] Net type of data_in must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 196)] Net type of almost_full must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 198)] Net type of data_out_ready must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 188)] Analyzing module ips2l_cmd_align_fifo_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 194)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 195)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 197)] Net type of data_in_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 198)] Net type of data_in must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 201)] Net type of data_out_ready must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Analyzing module ips2l_cmd_fifo_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 194)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 195)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 197)] Net type of data_in_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 198)] Net type of data_in must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 201)] Net type of data_out_ready must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 84)] Analyzing module ips2l_mcdq_axi_bresp_buf_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 85)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 86)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 87)] Net type of axi_in_bid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 88)] Net type of axi_in_bresp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 89)] Net type of axi_in_bvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 90)] Net type of bresp_fifo_full must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 92)] Net type of axi_bready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 93)] Net type of axi_bid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 94)] Net type of axi_bresp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 95)] Net type of axi_bvalid must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 183)] Analyzing module ips2l_mcdq_axi_buf_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 189)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 190)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 192)] Net type of axi_awaddr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 193)] Net type of axi_awid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 194)] Net type of axi_awlen must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 195)] Net type of axi_awsize must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 196)] Net type of axi_awburst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 197)] Net type of axi_awready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 198)] Net type of axi_awvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 199)] Net type of axi_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 200)] Net type of axi_wstrb must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 201)] Net type of axi_wlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 202)] Net type of axi_wvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 203)] Net type of axi_wready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 205)] Net type of axi_araddr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 206)] Net type of axi_arid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 207)] Net type of axi_arlen must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 208)] Net type of axi_arsize must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 209)] Net type of axi_arburst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 210)] Net type of axi_arvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 211)] Net type of axi_arready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 213)] Net type of ardata_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 214)] Net type of ardata_out must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 215)] Net type of ardata_out_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 216)] Net type of awdata_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 217)] Net type of awdata_out must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 218)] Net type of awdata_out_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 220)] Net type of wdata_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 221)] Net type of wdata_out_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 222)] Net type of wdata_out must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 247)] Analyzing module ips2l_mcdq_axi_channel_v1_6 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 311)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 312)] Ansi_parameter force parameter in body to localparam
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 256)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 257)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 259)] Net type of axi_awaddr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 260)] Net type of axi_awid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 261)] Net type of axi_awlen must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 262)] Net type of axi_awsize must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 263)] Net type of axi_awburst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 264)] Net type of axi_awready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 265)] Net type of axi_awvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 266)] Net type of axi_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 267)] Net type of axi_wstrb must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 268)] Net type of axi_wlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 269)] Net type of axi_wvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 270)] Net type of axi_wready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 271)] Net type of axi_bready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 272)] Net type of axi_bid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 273)] Net type of axi_bresp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 274)] Net type of axi_bvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 276)] Net type of axi_araddr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 277)] Net type of axi_arid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 278)] Net type of axi_arlen must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 279)] Net type of axi_arsize must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 280)] Net type of axi_arburst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 281)] Net type of axi_arvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 282)] Net type of axi_arready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 283)] Net type of axi_rready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 284)] Net type of axi_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 285)] Net type of axi_rvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 286)] Net type of axi_rlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 287)] Net type of axi_rid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 288)] Net type of axi_rresp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 290)] Net type of awdata_align_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 291)] Net type of awdata_align_out must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 292)] Net type of awdata_align_out_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 293)] Net type of wdata_align_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 294)] Net type of wdata_align_out_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 295)] Net type of wdata_align_out must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 297)] Net type of ardata_align_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 298)] Net type of ardata_align_out must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 299)] Net type of ardata_align_out_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 302)] Net type of mac_axi_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 303)] Net type of mac_axi_rvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 305)] Net type of axi_in_bid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 306)] Net type of axi_in_bresp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 307)] Net type of axi_in_bvalid must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 182)] Analyzing module ips2l_mcdq_axi_cmd_arb_v1_5a (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 297)] Net type of fast_ardata_out_ready must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 298)] Net type of fast_awdata_out_ready must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 192)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 193)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 196)] Net type of arb_ardata_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 197)] Net type of arb_ardata_out must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 198)] Net type of arb_ardata_out_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 199)] Net type of arb_awdata_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 200)] Net type of arb_awdata_out must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 201)] Net type of arb_awdata_out_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 204)] Net type of user_cmd_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 205)] Net type of user_cmd_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 206)] Net type of user_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 207)] Net type of user_double_wr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 208)] Net type of user_ap must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 209)] Net type of user_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 210)] Net type of user_old_row_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 211)] Net type of user_row_addr_diff must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 212)] Net type of user_port_id must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 213)] Net type of user_len must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 297)] Identifier fast_ardata_out_ready is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 298)] Identifier fast_awdata_out_ready is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 190)] Analyzing module ips2l_mcdq_axi_dec_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 198)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 199)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 201)] Net type of arb_cmddata_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 202)] Net type of arb_cmddata_out must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 203)] Net type of arb_cmddata_out_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 205)] Net type of user_cmd_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 206)] Net type of user_cmd_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 207)] Net type of user_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 208)] Net type of user_port must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 209)] Net type of user_err must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 210)] Net type of user_cmd_last must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 211)] Net type of user_double_wr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 212)] Net type of user_ap must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 213)] Net type of user_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 214)] Net type of user_old_row_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 215)] Net type of user_row_addr_diff must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 216)] Net type of user_id must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 217)] Net type of user_len must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 293)] Analyzing module ips2l_mcdq_axi_mc_v1_6 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 376)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 361)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 362)] Ansi_parameter force parameter in body to localparam
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 305)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 306)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 308)] Net type of axi0_awaddr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 309)] Net type of axi0_awid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 310)] Net type of axi0_awlen must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 311)] Net type of axi0_awsize must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 312)] Net type of axi0_awburst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 313)] Net type of axi0_awready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 314)] Net type of axi0_awvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 315)] Net type of axi0_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 316)] Net type of axi0_wstrb must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 317)] Net type of axi0_wlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 318)] Net type of axi0_wvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 319)] Net type of axi0_wready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 320)] Net type of axi0_bready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 321)] Net type of axi0_bid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 322)] Net type of axi0_bresp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 323)] Net type of axi0_bvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 325)] Net type of axi0_araddr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 326)] Net type of axi0_arid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 327)] Net type of axi0_arlen must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 328)] Net type of axi0_arsize must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 329)] Net type of axi0_arburst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 330)] Net type of axi0_arvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 331)] Net type of axi0_arready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 332)] Net type of axi0_rready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 333)] Net type of axi0_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 334)] Net type of axi0_rvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 335)] Net type of axi0_rlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 336)] Net type of axi0_rid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 337)] Net type of axi0_rresp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 339)] Net type of user_cmd_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 340)] Net type of user_cmd_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 341)] Net type of user_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 342)] Net type of user_double_wr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 343)] Net type of user_ap must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 344)] Net type of user_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 345)] Net type of user_old_row_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 346)] Net type of user_row_addr_diff must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 347)] Net type of user_port_id must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 348)] Net type of user_len must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 350)] Net type of mac_axi_rid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 351)] Net type of mac_axi_rlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 352)] Net type of mac_axi_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 353)] Net type of mac_axi_rvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 354)] Net type of mac_axi_wusero_id must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 355)] Net type of mac_axi_wready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 356)] Net type of mac_axi_wusero_last must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 357)] Net type of mac_axi_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 358)] Net type of mac_axi_wstrb must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 471)] Analyzing module ips2l_mcdq_axi_rdata_align_v1_6 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 502)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 503)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 504)] Ansi_parameter force parameter in body to localparam
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 479)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 480)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 482)] Net type of ardata_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 483)] Net type of ardata_out must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 484)] Net type of ardata_out_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 486)] Net type of ardata_align_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 487)] Net type of ardata_align_out must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 488)] Net type of ardata_align_out_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 491)] Net type of mac_axi_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 492)] Net type of mac_axi_rvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 494)] Net type of axi_rready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 495)] Net type of axi_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 496)] Net type of axi_rvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 497)] Net type of axi_rlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 498)] Net type of axi_rid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 499)] Net type of axi_rresp must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 313)] Analyzing module ips2l_mcdq_axi_rdata_arrange_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 361)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 336)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 341)] Ansi_parameter force parameter in body to localparam
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 318)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 319)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 320)] Net type of axi_back_arready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 321)] Net type of axi_back_ardata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 322)] Net type of axi_back_arvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 324)] Net type of rdata_fifo_full must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 325)] Net type of mac_axi_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 326)] Net type of mac_axi_rvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 328)] Net type of axi_rready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 329)] Net type of axi_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 330)] Net type of axi_rvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 331)] Net type of axi_rlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 332)] Net type of axi_rid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 333)] Net type of axi_rresp must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 643)] Analyzing module ips2l_mcdq_axi_wdata_align_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 708)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 713)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 675)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 676)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 677)] Ansi_parameter force parameter in body to localparam
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 654)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 655)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 657)] Net type of bresp_fifo_full must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 659)] Net type of awdata_out must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 660)] Net type of awdata_out_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 662)] Net type of awdata_align_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 663)] Net type of awdata_align_out must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 666)] Net type of wdata_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 667)] Net type of wdata_out_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 668)] Net type of wdata_out must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 670)] Net type of wdata_align_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 671)] Net type of wdata_align_out_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 672)] Net type of wdata_align_out must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 197)] Analyzing module ips2l_rddata_fifo_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 202)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 202)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 203)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 204)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 205)] Net type of rvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 206)] Net type of rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 207)] Net type of almost_full must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 208)] Net type of rdata_out_ready must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 238)] Analyzing module ips2l_rdata_align_fifo_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 244)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 245)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 247)] Net type of data_in_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 248)] Net type of data_in must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 251)] Net type of data_out_ready must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 284)] Analyzing module ips2l_wdata_align_fifo_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 289)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 299)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 290)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 291)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 293)] Net type of data_in_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 294)] Net type of data_in must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 297)] Net type of data_out_ready must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 288)] Analyzing module ips2l_wdata_fifo_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 293)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 303)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 294)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 295)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 297)] Net type of data_in_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 298)] Net type of data_in must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 301)] Net type of data_out_ready must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 94)] Analyzing module ips2l_mcdq_reg_fifo2_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 114)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 115)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 99)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 100)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 102)] Net type of data_in_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 103)] Net type of data_in must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 104)] Net type of data_in_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 106)] Net type of data_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 107)] Net type of data_out must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 108)] Net type of data_out_valid must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Analyzing module ips2l_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Analyzing module ips2l_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Analyzing module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 156)] Net type of wr_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 157)] Net type of wr_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 158)] Net type of wr_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 159)] Net type of full must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 160)] Net type of wr_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 161)] Net type of almost_full must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 162)] Net type of wr_water_level must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 164)] Net type of rd_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 165)] Net type of rd_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 166)] Net type of rd_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 167)] Net type of empty must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 168)] Net type of rd_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 169)] Net type of almost_empty must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 170)] Net type of rd_water_level must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Analyzing module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 144)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 160)] Analyzing module ips2l_mcdq_apb_cross_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 162)] Net type of i_src_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 163)] Net type of i_src_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 164)] Net type of i_src_p_sel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 165)] Net type of i_src_p_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 166)] Net type of i_src_p_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 167)] Net type of i_src_p_enable must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 168)] Net type of i_src_p_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 172)] Net type of i_des_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 173)] Net type of i_des_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 179)] Net type of i_des_p_rdy must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 180)] Net type of i_des_p_rdata must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 116)] Analyzing module ips2l_mcdq_calib_delay_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 120)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 121)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 123)] Net type of norm_cmd_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 124)] Net type of norm_addr_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 125)] Net type of norm_baddr_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 127)] Net type of norm_cmd_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 128)] Net type of norm_addr_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 129)] Net type of norm_baddr_m must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 729)] Analyzing module ips2l_mcdq_cfg_apb_v1_5a (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 932)] Net type of read must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 933)] Net type of write must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 752)] Net type of core_apb_sel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 753)] Net type of core_apb_enable must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 754)] Net type of core_apb_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 755)] Net type of core_apb_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 757)] Net type of core_apb_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 761)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 762)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 764)] Net type of phy_init_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 767)] Net type of dfi_idle must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 768)] Net type of update_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 769)] Net type of dfi_phyupd_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 775)] Net type of lp_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 776)] Net type of mrs_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 777)] Net type of rd_mpr_done must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 932)] Identifier read is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 933)] Identifier write is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 948)] Identifier write is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 963)] Identifier write is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 980)] Identifier write is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 995)] Identifier write is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 1006)] Identifier write is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 1017)] Identifier write is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 1028)] Identifier write is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 1066)] Identifier write is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 1083)] Identifier write is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 265)] Analyzing module ips2l_mcdq_dcd_bm_v1_6 (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 408)] Net type of rowaddr_check_valid must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 409)] Net type of rowaddr_check_diff must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 274)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 275)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 277)] Net type of initialization must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 278)] Net type of dfi_phyupd_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 280)] Net type of ddr_zqcs_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 283)] Net type of user_cmd_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 285)] Net type of user_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 286)] Net type of user_double_wr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 287)] Net type of user_ap must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 288)] Net type of user_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 289)] Net type of user_id must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 290)] Net type of user_len must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 291)] Net type of user_old_row_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 292)] Net type of user_row_addr_diff must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 295)] Net type of dec_done must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 408)] Identifier rowaddr_check_valid is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 409)] Identifier rowaddr_check_diff is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 480)] Identifier rowaddr_check_diff is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 484)] Identifier rowaddr_check_diff is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 490)] Identifier rowaddr_check_valid is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 91)] Analyzing module ips2l_mcdq_dcd_rowaddr_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 96)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 97)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 98)] Net type of update must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 99)] Net type of user_bank_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 100)] Net type of user_row_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 101)] Net type of user_old_row_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 102)] Net type of user_row_addr_diff must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 103)] Net type of user_ap must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 104)] Net type of restart must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 105)] Net type of old_row_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 106)] Net type of rowaddr_check_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 107)] Net type of rowaddr_check_diff must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 225)] Analyzing module ips2l_mcdq_dcd_sm_v1_6 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 233)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 234)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 236)] Net type of dec_new_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 238)] Net type of dec_refresh must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 239)] Net type of dec_zqcs must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 240)] Net type of dec_pre_row must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 241)] Net type of dec_new_row must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 242)] Net type of dec_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 243)] Net type of dec_double_wr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 244)] Net type of dec_len must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 245)] Net type of dec_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 246)] Net type of dec_ap must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 247)] Net type of dec_id must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 249)] Net type of buffer_almost_full must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 190)] Analyzing module ips2l_mcdq_dcd_top_v1_8 (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 280)] Net type of dec_zqcs must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 306)] Net type of dec_zqcs must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 202)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 203)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 205)] Net type of initialization must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 206)] Net type of dfi_phyupd_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 207)] Net type of update_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 209)] Net type of ddr_zqcs_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 210)] Net type of ddr_zqcs_ack must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 213)] Net type of user_cmd_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 214)] Net type of user_cmd_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 215)] Net type of user_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 216)] Net type of user_double_wr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 217)] Net type of user_ap must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 218)] Net type of user_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 219)] Net type of user_id must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 220)] Net type of user_len must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 221)] Net type of user_old_row_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 222)] Net type of user_row_addr_diff must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 224)] Net type of buffer_almost_full must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 225)] Net type of dcd_wr_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 226)] Net type of dcd_wr_tworw must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 227)] Net type of dcd_wr_cmd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 228)] Net type of dcd_wr_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 229)] Net type of dcd_wr_id must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 230)] Net type of dcd_wr_last must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 280)] Identifier dec_zqcs is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 306)] Identifier dec_zqcs is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 663)] Analyzing module ips2l_mcdq_dcp_back_ctrl_v1_6 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 855)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 682)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 683)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 685)] Net type of twr2rd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 686)] Net type of twr2pre must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 687)] Net type of twra2pre must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 688)] Net type of twra2act must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 690)] Net type of trd2wr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 691)] Net type of trd2pre must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 692)] Net type of trda2pre must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 693)] Net type of trda2act must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 694)] Net type of trd2ref must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 695)] Net type of tact2wr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 699)] Net type of back_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 700)] Net type of back_valid must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 313)] Analyzing module ips2l_mcdq_dcp_buf_v1_8b (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 400)] Net type of dcd_wr_en_a must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 401)] Net type of dcd_wr_en_b must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 426)] Net type of dcd_wr_en_a must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 436)] Net type of fifo_empty_a must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 477)] Net type of dcd_wr_en_b must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 487)] Net type of fifo_empty_b must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 320)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 321)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 323)] Net type of ddr_init_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 325)] Net type of ddr_normal must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 327)] Net type of dcd_wr_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 328)] Net type of dcd_wr_tworw must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 329)] Net type of dcd_wr_cmd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 330)] Net type of dcd_wr_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 331)] Net type of dcd_wr_id must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 332)] Net type of dcd_wr_last must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 333)] Net type of buffer_almost_full must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 335)] Net type of rd_en must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 400)] Identifier dcd_wr_en_a is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 401)] Identifier dcd_wr_en_b is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 426)] Identifier dcd_wr_en_a is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 436)] Identifier fifo_empty_a is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 460)] Identifier fifo_empty_a is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 477)] Identifier dcd_wr_en_b is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 487)] Identifier fifo_empty_b is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 509)] Identifier fifo_empty_b is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 225)] Analyzing module ips2l_mcdq_dcp_out_v1_6 (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 303)] Net type of all_act_cmd must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 397)] Net type of wlast must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 400)] Net type of wvld_l must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 402)] Net type of wvld_m must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 431)] Net type of rvld must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 434)] Net type of rlast must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 234)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 235)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 237)] Net type of pipe_cmd_accepted_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 238)] Net type of pipe_cmd_accepted_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 239)] Net type of pipe_cmd_act must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 240)] Net type of pipe_req_cmd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 241)] Net type of pipe_req_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 242)] Net type of pipe_req_id must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 243)] Net type of pipe_req_last must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 303)] Identifier all_act_cmd is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 397)] Identifier wlast is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 400)] Identifier wvld_l is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 402)] Identifier wvld_m is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 413)] Identifier wvld_l is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 414)] Identifier wvld_m is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 415)] Identifier wlast is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 431)] Identifier rvld is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 434)] Identifier rlast is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 445)] Identifier rvld is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 446)] Identifier rlast is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 344)] Analyzing module ips2l_mcdq_dcp_top_v1_8b (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 362)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 363)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 364)] Net type of ddr_init_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 365)] Net type of ddr_normal must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 367)] Net type of twr2rd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 368)] Net type of twr2pre must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 369)] Net type of twra2pre must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 370)] Net type of twra2act must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 372)] Net type of trd2wr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 373)] Net type of trd2pre must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 374)] Net type of trda2pre must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 375)] Net type of trda2act must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 376)] Net type of trd2ref must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 377)] Net type of tact2wr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 381)] Net type of dcd_wr_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 382)] Net type of dcd_wr_tworw must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 383)] Net type of dcd_wr_cmd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 384)] Net type of dcd_wr_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 385)] Net type of dcd_wr_id must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 386)] Net type of dcd_wr_last must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 387)] Net type of buffer_almost_full must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 388)] Net type of dfi_idle must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 390)] Net type of norm_cmd_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 391)] Net type of norm_addr_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 392)] Net type of norm_baddr_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 394)] Net type of norm_cmd_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 395)] Net type of norm_addr_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 396)] Net type of norm_baddr_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 398)] Net type of o_wid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 399)] Net type of o_wvld_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 400)] Net type of o_wvld_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 401)] Net type of o_wlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 403)] Net type of o_rid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 404)] Net type of o_rvld must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 405)] Net type of o_rlast must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 721)] Analyzing module ips2l_mcdq_dfi_v1_7a (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 729)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 730)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 732)] Net type of norm_cmd_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 733)] Net type of norm_addr_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 734)] Net type of norm_baddr_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 736)] Net type of norm_cmd_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 737)] Net type of norm_addr_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 738)] Net type of norm_baddr_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 740)] Net type of lp_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 742)] Net type of lp_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 743)] Net type of lp_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 744)] Net type of lp_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 745)] Net type of lp_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 746)] Net type of lp_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 748)] Net type of mrs_status must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 749)] Net type of lp_status must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 750)] Net type of mpr_status must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 752)] Net type of mrs_cmd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 753)] Net type of mrs_bank must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 754)] Net type of mrs_addr must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp(line number: 330)] Analyzing module ips2l_mcdq_lp_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp(line number: 339)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp(line number: 340)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp(line number: 342)] Net type of sr_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp(line number: 343)] Net type of pd_en must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 649)] Analyzing module ips2l_mcdq_mac_top_v1_8b (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 891)] Net type of ddr_normal must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1010)] Net type of ddr_normal must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 693)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 694)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 696)] Net type of user_cmd_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 697)] Net type of user_cmd_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 698)] Net type of user_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 699)] Net type of user_double_wr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 700)] Net type of user_ap must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 701)] Net type of user_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 702)] Net type of user_id must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 703)] Net type of user_len must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 704)] Net type of user_old_row_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 705)] Net type of user_row_addr_diff must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 707)] Net type of mac_axi_rid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 708)] Net type of mac_axi_rlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 709)] Net type of mac_axi_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 710)] Net type of mac_axi_rvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 711)] Net type of mac_axi_wusero_id must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 712)] Net type of mac_axi_wready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 713)] Net type of mac_axi_wusero_last must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 714)] Net type of mac_axi_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 715)] Net type of mac_axi_wstrb must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 717)] Net type of phy_init_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 718)] Net type of ddr_init_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 720)] Net type of apb_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 721)] Net type of apb_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 722)] Net type of apb_sel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 723)] Net type of apb_enable must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 724)] Net type of apb_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 725)] Net type of apb_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 726)] Net type of apb_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 727)] Net type of apb_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 728)] Net type of apb_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 730)] Net type of ddr_zqcs_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 731)] Net type of ddr_zqcs_ack must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 733)] Net type of dfi_phyupd_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 734)] Net type of dfi_phyupd_ack must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 736)] Net type of dfi_address must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 737)] Net type of dfi_bank must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 738)] Net type of dfi_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 743)] Net type of dfi_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 744)] Net type of dfi_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 745)] Net type of dfi_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 747)] Net type of dfi_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 748)] Net type of dfi_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 749)] Net type of dfi_wrdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 750)] Net type of dfi_wrdata_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 751)] Net type of dfi_wrdata_mask must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 752)] Net type of dfi_rddata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 753)] Net type of dfi_rddata_valid must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 891)] Identifier ddr_normal is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1010)] Identifier ddr_normal is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 329)] Analyzing module ips2l_mcdq_mpr_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 334)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 335)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 337)] Net type of mpr_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 338)] Net type of rd_mpr_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 339)] Net type of mpr_sel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 340)] Net type of mr3 must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 371)] Analyzing module ips2l_mcdq_mrs_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 378)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 379)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 381)] Net type of mr0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 382)] Net type of mr1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 383)] Net type of mr2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 384)] Net type of mr3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 385)] Net type of mr4 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 386)] Net type of mr5 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 387)] Net type of mr6 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 389)] Net type of mrs_en must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 110)] Analyzing module ips2l_mcdq_prefetch_fifo_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 116)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 117)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 119)] Net type of data_in_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 120)] Net type of data_in must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 121)] Net type of data_in_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 123)] Net type of data_out_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 124)] Net type of data_out must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 125)] Net type of data_out_valid must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 98)] Analyzing module ips2l_mcdq_rdatapath_v1_6 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 102)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 103)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 105)] Net type of dfi_rddata_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 106)] Net type of dfi_rddata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 108)] Net type of i_rid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 109)] Net type of i_rlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 110)] Net type of i_rvld must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 112)] Net type of rusro_id must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 113)] Net type of rusro_last must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 114)] Net type of rdp_vld must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 115)] Net type of rdp_data must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 188)] Analyzing module ips2l_mcdq_wdatapath_v1_8 (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 268)] Net type of rd_en must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 314)] Net type of rd_en must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 192)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 193)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 195)] Net type of mc_wl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 197)] Net type of wdata_in must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 198)] Net type of wstrb_in must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 200)] Net type of wready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 201)] Net type of wusro_id must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 202)] Net type of wusro_last must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 204)] Net type of i_wid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 205)] Net type of i_wvld_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 206)] Net type of i_wvld_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 207)] Net type of i_wlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 209)] Net type of dfi_wrdata_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 210)] Net type of dfi_wrdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 211)] Net type of dfi_wrdata_mask must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 268)] Identifier rd_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 279)] Identifier rd_en is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 314)] Identifier rd_en is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 155)] Analyzing module ips2l_mcdq_wdp_align_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 159)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 160)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 161)] Net type of wvld_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 162)] Net type of wvld_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 163)] Net type of remainder must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 164)] Net type of din must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 165)] Net type of wdin_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 166)] Net type of wstrb must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp(line number: 148)] Analyzing module ips2l_mcdq_wdp_dcp_v1_6 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp(line number: 149)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp(line number: 150)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp(line number: 152)] Net type of i_wvld must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp(line number: 153)] Net type of i_wlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp(line number: 154)] Net type of i_wid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp(line number: 155)] Net type of i_result must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Analyzing module ips2l_mcdq_com_timing_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 121)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 122)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 123)] Net type of cnt_init must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 124)] Net type of restart must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 125)] Net type of cnt_pass must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 143)] Analyzing module ips2l_mcdq_tfaw_timing_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 148)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 149)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 150)] Net type of restart must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 83)] Analyzing module ips2l_mcdq_tfaw_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 88)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 89)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 90)] Net type of restart must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 91)] Net type of cnt_pass must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 107)] Analyzing module ips2l_mcdq_timing_act_pass_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 111)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 112)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 113)] Net type of cnt_init0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 114)] Net type of cnt_init1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 115)] Net type of cnt_init2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 116)] Net type of cmd_pre_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 117)] Net type of cmd_pre_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 118)] Net type of cmd_ref must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 119)] Net type of cmd_zqcs must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 120)] Net type of cmd_act_pass must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp(line number: 130)] Analyzing module ips2l_mcdq_timing_act2wr_pass_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp(line number: 133)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp(line number: 134)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp(line number: 135)] Net type of cmd_act must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp(line number: 136)] Net type of tact2wr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp(line number: 137)] Net type of tact2wr_pass_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp(line number: 138)] Net type of tact2wr_pass_m must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Analyzing module ips2l_mcdq_timing_pre_pass_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 169)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 170)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 171)] Net type of cnt_init0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 172)] Net type of cnt_init1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 173)] Net type of cnt_init2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 174)] Net type of cmd_act must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 175)] Net type of cmd_rd_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 176)] Net type of cmd_rd_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 177)] Net type of cmd_wr_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 178)] Net type of cmd_wr_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 179)] Net type of cmd_pre_pass_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 180)] Net type of cmd_pre_pass_m must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 143)] Analyzing module ips2l_mcdq_timing_rd_pass_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 148)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 149)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 150)] Net type of cnt_init0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 151)] Net type of cnt_init1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 152)] Net type of cmd_rd_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 153)] Net type of cmd_rd_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 154)] Net type of cmd_wr_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 155)] Net type of cmd_wr_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 157)] Net type of cmd_rd_pass_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 158)] Net type of cmd_rd_pass_m must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 105)] Analyzing module ips2l_mcdq_timing_ref_pass_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 109)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 110)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 111)] Net type of cnt_init0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 112)] Net type of cnt_init1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 113)] Net type of cnt_init2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 114)] Net type of cmd_prea must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 115)] Net type of cmd_ref must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 116)] Net type of cmd_rd_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 117)] Net type of cmd_rd_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 118)] Net type of cmd_ref_pass must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 142)] Analyzing module ips2l_mcdq_timing_wr_pass_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 147)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 148)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 149)] Net type of cnt_init0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 150)] Net type of cnt_init1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 151)] Net type of cmd_rd_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 152)] Net type of cmd_rd_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 153)] Net type of cmd_wr_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 154)] Net type of cmd_wr_m must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 156)] Net type of cmd_wr_pass_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 157)] Net type of cmd_wr_pass_m must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Analyzing module ips2l_mcdq_trc_timing_v1_5 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 169)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 170)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 171)] Net type of restart must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 172)] Net type of cnt_pass must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 13)] Analyzing module ddr3 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 40)] Net type of ref_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 41)] Net type of resetn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 42)] Net type of core_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 43)] Net type of pll_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 44)] Net type of phy_pll_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 45)] Net type of gpll_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 46)] Net type of rst_gpll_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 47)] Net type of ddrphy_cpd_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 48)] Net type of ddr_init_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 76)] Net type of axi_awaddr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 77)] Net type of axi_awid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 78)] Net type of axi_awlen must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 79)] Net type of axi_awsize must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 80)] Net type of axi_awburst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 81)] Net type of axi_awready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 82)] Net type of axi_awvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 83)] Net type of axi_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 84)] Net type of axi_wstrb must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 85)] Net type of axi_wlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 86)] Net type of axi_wvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 87)] Net type of axi_wready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 88)] Net type of axi_bready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 89)] Net type of axi_bid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 90)] Net type of axi_bresp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 91)] Net type of axi_bvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 93)] Net type of axi_araddr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 94)] Net type of axi_arid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 95)] Net type of axi_arlen must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 96)] Net type of axi_arsize must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 97)] Net type of axi_arburst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 98)] Net type of axi_arvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 99)] Net type of axi_arready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 100)] Net type of axi_rready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 101)] Net type of axi_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 102)] Net type of axi_rvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 103)] Net type of axi_rlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 104)] Net type of axi_rid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 105)] Net type of axi_rresp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 107)] Net type of apb_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 108)] Net type of apb_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 109)] Net type of apb_sel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 110)] Net type of apb_enable must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 111)] Net type of apb_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 112)] Net type of apb_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 113)] Net type of apb_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 114)] Net type of apb_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 115)] Net type of apb_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 118)] Net type of mem_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 120)] Net type of mem_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 121)] Net type of mem_ck must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 122)] Net type of mem_ck_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 123)] Net type of mem_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 124)] Net type of mem_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 125)] Net type of mem_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 126)] Net type of mem_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 127)] Net type of mem_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 128)] Net type of mem_a must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 129)] Net type of mem_ba must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 130)] Net type of mem_dqs must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 131)] Net type of mem_dqs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 132)] Net type of mem_dq must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 133)] Net type of mem_dm must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 155)] Net type of dbg_gate_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 156)] Net type of dbg_cpd_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 157)] Net type of dbg_ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 158)] Net type of dbg_gpll_scan_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 160)] Net type of samp_position_dyn_adj must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 161)] Net type of init_samp_position_even must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 162)] Net type of init_samp_position_odd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 164)] Net type of wrcal_position_dyn_adj must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 165)] Net type of init_wrcal_position must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 167)] Net type of force_read_clk_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 168)] Net type of init_slip_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 169)] Net type of init_read_clk_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 171)] Net type of debug_calib_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 172)] Net type of dbg_slice_status must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 173)] Net type of dbg_slice_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 174)] Net type of debug_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 175)] Net type of dbg_dll_upd_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 176)] Net type of debug_gpll_dps_phase must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 178)] Net type of dbg_rst_dps_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 179)] Net type of dbg_tran_err_rst_cnt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 180)] Net type of dbg_ddrphy_init_fail must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 182)] Net type of debug_cpd_offset_adj must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 183)] Net type of debug_cpd_offset_dir must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 184)] Net type of debug_cpd_offset must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 185)] Net type of debug_dps_cnt_dir0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 186)] Net type of debug_dps_cnt_dir1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 188)] Net type of ck_dly_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 189)] Net type of init_ck_dly_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 190)] Net type of ck_dly_set_bin must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 192)] Net type of align_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 193)] Net type of debug_rst_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 194)] Net type of debug_cpd_state must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh
W: Public-4030: File 'C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh' has been added. It is skipped.
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 13)] Analyzing module ddr3_ddrphy_top (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 646)] Net type of ddrphy_dqs_rst must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 920)] Net type of ddrphy_dqs_rst must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 932)] Net type of ddrphy_dqs_rst must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 43)] Net type of ref_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 44)] Net type of ddr_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 45)] Net type of pll_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 46)] Net type of phy_pll_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 47)] Net type of gpll_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 48)] Net type of rst_gpll_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 49)] Net type of ddrphy_cpd_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 50)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 53)] Net type of dfi_address must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 54)] Net type of dfi_bank must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 55)] Net type of dfi_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 56)] Net type of dfi_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 57)] Net type of dfi_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 58)] Net type of dfi_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 59)] Net type of dfi_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 60)] Net type of dfi_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 61)] Net type of dfi_wrdata_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 62)] Net type of dfi_wrdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 63)] Net type of dfi_wrdata_mask must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 64)] Net type of dfi_rddata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 65)] Net type of dfi_rddata_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 66)] Net type of dfi_reset_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 67)] Net type of dfi_phyupd_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 68)] Net type of dfi_phyupd_ack must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 69)] Net type of dfi_init_complete must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 70)] Net type of dfi_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 73)] Net type of mem_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 75)] Net type of mem_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 76)] Net type of mem_ck must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 77)] Net type of mem_ck_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 78)] Net type of mem_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 79)] Net type of mem_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 80)] Net type of mem_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 81)] Net type of mem_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 82)] Net type of mem_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 83)] Net type of mem_a must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 84)] Net type of mem_ba must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 85)] Net type of mem_dqs must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 86)] Net type of mem_dqs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 87)] Net type of mem_dq must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 88)] Net type of mem_dm must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 91)] Net type of dbg_gate_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 92)] Net type of dbg_cpd_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 93)] Net type of dbg_ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 94)] Net type of dbg_gpll_scan_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 97)] Net type of force_samp_position must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 98)] Net type of samp_position_dyn_adj must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 99)] Net type of init_samp_position_even must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 100)] Net type of init_samp_position_odd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 102)] Net type of wrlvl_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 103)] Net type of init_wrlvl_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 104)] Net type of ck_dly_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 105)] Net type of init_ck_dly_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 107)] Net type of wrcal_position_dyn_adj must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 108)] Net type of init_wrcal_position must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 110)] Net type of force_read_clk_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 111)] Net type of init_read_clk_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 112)] Net type of init_slip_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 114)] Net type of debug_calib_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 115)] Net type of dbg_slice_status must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 116)] Net type of dbg_slice_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 117)] Net type of debug_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 118)] Net type of dbg_dll_upd_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 119)] Net type of debug_gpll_dps_phase must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 121)] Net type of dbg_rst_dps_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 122)] Net type of dbg_tran_err_rst_cnt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 123)] Net type of dbg_ddrphy_init_fail must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 125)] Net type of debug_cpd_offset_adj must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 126)] Net type of debug_cpd_offset_dir must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 127)] Net type of debug_cpd_offset must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 128)] Net type of debug_dps_cnt_dir0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 129)] Net type of debug_dps_cnt_dir1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 131)] Net type of ck_dly_set_bin must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 132)] Net type of ck_step_ov_warning must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 133)] Net type of wl_step_ov_warning must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 134)] Net type of rstclk_phase_adj_cnt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 135)] Net type of debug_check_out_sync_point_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 136)] Net type of align_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 137)] Net type of debug_rst_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 138)] Net type of debug_cpd_state must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 646)] Identifier ddrphy_dqs_rst is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 920)] Identifier ddrphy_dqs_rst is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 932)] Identifier ddrphy_dqs_rst is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh
W: Public-4030: File 'C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh' has been added. It is skipped.
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 8)] Analyzing module ddr3_mcdq_wrapper_v1_9 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 47)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 48)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 50)] Net type of phy_init_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 51)] Net type of ddr_init_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 79)] Net type of axi_awaddr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 80)] Net type of axi_awid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 81)] Net type of axi_awlen must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 82)] Net type of axi_awsize must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 83)] Net type of axi_awburst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 84)] Net type of axi_awready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 85)] Net type of axi_awvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 86)] Net type of axi_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 87)] Net type of axi_wstrb must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 88)] Net type of axi_wlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 89)] Net type of axi_wvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 90)] Net type of axi_wready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 91)] Net type of axi_bready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 92)] Net type of axi_bid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 93)] Net type of axi_bresp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 94)] Net type of axi_bvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 96)] Net type of axi_araddr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 97)] Net type of axi_arid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 98)] Net type of axi_arlen must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 99)] Net type of axi_arsize must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 100)] Net type of axi_arburst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 101)] Net type of axi_arvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 102)] Net type of axi_arready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 103)] Net type of axi_rready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 104)] Net type of axi_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 105)] Net type of axi_rvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 106)] Net type of axi_rlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 107)] Net type of axi_rid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 108)] Net type of axi_rresp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 111)] Net type of apb_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 112)] Net type of apb_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 113)] Net type of apb_sel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 114)] Net type of apb_enable must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 115)] Net type of apb_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 116)] Net type of apb_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 117)] Net type of apb_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 118)] Net type of apb_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 119)] Net type of apb_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 121)] Net type of ddr_zqcs_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 122)] Net type of ddr_zqcs_ack must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 124)] Net type of dfi_phyupd_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 125)] Net type of dfi_phyupd_ack must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 127)] Net type of dfi_address must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 128)] Net type of dfi_bank must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 129)] Net type of dfi_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 131)] Net type of dfi_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 132)] Net type of dfi_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 133)] Net type of dfi_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 134)] Net type of dfi_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 135)] Net type of dfi_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 136)] Net type of dfi_wrdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 137)] Net type of dfi_wrdata_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 138)] Net type of dfi_wrdata_mask must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 139)] Net type of dfi_rddata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 140)] Net type of dfi_rddata_valid must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh
W: Public-4030: File 'C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh' has been added. It is skipped.
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 13)] Analyzing module ddr3_slice_top_v1_15 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 36)] Net type of mc_rl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 37)] Net type of force_read_clk_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 38)] Net type of init_read_clk_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 39)] Net type of init_slip_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 40)] Net type of force_samp_position must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 41)] Net type of samp_position_dyn_adj must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 42)] Net type of init_samp_position_even must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 43)] Net type of init_samp_position_odd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 44)] Net type of init_wrlvl_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 45)] Net type of calib_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 46)] Net type of wrlvl_trained_flag must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 48)] Net type of ddrphy_sysclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 49)] Net type of ddrphy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 50)] Net type of phy_refclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 51)] Net type of phy_pll_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 52)] Net type of clkoutphy_gate must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 53)] Net type of ioclkdiv_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 54)] Net type of dll_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 55)] Net type of dll_freeze must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 56)] Net type of dll_update_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 57)] Net type of dll_update_code_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 58)] Net type of phy_pll_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 59)] Net type of phy_dll_lock must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 60)] Net type of phy_sysclk_fb must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 61)] Net type of phy_ioclk_fb must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 62)] Net type of ddrphy_dqs_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 63)] Net type of ddrphy_dqs_training_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 64)] Net type of ddrphy_iol_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 65)] Net type of ddr_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 67)] Net type of wrlvl_dqs_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 68)] Net type of wrlvl_dqs_resp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 69)] Net type of wrlvl_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 70)] Net type of ck_dly_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 71)] Net type of init_ck_dly_step must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 72)] Net type of ck_step_ov_warning must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 73)] Net type of wl_step_ov_warning must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 76)] Net type of gatecal_start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 77)] Net type of gate_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 78)] Net type of gate_adj_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 79)] Net type of gate_cal_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 80)] Net type of gate_move_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 81)] Net type of read_pattern_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 84)] Net type of rddata_cal must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 85)] Net type of rddata_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 86)] Net type of read_cmd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 88)] Net type of dqs_drift must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 89)] Net type of comp_val must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 90)] Net type of comp_dir must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 91)] Net type of dqs_gate_comp_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 92)] Net type of dqs_gate_comp_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 95)] Net type of init_adj_rdel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 96)] Net type of adj_rdel_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 97)] Net type of rdel_calibration must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 98)] Net type of rdel_calib_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 99)] Net type of rdel_calib_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 100)] Net type of rdel_move_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 101)] Net type of rdel_move_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 102)] Net type of bitslip_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 104)] Net type of wrcal_position_dyn_adj must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 105)] Net type of init_wrcal_position must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 106)] Net type of wrcal_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 107)] Net type of write_calibration must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 108)] Net type of wrcal_move_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 109)] Net type of wrcal_move_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 110)] Net type of wrcal_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 112)] Net type of eye_calibration must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 113)] Net type of eyecal_check_pass must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 114)] Net type of eyecal_move_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 115)] Net type of eyecal_move_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 117)] Net type of fin_ck_dly_set_bin must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 120)] Net type of read_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 122)] Net type of align_error must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 124)] Net type of phy_wrdata_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 125)] Net type of phy_wrdata_mask must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 126)] Net type of phy_wrdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 127)] Net type of phy_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 128)] Net type of phy_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 129)] Net type of phy_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 130)] Net type of phy_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 131)] Net type of phy_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 132)] Net type of phy_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 133)] Net type of phy_ba must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 134)] Net type of phy_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 135)] Net type of phy_ck must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 136)] Net type of phy_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 139)] Net type of mem_cs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 141)] Net type of mem_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 142)] Net type of mem_ck must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 143)] Net type of mem_ck_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 144)] Net type of mem_cke must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 145)] Net type of mem_ras_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 146)] Net type of mem_cas_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 147)] Net type of mem_we_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 148)] Net type of mem_odt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 149)] Net type of mem_a must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 150)] Net type of mem_ba must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 151)] Net type of mem_dqs must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 152)] Net type of mem_dqs_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 153)] Net type of mem_dq must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 154)] Net type of mem_dm must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 155)] Net type of dbg_slice_status must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 156)] Net type of dbg_slice_state must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 157)] Net type of debug_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 158)] Net type of all_group_cnt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 159)] Net type of wrlvl_step_b1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 160)] Net type of wrlvl_step_b2 must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_cross_v1_0 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 13)] Net type of i_src_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 14)] Net type of i_src_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 15)] Net type of i_src_p_sel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 16)] Net type of i_src_p_strb must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 17)] Net type of i_src_p_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 18)] Net type of i_src_p_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 19)] Net type of i_src_p_ce must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 20)] Net type of i_src_p_we must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 24)] Net type of i_des_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 25)] Net type of i_des_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 32)] Net type of i_des_p_rdy must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 33)] Net type of i_des_p_rdata must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_mux_v1_0 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 13)] Net type of i_uart_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 14)] Net type of i_uart_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 15)] Net type of i_uart_p_sel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 16)] Net type of i_uart_p_strb must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 17)] Net type of i_uart_p_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 18)] Net type of i_uart_p_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 19)] Net type of i_uart_p_ce must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 20)] Net type of i_uart_p_we must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 24)] Net type of i_pcie_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 25)] Net type of i_pcie_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 32)] Net type of i_pcie_p_rdy must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 33)] Net type of i_pcie_p_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 35)] Net type of i_hsst_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 36)] Net type of i_hsst_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 43)] Net type of i_hsst_p_rdy must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 44)] Net type of i_hsst_p_rdata must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 11)] Analyzing module ips2l_pcie_apb2dbi_v1_1 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 12)] Net type of pclk_div2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 13)] Net type of apb_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 14)] Net type of p_sel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 15)] Net type of p_strb must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 16)] Net type of p_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 17)] Net type of p_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 18)] Net type of p_ce must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 19)] Net type of p_we must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 28)] Net type of lbc_dbi_ack must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 29)] Net type of lbc_dbi_dout must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 30)] Net type of dbi_halt must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v(line number: 11)] Analyzing module ips2l_pcie_cfg_init_v1_2b (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v(line number: 127)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v(line number: 111)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v(line number: 112)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v(line number: 113)] Net type of start must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v(line number: 114)] Net type of dbi_ack must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 11)] Analyzing module ips2l_pcie_hard_ctrl_v1_2b (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 127)] Net type of mem_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 128)] Net type of pclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 129)] Net type of pclk_div2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 130)] Net type of button_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 131)] Net type of power_up_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 132)] Net type of perst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 135)] Net type of app_init_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 138)] Net type of rx_lane_flip_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 139)] Net type of tx_lane_flip_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 142)] Net type of app_req_retry_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 147)] Net type of axis_master_tready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 153)] Net type of trgt1_radm_pkt_halt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 157)] Net type of axis_slave0_tvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 158)] Net type of axis_slave0_tdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 159)] Net type of axis_slave0_tlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 160)] Net type of axis_slave0_tuser must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 164)] Net type of axis_slave1_tvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 165)] Net type of axis_slave1_tdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 166)] Net type of axis_slave1_tlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 167)] Net type of axis_slave1_tuser must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 171)] Net type of axis_slave2_tvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 172)] Net type of axis_slave2_tdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 173)] Net type of axis_slave2_tlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 174)] Net type of axis_slave2_tuser must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 178)] Net type of apb_sel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 179)] Net type of apb_strb must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 180)] Net type of apb_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 181)] Net type of apb_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 182)] Net type of apb_ce must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 183)] Net type of apb_we must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 187)] Net type of tx_rst_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 190)] Net type of sys_int must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 196)] Net type of ven_msi_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 197)] Net type of ven_msi_tc must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 198)] Net type of ven_msi_vector must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 200)] Net type of cfg_msi_pending must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 203)] Net type of msix_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 204)] Net type of msix_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 210)] Net type of outband_pwrup_cmd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 219)] Net type of app_req_entr_l1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 220)] Net type of app_ready_entr_l23 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 221)] Net type of app_req_exit_l1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 222)] Net type of app_xfer_pending must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 226)] Net type of apps_pm_xmt_turnoff must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 227)] Net type of app_unlock_msg must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 228)] Net type of apps_pm_xmt_pme must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 229)] Net type of app_clk_pm_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 232)] Net type of sys_aux_pwr_det must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 234)] Net type of app_hdr_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 235)] Net type of app_hdr_log must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 236)] Net type of app_err_bus must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 237)] Net type of app_err_advisory must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 271)] Net type of diag_ctrl_bus must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 272)] Net type of dyn_debug_info_sel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 277)] Net type of app_ras_des_sd_hold_ltssm must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 278)] Net type of app_ras_des_tba_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 289)] Net type of phy_rate_chng_halt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 291)] Net type of phy_mac_rxelecidle must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 292)] Net type of phy_mac_phystatus must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 293)] Net type of phy_mac_rxdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 294)] Net type of phy_mac_rxdatak must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 295)] Net type of phy_mac_rxvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 296)] Net type of phy_mac_rxstatus must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v(line number: 21)] Analyzing module ips2l_pcie_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 11)] Analyzing module ips2l_pcie_soft_phy_v1_2c (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 992)] Net type of rate_change must be explicitly declared when the default_nettype macro is set to none
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 81)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 82)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 83)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 84)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 107)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 108)] Ansi_parameter force parameter in body to localparam
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 16)] Net type of button_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 17)] Net type of external_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 18)] Net type of phy_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 27)] Net type of P_L0RXN must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 28)] Net type of P_L0RXP must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 29)] Net type of P_L1RXN must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 30)] Net type of P_L1RXP must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 31)] Net type of P_L2RXN must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 32)] Net type of P_L2RXP must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 33)] Net type of P_L3RXN must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 34)] Net type of P_L3RXP must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 35)] Net type of P_REFCKN must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 36)] Net type of P_REFCKP must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 41)] Net type of i_p_cfg_psel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 42)] Net type of i_p_cfg_enable must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 43)] Net type of i_p_cfg_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 44)] Net type of i_p_cfg_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 45)] Net type of i_p_cfg_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 50)] Net type of mac_phy_powerdown must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 58)] Net type of mac_phy_txdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 59)] Net type of mac_phy_txdatak must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 61)] Net type of mac_phy_txdetectrx_loopback must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 62)] Net type of mac_phy_txelecidle_h must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 63)] Net type of mac_phy_txelecidle_l must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 64)] Net type of mac_phy_txcompliance must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 65)] Net type of mac_phy_rxpolarity must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 67)] Net type of mac_phy_rate must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 68)] Net type of mac_phy_txdeemph must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 69)] Net type of mac_phy_txmargin must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 70)] Net type of mac_phy_txswing must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 72)] Net type of pcs_nearend_loop must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 73)] Net type of pma_nearend_ploop must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 74)] Net type of pma_nearend_sloop must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 992)] Identifier rate_change is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 1007)] Identifier rate_change is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 11)] Analyzing module ips2l_pcie_top_v1_2c (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 122)] Net type of i_button_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 123)] Net type of i_power_up_rstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 124)] Net type of i_perstn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 128)] Net type of i_app_init_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 131)] Net type of i_apb_sel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 132)] Net type of i_apb_strb must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 133)] Net type of i_apb_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 134)] Net type of i_apb_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 135)] Net type of i_apb_ce must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 136)] Net type of i_apb_we must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 147)] Net type of i_lane0_rxn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 148)] Net type of i_lane0_rxp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 149)] Net type of i_lane1_rxn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 150)] Net type of i_lane1_rxp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 151)] Net type of i_lane2_rxn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 152)] Net type of i_lane2_rxp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 153)] Net type of i_lane3_rxn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 154)] Net type of i_lane3_rxp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 155)] Net type of i_refckn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 156)] Net type of i_refckp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 157)] Net type of i_pcs_nearend_loop must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 158)] Net type of i_pma_nearend_ploop must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 159)] Net type of i_pma_nearend_sloop must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 161)] Net type of i_axis_master_tready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 166)] Net type of i_trgt1_radm_pkt_halt must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 169)] Net type of i_axis_slave0_tvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 170)] Net type of i_axis_slave0_tdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 171)] Net type of i_axis_slave0_tlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 172)] Net type of i_axis_slave0_tuser must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 174)] Net type of i_axis_slave1_tvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 175)] Net type of i_axis_slave1_tdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 176)] Net type of i_axis_slave1_tlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 177)] Net type of i_axis_slave1_tuser must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 179)] Net type of i_axis_slave2_tvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 180)] Net type of i_axis_slave2_tdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 181)] Net type of i_axis_slave2_tlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 182)] Net type of i_axis_slave2_tuser must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 185)] Net type of i_sys_int must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 190)] Net type of i_ven_msi_req must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 191)] Net type of i_ven_msi_tc must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 192)] Net type of i_ven_msi_vector must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 194)] Net type of i_cfg_msi_pending must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 196)] Net type of i_msix_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 197)] Net type of i_msix_data must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 202)] Net type of i_outband_pwrup_cmd must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 211)] Net type of i_app_req_entr_l1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 212)] Net type of i_app_ready_entr_l23 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 213)] Net type of i_app_req_exit_l1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 214)] Net type of i_app_xfer_pending must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 218)] Net type of i_apps_pm_xmt_turnoff must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 219)] Net type of i_app_unlock_msg must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 220)] Net type of i_apps_pm_xmt_pme must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 221)] Net type of i_app_clk_pm_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 224)] Net type of i_sys_aux_pwr_det must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 225)] Net type of i_app_hdr_valid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 226)] Net type of i_app_hdr_log must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 227)] Net type of i_app_err_bus must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 228)] Net type of i_app_err_advisory must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 259)] Net type of i_diag_ctrl_bus must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 260)] Net type of i_dyn_debug_info_sel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 265)] Net type of i_app_ras_des_sd_hold_ltssm must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 266)] Net type of i_app_ras_des_tba_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 275)] Net type of i_rx_lane_flip_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 276)] Net type of i_tx_lane_flip_en must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 279)] Net type of i_app_req_retry_en must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 11)] Analyzing module ips2l_pcie_seio_intf_v1_2 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 12)] Net type of pclk_div2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 13)] Net type of user_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 15)] Net type of sedo_in must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 16)] Net type of sedo_en_in must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 18)] Analyzing module rcv_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_data_ram (library work)
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/rcv_data_ram_init_param.v
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 18)] Analyzing module rcv_header_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_header_ram (library work)
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/rcv_header_ram_init_param.v
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 18)] Analyzing module retry_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 19)] Analyzing module ipm2l_spram_v1_0_retry_data_ram (library work)
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/retry_data_ram_init_param.v
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 124)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 128)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 136)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 137)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 141)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 145)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 181)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 182)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 185)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 186)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 195)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_cross_sync_v1_0 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 11)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 12)] Net type of rstn_in must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Analyzing module hsst_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_sync_v1_0 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 8)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 9)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 11)] Net type of sig_async must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Analyzing module hsst_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Analyzing module hsstl_phy_mac_rdata_proc (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 48)] Net type of cond1_for_conti_skp_del must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 49)] Net type of cond2_for_conti_skp_del must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 50)] Net type of cond3_for_conti_skp_del must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 55)] Net type of all_match_conti_skp_del must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 9)] Net type of pclk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 10)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 11)] Net type of P_RDATA must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 12)] Net type of rx_det_done must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 13)] Net type of lx_rxdct_out_d must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 48)] Identifier cond1_for_conti_skp_del is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 49)] Identifier cond2_for_conti_skp_del is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 50)] Identifier cond3_for_conti_skp_del is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 55)] Identifier all_match_conti_skp_del is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 55)] Identifier cond1_for_conti_skp_del is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 55)] Identifier cond2_for_conti_skp_del is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 55)] Identifier cond3_for_conti_skp_del is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 66)] Identifier all_match_conti_skp_del is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 67)] Identifier all_match_conti_skp_del is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_v1_0 (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 92)] Net type of link_num_flag_synced must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 92)] Identifier link_num_flag_synced is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 100)] Identifier link_num_flag_synced is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 101)] Identifier link_num_flag_synced is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_rst_fsm_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_v1_0 (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 84)] Net type of P_PMA_LANE_PD_0 must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 85)] Net type of P_PMA_LANE_RST_0 must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 89)] Net type of P_PMA_TX_PD_0 must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 84)] Identifier P_PMA_LANE_PD_0 is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 85)] Identifier P_PMA_LANE_RST_0 is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 89)] Identifier P_PMA_TX_PD_0 is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 117)] Identifier P_PMA_LANE_PD_0 is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 118)] Identifier P_PMA_LANE_RST_0 is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 119)] Identifier P_PMA_TX_PD_0 is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_v1_0 (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 113)] Net type of ext_rst_n_sync must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 115)] Net type of ext_rst_n_sync must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 115)] Net type of mac_clk_req_n_s must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 94)] Net type of mac_clk_req_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 95)] Net type of phy_clk_req_n must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 113)] Identifier ext_rst_n_sync is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 115)] Identifier ext_rst_n_sync is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 115)] Identifier mac_clk_req_n_s is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 117)] Identifier mac_clk_req_n_s is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 119)] Identifier ext_rst_n_sync is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 119)] Identifier mac_clk_req_n_s is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module ips_hsst_rst_sync_v1_0 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 8)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 9)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 11)] Net type of sig_async must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 21)] Analyzing module ipm2l_pcie_hsstlp_x1_top (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 2447)] Net type of o_p_l2txn must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 2448)] Net type of o_p_l2txp must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 2494)] Net type of o_p_l3txn must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 2495)] Net type of o_p_l3txp must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 23)] Net type of i_p_refckn_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 24)] Net type of i_p_refckp_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 25)] Net type of i_p_tx_lane_pd_clkpath_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 26)] Net type of i_p_tx_lane_pd_piso_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 27)] Net type of i_p_tx_lane_pd_driver_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 28)] Net type of i_p_lane_pd_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 29)] Net type of i_p_lane_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 30)] Net type of i_p_rx_lane_pd_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 31)] Net type of o_p_clk2core_tx_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 32)] Net type of i_p_tx0_clk_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 33)] Net type of i_p_rx0_clk_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 34)] Net type of i_p_rx0_clk2_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 35)] Net type of i_pll_lock_rx_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 36)] Net type of o_p_refck2core_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 37)] Net type of i_p_pll_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 38)] Net type of i_p_tx_pma_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 39)] Net type of i_p_pcs_tx_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 40)] Net type of i_p_rx_pma_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 41)] Net type of i_p_pcs_rx_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 42)] Net type of i_p_pcs_cb_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 43)] Net type of i_p_lx_margin_ctl_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 44)] Net type of i_p_lx_swing_ctl_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 45)] Net type of i_p_lx_deemp_ctl_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 46)] Net type of i_p_lane_sync_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 47)] Net type of i_p_rate_change_tclk_on_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 48)] Net type of i_p_tx_ckdiv_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 49)] Net type of i_p_lx_rx_ckdiv_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 50)] Net type of i_p_lx_elecidle_en_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 51)] Net type of o_p_pll_lock_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 52)] Net type of o_p_rx_sigdet_sta_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 53)] Net type of o_p_lx_cdr_align_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 54)] Net type of i_p_lx_rxdct_en_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 55)] Net type of o_p_lx_rxdct_out_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 56)] Net type of o_p_pcs_lsm_synced_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 57)] Net type of i_p_pcs_nearend_loop_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 58)] Net type of i_p_pcs_farend_loop_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 59)] Net type of i_p_pma_nearend_ploop_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 60)] Net type of i_p_pma_nearend_sloop_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 61)] Net type of i_p_pma_farend_ploop_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 62)] Net type of i_p_rx_polarity_invert_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 63)] Net type of i_p_tx_beacon_en_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 64)] Net type of i_p_cfg_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 65)] Net type of i_p_cfg_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 66)] Net type of i_p_cfg_psel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 67)] Net type of i_p_cfg_enable must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 68)] Net type of i_p_cfg_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 69)] Net type of i_p_cfg_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 70)] Net type of i_p_cfg_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 71)] Net type of o_p_cfg_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 72)] Net type of o_p_cfg_int must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 73)] Net type of o_p_cfg_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 74)] Net type of i_p_l0rxn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 75)] Net type of i_p_l0rxp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 76)] Net type of o_p_l0txn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 77)] Net type of o_p_l0txp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 78)] Net type of i_txd_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 79)] Net type of i_tdispsel_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 80)] Net type of i_tdispctrl_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 81)] Net type of i_txk_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 82)] Net type of o_rxstatus_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 83)] Net type of o_rxd_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 84)] Net type of o_rdisper_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 85)] Net type of o_rdecer_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 86)] Net type of o_rxk_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 87)] Net type of i_p_pllpowerdown_0 must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 2447)] Identifier o_p_l2txn is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 2448)] Identifier o_p_l2txp is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 2494)] Identifier o_p_l3txn is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 2495)] Identifier o_p_l3txp is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 21)] Analyzing module ipm2l_pcie_hsstlp_x2_top (library work)
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2475)] Net type of o_p_l2txn must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2476)] Net type of o_p_l2txp must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2522)] Net type of o_p_l3txn must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4059: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2523)] Net type of o_p_l3txp must be explicitly declared when the default_nettype macro is set to none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 23)] Net type of i_p_refckn_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 24)] Net type of i_p_refckp_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 25)] Net type of i_p_tx_lane_pd_clkpath_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 26)] Net type of i_p_tx_lane_pd_clkpath_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 27)] Net type of i_p_tx_lane_pd_piso_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 28)] Net type of i_p_tx_lane_pd_piso_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 29)] Net type of i_p_tx_lane_pd_driver_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 30)] Net type of i_p_tx_lane_pd_driver_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 31)] Net type of i_p_lane_pd_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 32)] Net type of i_p_lane_pd_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 33)] Net type of i_p_lane_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 34)] Net type of i_p_lane_rst_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 35)] Net type of i_p_rx_lane_pd_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 36)] Net type of i_p_rx_lane_pd_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 37)] Net type of o_p_clk2core_tx_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 38)] Net type of o_p_clk2core_tx_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 39)] Net type of i_p_tx0_clk_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 40)] Net type of i_p_tx1_clk_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 41)] Net type of i_p_rx0_clk_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 42)] Net type of i_p_rx1_clk_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 43)] Net type of i_p_rx0_clk2_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 44)] Net type of i_p_rx1_clk2_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 45)] Net type of i_pll_lock_rx_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 46)] Net type of i_pll_lock_rx_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 47)] Net type of o_p_refck2core_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 48)] Net type of i_p_pll_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 49)] Net type of i_p_tx_pma_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 50)] Net type of i_p_tx_pma_rst_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 51)] Net type of i_p_pcs_tx_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 52)] Net type of i_p_pcs_tx_rst_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 53)] Net type of i_p_rx_pma_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 54)] Net type of i_p_rx_pma_rst_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 55)] Net type of i_p_pcs_rx_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 56)] Net type of i_p_pcs_rx_rst_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 57)] Net type of i_p_pcs_cb_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 58)] Net type of i_p_pcs_cb_rst_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 59)] Net type of i_p_lx_margin_ctl_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 60)] Net type of i_p_lx_margin_ctl_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 61)] Net type of i_p_lx_swing_ctl_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 62)] Net type of i_p_lx_swing_ctl_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 63)] Net type of i_p_lx_deemp_ctl_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 64)] Net type of i_p_lx_deemp_ctl_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 65)] Net type of i_p_lane_sync_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 66)] Net type of i_p_rate_change_tclk_on_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 67)] Net type of i_p_tx_ckdiv_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 68)] Net type of i_p_tx_ckdiv_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 69)] Net type of i_p_lx_rx_ckdiv_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 70)] Net type of i_p_lx_rx_ckdiv_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 71)] Net type of i_p_lx_elecidle_en_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 72)] Net type of i_p_lx_elecidle_en_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 73)] Net type of o_p_pll_lock_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 74)] Net type of o_p_rx_sigdet_sta_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 75)] Net type of o_p_rx_sigdet_sta_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 76)] Net type of o_p_lx_cdr_align_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 77)] Net type of o_p_lx_cdr_align_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 78)] Net type of i_p_lx_rxdct_en_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 79)] Net type of i_p_lx_rxdct_en_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 80)] Net type of o_p_lx_rxdct_out_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 81)] Net type of o_p_lx_rxdct_out_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 82)] Net type of o_p_pcs_lsm_synced_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 83)] Net type of o_p_pcs_lsm_synced_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 84)] Net type of i_p_pcs_nearend_loop_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 85)] Net type of i_p_pcs_farend_loop_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 86)] Net type of i_p_pma_nearend_ploop_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 87)] Net type of i_p_pma_nearend_sloop_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 88)] Net type of i_p_pma_farend_ploop_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 89)] Net type of i_p_pcs_nearend_loop_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 90)] Net type of i_p_pcs_farend_loop_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 91)] Net type of i_p_pma_nearend_ploop_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 92)] Net type of i_p_pma_nearend_sloop_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 93)] Net type of i_p_pma_farend_ploop_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 94)] Net type of i_p_rx_polarity_invert_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 95)] Net type of i_p_rx_polarity_invert_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 96)] Net type of i_p_tx_beacon_en_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 97)] Net type of i_p_tx_beacon_en_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 98)] Net type of i_p_cfg_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 99)] Net type of i_p_cfg_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 100)] Net type of i_p_cfg_psel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 101)] Net type of i_p_cfg_enable must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 102)] Net type of i_p_cfg_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 103)] Net type of i_p_cfg_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 104)] Net type of i_p_cfg_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 105)] Net type of o_p_cfg_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 106)] Net type of o_p_cfg_int must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 107)] Net type of o_p_cfg_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 108)] Net type of i_p_l0rxn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 109)] Net type of i_p_l0rxp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 110)] Net type of i_p_l1rxn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 111)] Net type of i_p_l1rxp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 112)] Net type of o_p_l0txn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 113)] Net type of o_p_l0txp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 114)] Net type of o_p_l1txn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 115)] Net type of o_p_l1txp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 116)] Net type of i_txd_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 117)] Net type of i_tdispsel_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 118)] Net type of i_tdispctrl_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 119)] Net type of i_txk_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 120)] Net type of i_txd_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 121)] Net type of i_tdispsel_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 122)] Net type of i_tdispctrl_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 123)] Net type of i_txk_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 124)] Net type of o_rxstatus_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 125)] Net type of o_rxd_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 126)] Net type of o_rdisper_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 127)] Net type of o_rdecer_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 128)] Net type of o_rxk_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 129)] Net type of o_rxstatus_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 130)] Net type of o_rxd_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 131)] Net type of o_rdisper_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 132)] Net type of o_rdecer_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 133)] Net type of o_rxk_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 134)] Net type of i_p_pllpowerdown_0 must be explicitly declared when default_nettype is none
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2475)] Identifier o_p_l2txn is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2476)] Identifier o_p_l2txp is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2522)] Identifier o_p_l3txn is not declared
E: Verilog-4039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 2523)] Identifier o_p_l3txp is not declared
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 21)] Analyzing module ipm2l_pcie_hsstlp_x4_top (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 23)] Net type of i_p_refckn_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 24)] Net type of i_p_refckp_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 25)] Net type of i_p_tx_lane_pd_clkpath_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 26)] Net type of i_p_tx_lane_pd_clkpath_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 27)] Net type of i_p_tx_lane_pd_clkpath_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 28)] Net type of i_p_tx_lane_pd_clkpath_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 29)] Net type of i_p_tx_lane_pd_piso_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 30)] Net type of i_p_tx_lane_pd_piso_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 31)] Net type of i_p_tx_lane_pd_piso_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 32)] Net type of i_p_tx_lane_pd_piso_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 33)] Net type of i_p_tx_lane_pd_driver_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 34)] Net type of i_p_tx_lane_pd_driver_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 35)] Net type of i_p_tx_lane_pd_driver_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 36)] Net type of i_p_tx_lane_pd_driver_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 37)] Net type of i_p_lane_pd_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 38)] Net type of i_p_lane_pd_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 39)] Net type of i_p_lane_pd_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 40)] Net type of i_p_lane_pd_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 41)] Net type of i_p_lane_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 42)] Net type of i_p_lane_rst_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 43)] Net type of i_p_lane_rst_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 44)] Net type of i_p_lane_rst_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 45)] Net type of i_p_rx_lane_pd_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 46)] Net type of i_p_rx_lane_pd_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 47)] Net type of i_p_rx_lane_pd_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 48)] Net type of i_p_rx_lane_pd_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 49)] Net type of o_p_clk2core_tx_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 50)] Net type of o_p_clk2core_tx_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 51)] Net type of i_p_tx0_clk_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 52)] Net type of i_p_tx1_clk_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 53)] Net type of i_p_tx2_clk_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 54)] Net type of i_p_tx3_clk_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 55)] Net type of i_p_rx0_clk_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 56)] Net type of i_p_rx1_clk_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 57)] Net type of i_p_rx2_clk_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 58)] Net type of i_p_rx3_clk_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 59)] Net type of i_p_rx0_clk2_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 60)] Net type of i_p_rx1_clk2_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 61)] Net type of i_p_rx2_clk2_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 62)] Net type of i_p_rx3_clk2_fr_core must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 63)] Net type of i_pll_lock_rx_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 64)] Net type of i_pll_lock_rx_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 65)] Net type of i_pll_lock_rx_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 66)] Net type of i_pll_lock_rx_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 67)] Net type of o_p_refck2core_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 68)] Net type of i_p_pll_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 69)] Net type of i_p_tx_pma_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 70)] Net type of i_p_tx_pma_rst_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 71)] Net type of i_p_tx_pma_rst_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 72)] Net type of i_p_tx_pma_rst_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 73)] Net type of i_p_pcs_tx_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 74)] Net type of i_p_pcs_tx_rst_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 75)] Net type of i_p_pcs_tx_rst_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 76)] Net type of i_p_pcs_tx_rst_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 77)] Net type of i_p_rx_pma_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 78)] Net type of i_p_rx_pma_rst_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 79)] Net type of i_p_rx_pma_rst_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 80)] Net type of i_p_rx_pma_rst_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 81)] Net type of i_p_pcs_rx_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 82)] Net type of i_p_pcs_rx_rst_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 83)] Net type of i_p_pcs_rx_rst_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 84)] Net type of i_p_pcs_rx_rst_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 85)] Net type of i_p_pcs_cb_rst_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 86)] Net type of i_p_pcs_cb_rst_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 87)] Net type of i_p_pcs_cb_rst_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 88)] Net type of i_p_pcs_cb_rst_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 89)] Net type of i_p_lx_margin_ctl_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 90)] Net type of i_p_lx_margin_ctl_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 91)] Net type of i_p_lx_margin_ctl_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 92)] Net type of i_p_lx_margin_ctl_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 93)] Net type of i_p_lx_swing_ctl_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 94)] Net type of i_p_lx_swing_ctl_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 95)] Net type of i_p_lx_swing_ctl_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 96)] Net type of i_p_lx_swing_ctl_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 97)] Net type of i_p_lx_deemp_ctl_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 98)] Net type of i_p_lx_deemp_ctl_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 99)] Net type of i_p_lx_deemp_ctl_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 100)] Net type of i_p_lx_deemp_ctl_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 101)] Net type of i_p_lane_sync_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 102)] Net type of i_p_rate_change_tclk_on_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 103)] Net type of i_p_tx_ckdiv_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 104)] Net type of i_p_tx_ckdiv_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 105)] Net type of i_p_tx_ckdiv_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 106)] Net type of i_p_tx_ckdiv_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 107)] Net type of i_p_lx_rx_ckdiv_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 108)] Net type of i_p_lx_rx_ckdiv_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 109)] Net type of i_p_lx_rx_ckdiv_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 110)] Net type of i_p_lx_rx_ckdiv_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 111)] Net type of i_p_lx_elecidle_en_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 112)] Net type of i_p_lx_elecidle_en_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 113)] Net type of i_p_lx_elecidle_en_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 114)] Net type of i_p_lx_elecidle_en_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 115)] Net type of o_p_pll_lock_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 116)] Net type of o_p_rx_sigdet_sta_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 117)] Net type of o_p_rx_sigdet_sta_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 118)] Net type of o_p_rx_sigdet_sta_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 119)] Net type of o_p_rx_sigdet_sta_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 120)] Net type of o_p_lx_cdr_align_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 121)] Net type of o_p_lx_cdr_align_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 122)] Net type of o_p_lx_cdr_align_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 123)] Net type of o_p_lx_cdr_align_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 124)] Net type of i_p_lx_rxdct_en_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 125)] Net type of i_p_lx_rxdct_en_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 126)] Net type of i_p_lx_rxdct_en_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 127)] Net type of i_p_lx_rxdct_en_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 128)] Net type of o_p_lx_rxdct_out_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 129)] Net type of o_p_lx_rxdct_out_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 130)] Net type of o_p_lx_rxdct_out_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 131)] Net type of o_p_lx_rxdct_out_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 132)] Net type of o_p_pcs_lsm_synced_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 133)] Net type of o_p_pcs_lsm_synced_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 134)] Net type of o_p_pcs_lsm_synced_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 135)] Net type of o_p_pcs_lsm_synced_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 136)] Net type of i_p_pcs_nearend_loop_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 137)] Net type of i_p_pcs_farend_loop_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 138)] Net type of i_p_pma_nearend_ploop_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 139)] Net type of i_p_pma_nearend_sloop_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 140)] Net type of i_p_pma_farend_ploop_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 141)] Net type of i_p_pcs_nearend_loop_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 142)] Net type of i_p_pcs_farend_loop_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 143)] Net type of i_p_pma_nearend_ploop_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 144)] Net type of i_p_pma_nearend_sloop_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 145)] Net type of i_p_pma_farend_ploop_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 146)] Net type of i_p_pcs_nearend_loop_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 147)] Net type of i_p_pcs_farend_loop_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 148)] Net type of i_p_pma_nearend_ploop_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 149)] Net type of i_p_pma_nearend_sloop_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 150)] Net type of i_p_pma_farend_ploop_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 151)] Net type of i_p_pcs_nearend_loop_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 152)] Net type of i_p_pcs_farend_loop_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 153)] Net type of i_p_pma_nearend_ploop_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 154)] Net type of i_p_pma_nearend_sloop_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 155)] Net type of i_p_pma_farend_ploop_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 156)] Net type of i_p_rx_polarity_invert_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 157)] Net type of i_p_rx_polarity_invert_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 158)] Net type of i_p_rx_polarity_invert_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 159)] Net type of i_p_rx_polarity_invert_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 160)] Net type of i_p_tx_beacon_en_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 161)] Net type of i_p_tx_beacon_en_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 162)] Net type of i_p_tx_beacon_en_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 163)] Net type of i_p_tx_beacon_en_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 164)] Net type of i_p_cfg_clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 165)] Net type of i_p_cfg_rst must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 166)] Net type of i_p_cfg_psel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 167)] Net type of i_p_cfg_enable must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 168)] Net type of i_p_cfg_write must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 169)] Net type of i_p_cfg_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 170)] Net type of i_p_cfg_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 171)] Net type of o_p_cfg_rdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 172)] Net type of o_p_cfg_int must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 173)] Net type of o_p_cfg_ready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 174)] Net type of i_p_l0rxn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 175)] Net type of i_p_l0rxp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 176)] Net type of i_p_l1rxn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 177)] Net type of i_p_l1rxp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 178)] Net type of i_p_l2rxn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 179)] Net type of i_p_l2rxp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 180)] Net type of i_p_l3rxn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 181)] Net type of i_p_l3rxp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 182)] Net type of o_p_l0txn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 183)] Net type of o_p_l0txp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 184)] Net type of o_p_l1txn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 185)] Net type of o_p_l1txp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 186)] Net type of o_p_l2txn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 187)] Net type of o_p_l2txp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 188)] Net type of o_p_l3txn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 189)] Net type of o_p_l3txp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 190)] Net type of i_txd_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 191)] Net type of i_tdispsel_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 192)] Net type of i_tdispctrl_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 193)] Net type of i_txk_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 194)] Net type of i_txd_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 195)] Net type of i_tdispsel_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 196)] Net type of i_tdispctrl_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 197)] Net type of i_txk_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 198)] Net type of i_txd_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 199)] Net type of i_tdispsel_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 200)] Net type of i_tdispctrl_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 201)] Net type of i_txk_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 202)] Net type of i_txd_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 203)] Net type of i_tdispsel_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 204)] Net type of i_tdispctrl_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 205)] Net type of i_txk_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 206)] Net type of o_rxstatus_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 207)] Net type of o_rxd_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 208)] Net type of o_rdisper_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 209)] Net type of o_rdecer_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 210)] Net type of o_rxk_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 211)] Net type of o_rxstatus_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 212)] Net type of o_rxd_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 213)] Net type of o_rdisper_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 214)] Net type of o_rdecer_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 215)] Net type of o_rxk_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 216)] Net type of o_rxstatus_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 217)] Net type of o_rxd_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 218)] Net type of o_rdisper_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 219)] Net type of o_rdecer_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 220)] Net type of o_rxk_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 221)] Net type of o_rxstatus_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 222)] Net type of o_rxd_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 223)] Net type of o_rdisper_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 224)] Net type of o_rdecer_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 225)] Net type of o_rxk_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 226)] Net type of i_p_pllpowerdown_0 must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v(line number: 17)] Analyzing module ipm2l_hsstlp_apb_bridge_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 17)] Analyzing module ipm2l_hsstlp_wrapper_v1_6 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2086)] Net type of P_REFCK2CORE_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2087)] Net type of P_PLL_READY_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2088)] Net type of P_RESCAL_RST_I_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2089)] Net type of P_PLL_REF_CLK_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2090)] Net type of P_PLL_RST_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2091)] Net type of P_PLLPOWERDOWN_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2092)] Net type of P_LANE_SYNC_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2093)] Net type of P_RATE_CHANGE_TCLK_ON_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2094)] Net type of REFCLK_CML_N_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2095)] Net type of REFCLK_CML_P_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2097)] Net type of P_REFCK2CORE_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2098)] Net type of P_PLL_READY_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2100)] Net type of P_RESCAL_RST_I_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2101)] Net type of P_PLL_REF_CLK_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2102)] Net type of P_PLL_RST_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2103)] Net type of P_PLLPOWERDOWN_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2104)] Net type of P_LANE_SYNC_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2105)] Net type of P_RATE_CHANGE_TCLK_ON_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2107)] Net type of REFCLK_CML_N_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2108)] Net type of REFCLK_CML_P_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2111)] Net type of P_TX_SDN_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2112)] Net type of P_TX_SDP_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2114)] Net type of P_PCS_RX_MCB_STATUS_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2115)] Net type of P_PCS_LSM_SYNCED_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2116)] Net type of P_RDATA_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2117)] Net type of P_RCLK2FABRIC_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2118)] Net type of P_TCLK2FABRIC_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2119)] Net type of P_RX_SIGDET_STATUS_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2120)] Net type of P_RX_SATA_COMINIT_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2121)] Net type of P_RX_SATA_COMWAKE_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2122)] Net type of P_RX_READY_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2123)] Net type of P_TX_RXDET_STATUS_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2125)] Net type of P_RX_SDN_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2126)] Net type of P_RX_SDP_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2128)] Net type of P_RX_CLK_FR_CORE_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2129)] Net type of P_RCLK2_FR_CORE_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2130)] Net type of P_TX_CLK_FR_CORE_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2131)] Net type of P_TCLK2_FR_CORE_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2132)] Net type of P_PCS_TX_RST_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2133)] Net type of P_PCS_RX_RST_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2134)] Net type of P_PCS_CB_RST_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2135)] Net type of P_RXGEAR_SLIP_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2136)] Net type of P_TDATA_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2137)] Net type of P_PCS_WORD_ALIGN_EN_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2138)] Net type of P_RX_POLARITY_INVERT_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2139)] Net type of P_PCS_MCB_EXT_EN_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2140)] Net type of P_PCS_NEAREND_LOOP_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2141)] Net type of P_PCS_FAREND_LOOP_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2142)] Net type of P_PMA_NEAREND_PLOOP_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2143)] Net type of P_PMA_NEAREND_SLOOP_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2144)] Net type of P_PMA_FAREND_PLOOP_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2145)] Net type of P_TX_BEACON_EN_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2146)] Net type of P_LANE_PD_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2147)] Net type of P_LANE_RST_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2148)] Net type of P_RX_LANE_PD_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2149)] Net type of P_RX_PMA_RST_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2150)] Net type of P_TX_DEEMP_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2151)] Net type of P_TX_SWING_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2152)] Net type of P_TX_RXDET_REQ_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2153)] Net type of P_TX_RATE_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2154)] Net type of P_TX_MARGIN_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2155)] Net type of P_TX_PMA_RST_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2156)] Net type of P_TX_LANE_PD_CLKPATH_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2157)] Net type of P_TX_LANE_PD_PISO_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2158)] Net type of P_TX_LANE_PD_DRIVER_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2159)] Net type of P_RX_RATE_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2160)] Net type of P_RX_HIGHZ_0 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2163)] Net type of P_TX_SDN_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2164)] Net type of P_TX_SDP_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2166)] Net type of P_PCS_RX_MCB_STATUS_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2167)] Net type of P_PCS_LSM_SYNCED_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2168)] Net type of P_RDATA_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2169)] Net type of P_RCLK2FABRIC_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2170)] Net type of P_TCLK2FABRIC_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2171)] Net type of P_RX_SIGDET_STATUS_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2172)] Net type of P_RX_SATA_COMINIT_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2173)] Net type of P_RX_SATA_COMWAKE_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2174)] Net type of P_RX_READY_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2175)] Net type of P_TX_RXDET_STATUS_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2177)] Net type of P_RX_SDN_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2178)] Net type of P_RX_SDP_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2180)] Net type of P_RX_CLK_FR_CORE_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2181)] Net type of P_RCLK2_FR_CORE_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2182)] Net type of P_TX_CLK_FR_CORE_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2183)] Net type of P_TCLK2_FR_CORE_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2184)] Net type of P_PCS_TX_RST_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2185)] Net type of P_PCS_RX_RST_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2186)] Net type of P_PCS_CB_RST_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2187)] Net type of P_RXGEAR_SLIP_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2188)] Net type of P_TDATA_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2189)] Net type of P_PCS_WORD_ALIGN_EN_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2190)] Net type of P_RX_POLARITY_INVERT_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2191)] Net type of P_PCS_MCB_EXT_EN_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2192)] Net type of P_PCS_NEAREND_LOOP_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2193)] Net type of P_PCS_FAREND_LOOP_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2194)] Net type of P_PMA_NEAREND_PLOOP_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2195)] Net type of P_PMA_NEAREND_SLOOP_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2196)] Net type of P_PMA_FAREND_PLOOP_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2197)] Net type of P_TX_BEACON_EN_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2198)] Net type of P_LANE_PD_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2199)] Net type of P_LANE_RST_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2200)] Net type of P_RX_LANE_PD_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2201)] Net type of P_RX_PMA_RST_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2202)] Net type of P_TX_DEEMP_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2203)] Net type of P_TX_SWING_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2204)] Net type of P_TX_RXDET_REQ_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2205)] Net type of P_TX_RATE_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2206)] Net type of P_TX_MARGIN_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2207)] Net type of P_TX_PMA_RST_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2208)] Net type of P_TX_LANE_PD_CLKPATH_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2209)] Net type of P_TX_LANE_PD_PISO_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2210)] Net type of P_TX_LANE_PD_DRIVER_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2211)] Net type of P_RX_RATE_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2212)] Net type of P_RX_HIGHZ_1 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2215)] Net type of P_TX_SDN_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2216)] Net type of P_TX_SDP_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2218)] Net type of P_PCS_RX_MCB_STATUS_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2219)] Net type of P_PCS_LSM_SYNCED_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2220)] Net type of P_RDATA_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2221)] Net type of P_RCLK2FABRIC_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2222)] Net type of P_TCLK2FABRIC_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2223)] Net type of P_RX_SIGDET_STATUS_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2224)] Net type of P_RX_SATA_COMINIT_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2225)] Net type of P_RX_SATA_COMWAKE_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2226)] Net type of P_RX_READY_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2227)] Net type of P_TX_RXDET_STATUS_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2229)] Net type of P_RX_SDN_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2230)] Net type of P_RX_SDP_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2232)] Net type of P_RX_CLK_FR_CORE_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2233)] Net type of P_RCLK2_FR_CORE_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2234)] Net type of P_TX_CLK_FR_CORE_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2235)] Net type of P_TCLK2_FR_CORE_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2236)] Net type of P_PCS_TX_RST_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2237)] Net type of P_PCS_RX_RST_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2238)] Net type of P_PCS_CB_RST_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2239)] Net type of P_RXGEAR_SLIP_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2240)] Net type of P_TDATA_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2241)] Net type of P_PCS_WORD_ALIGN_EN_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2242)] Net type of P_RX_POLARITY_INVERT_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2243)] Net type of P_PCS_MCB_EXT_EN_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2244)] Net type of P_PCS_NEAREND_LOOP_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2245)] Net type of P_PCS_FAREND_LOOP_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2246)] Net type of P_PMA_NEAREND_PLOOP_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2247)] Net type of P_PMA_NEAREND_SLOOP_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2248)] Net type of P_PMA_FAREND_PLOOP_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2249)] Net type of P_TX_BEACON_EN_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2250)] Net type of P_LANE_PD_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2251)] Net type of P_LANE_RST_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2252)] Net type of P_RX_LANE_PD_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2253)] Net type of P_RX_PMA_RST_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2254)] Net type of P_TX_DEEMP_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2255)] Net type of P_TX_SWING_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2256)] Net type of P_TX_RXDET_REQ_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2257)] Net type of P_TX_RATE_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2258)] Net type of P_TX_MARGIN_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2259)] Net type of P_TX_PMA_RST_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2260)] Net type of P_TX_LANE_PD_CLKPATH_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2261)] Net type of P_TX_LANE_PD_PISO_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2262)] Net type of P_TX_LANE_PD_DRIVER_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2263)] Net type of P_RX_RATE_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2264)] Net type of P_RX_HIGHZ_2 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2267)] Net type of P_TX_SDN_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2268)] Net type of P_TX_SDP_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2270)] Net type of P_PCS_RX_MCB_STATUS_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2271)] Net type of P_PCS_LSM_SYNCED_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2272)] Net type of P_RDATA_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2273)] Net type of P_RCLK2FABRIC_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2274)] Net type of P_TCLK2FABRIC_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2275)] Net type of P_RX_SIGDET_STATUS_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2276)] Net type of P_RX_SATA_COMINIT_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2277)] Net type of P_RX_SATA_COMWAKE_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2278)] Net type of P_RX_READY_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2279)] Net type of P_TX_RXDET_STATUS_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2281)] Net type of P_RX_SDN_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2282)] Net type of P_RX_SDP_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2284)] Net type of P_RX_CLK_FR_CORE_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2285)] Net type of P_RCLK2_FR_CORE_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2286)] Net type of P_TX_CLK_FR_CORE_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2287)] Net type of P_TCLK2_FR_CORE_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2288)] Net type of P_PCS_TX_RST_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2289)] Net type of P_PCS_RX_RST_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2290)] Net type of P_PCS_CB_RST_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2291)] Net type of P_RXGEAR_SLIP_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2292)] Net type of P_TDATA_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2293)] Net type of P_PCS_WORD_ALIGN_EN_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2294)] Net type of P_RX_POLARITY_INVERT_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2295)] Net type of P_PCS_MCB_EXT_EN_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2296)] Net type of P_PCS_NEAREND_LOOP_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2297)] Net type of P_PCS_FAREND_LOOP_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2298)] Net type of P_PMA_NEAREND_PLOOP_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2299)] Net type of P_PMA_NEAREND_SLOOP_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2300)] Net type of P_PMA_FAREND_PLOOP_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2301)] Net type of P_TX_BEACON_EN_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2302)] Net type of P_LANE_PD_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2303)] Net type of P_LANE_RST_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2304)] Net type of P_RX_LANE_PD_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2305)] Net type of P_RX_PMA_RST_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2306)] Net type of P_TX_DEEMP_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2307)] Net type of P_TX_SWING_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2308)] Net type of P_TX_RXDET_REQ_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2309)] Net type of P_TX_RATE_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2310)] Net type of P_TX_MARGIN_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2311)] Net type of P_TX_PMA_RST_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2312)] Net type of P_TX_LANE_PD_CLKPATH_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2313)] Net type of P_TX_LANE_PD_PISO_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2314)] Net type of P_TX_LANE_PD_DRIVER_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2315)] Net type of P_RX_RATE_3 must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 2316)] Net type of P_RX_HIGHZ_3 must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v(line number: 16)] Analyzing module ipm2l_hsstlp_fifo_clr_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_rx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_sync_v1_0 (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 18)] Net type of clk must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 19)] Net type of rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 21)] Net type of sig_async must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_tx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rxlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_txlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 16)] Analyzing module pcie_test (library work)
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 22)] Net type of ref_clk_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 23)] Net type of ref_clk_p must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 24)] Net type of button_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 25)] Net type of power_up_rst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 26)] Net type of perst_n must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 31)] Net type of p_sel must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 32)] Net type of p_strb must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 33)] Net type of p_addr must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 34)] Net type of p_wdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 35)] Net type of p_ce must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 36)] Net type of p_we must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 42)] Net type of rxn must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 43)] Net type of rxp must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 47)] Net type of pcs_nearend_loop must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 48)] Net type of pma_nearend_ploop must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 49)] Net type of pma_nearend_sloop must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 52)] Net type of axis_master_tready must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 60)] Net type of axis_slave0_tvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 61)] Net type of axis_slave0_tdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 62)] Net type of axis_slave0_tlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 63)] Net type of axis_slave0_tuser must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 67)] Net type of axis_slave1_tvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 68)] Net type of axis_slave1_tdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 69)] Net type of axis_slave1_tlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 70)] Net type of axis_slave1_tuser must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 73)] Net type of axis_slave2_tvalid must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 74)] Net type of axis_slave2_tdata must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 75)] Net type of axis_slave2_tlast must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 76)] Net type of axis_slave2_tuser must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 112)] Net type of diag_ctrl_bus must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 116)] Net type of app_ras_des_sd_hold_ltssm must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 117)] Net type of app_ras_des_tba_ctrl must be explicitly declared when default_nettype is none
E: Verilog-4143: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 119)] Net type of dyn_debug_info_sel must be explicitly declared when default_nettype is none
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v(line number: 18)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v successfully.
I: Module "OV_NPU_PCIe" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:33s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Nov  4 00:43:41 2025
Action compile: Peak memory pool usage is 147 MB
