[{"DBLP title": "Scope - quality retaining display rendering workload scaling based on user-smartphone distance.", "DBLP authors": ["Kent W. Nixon", "Xiang Chen", "Yiran Chen"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967073", "OA papers": [{"PaperId": "https://openalex.org/W2532077617", "PaperTitle": "Scope - quality retaining display rendering workload scaling based on user-smartphone distance", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Pittsburgh": 2.0, "George Mason University": 1.0}, "Authors": ["Kent W. Nixon", "Xiang Chen", "Yi Chen"]}]}, {"DBLP title": "NVSim-CAM: a circuit-level simulator for emerging nonvolatile memory based content-addressable memory.", "DBLP authors": ["Shuangchen Li", "Liu Liu", "Peng Gu", "Cong Xu", "Yuan Xie"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967059", "OA papers": [{"PaperId": "https://openalex.org/W2536491920", "PaperTitle": "NVSim-CAM", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California, Santa Barbara": 4.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Shuangchen Li", "Liu Liu", "Peng Gu", "Cong Xu", "Yuan Xie"]}]}, {"DBLP title": "Design technology for fault-free and maximally-parallel wavelength-routed optical networks-on-chip.", "DBLP authors": ["Andrea Peano", "Luca Ramini", "Marco Gavanelli", "Maddalena Nonato", "Davide Bertozzi"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967023", "OA papers": [{"PaperId": "https://openalex.org/W2537055760", "PaperTitle": "Design technology for fault-free and maximally-parallel wavelength-routed optical networks-on-chip", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Ferrara": 5.0}, "Authors": ["Andrea Peano", "Luca Ramini", "Marco Gavanelli", "Maddalena Nonato", "Davide Bertozzi"]}]}, {"DBLP title": "Fast generation of lexicographic satisfiable assignments: enabling canonicity in SAT-based applications.", "DBLP authors": ["Ana Petkovska", "Alan Mishchenko", "Mathias Soeken", "Giovanni De Micheli", "Robert K. Brayton", "Paolo Ienne"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967040", "OA papers": [{"PaperId": "https://openalex.org/W2500727157", "PaperTitle": "Fast generation of lexicographic satisfiable assignments", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0, "University of California, Berkeley": 2.0}, "Authors": ["Ana Petkovska", "Alan Mishchenko", "Mathias Soeken", "Giovanni De Micheli", "Robert K. Brayton", "Paolo Ienne"]}]}, {"DBLP title": "Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits.", "DBLP authors": ["Nian-Ze Lee", "Hao-Yuan Kuo", "Yi-Hsiang Lai", "Jie-Hong R. Jiang"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967001", "OA papers": [{"PaperId": "https://openalex.org/W2534141200", "PaperTitle": "Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Nian-Ze Lee", "Hao-Yuan Kuo", "Yi-Hsiang Lai", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "A flash-based digital circuit design flow.", "DBLP authors": ["Monther Abusultan", "Sunil P. Khatri"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2966990", "OA papers": [{"PaperId": "https://openalex.org/W2532207493", "PaperTitle": "A flash-based digital circuit design flow", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Monther Abusultan", "Sunil P. Khatri"]}]}, {"DBLP title": "MrDP: multiple-row detailed placement of heterogeneous-sized cells for advanced nodes.", "DBLP authors": ["Yibo Lin", "Bei Yu", "Xiaoqing Xu", "Jhih-Rong Gao", "Natarajan Viswanathan", "Wen-Hao Liu", "Zhuo Li", "Charles J. Alpert", "David Z. Pan"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967055", "OA papers": [{"PaperId": "https://openalex.org/W2535234615", "PaperTitle": "MrDP", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"The University of Texas at Austin": 3.0, "Chinese University of Hong Kong": 1.0, "Cadence Design Systems (United States)": 5.0}, "Authors": ["Yibo Lin", "Bei Yu", "Xiaoqing Xu", "Jhih-Rong Gao", "Natarajan Viswanathan", "Wen-Hao Liu", "Zhuo Li", "Charles J. Alpert", "David Z. Pan"]}]}, {"DBLP title": "OWARU: free space-aware timing-driven incremental placement.", "DBLP authors": ["Jinwook Jung", "Gi-Joon Nam", "Lakshmi N. Reddy", "Iris Hui-Ru Jiang", "Youngsoo Shin"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967062", "OA papers": [{"PaperId": "https://openalex.org/W2532683594", "PaperTitle": "OWARU", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "IBM (United States)": 2.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Jinwook Jung", "Gi-Joon Nam", "Lakshmi Reddy", "Iris Hui-Ru Jiang", "Youngsoo Shin"]}]}, {"DBLP title": "Detailed placement for modern FPGAs using 2D dynamic programming.", "DBLP authors": ["Shounak Dhar", "Saurabh N. Adya", "Love Singhal", "Mahesh A. Iyer", "David Z. Pan"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967024", "OA papers": [{"PaperId": "https://openalex.org/W2536774307", "PaperTitle": "Detailed placement for modern FPGAs using 2D dynamic programming", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"The University of Texas at Austin": 2.0, "Intel (United States)": 3.0}, "Authors": ["Shounak Dhar", "Saurabh Adya", "Love Singhal", "Mahesh A. Iyer", "David Z. Pan"]}]}, {"DBLP title": "Security and privacy threats to on-chip non-volatile memories and countermeasures.", "DBLP authors": ["Swaroop Ghosh", "Mohammad Nasim Imtiaz Khan", "Asmit De", "Jae-Won Jang"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980064", "OA papers": [{"PaperId": "https://openalex.org/W2533624512", "PaperTitle": "Security and privacy threats to on-chip non-volatile memories and countermeasures", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Swaroop Ghosh", "Mohammad Monirujjaman Khan", "Asmit De", "Jae Eun Jang"]}]}, {"DBLP title": "Security engineering of nanostructures and nanomaterials.", "DBLP authors": ["Davood Shahrjerdi", "Bayan Nasri", "D. Armstrong", "Abdullah Alharbi", "Ramesh Karri"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980065", "OA papers": [{"PaperId": "https://openalex.org/W2537525523", "PaperTitle": "Security engineering of nanostructures and nanomaterials", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Department of Electrical and Computer Engineering, New York University, Brooklyn, 11201, USA": 5.0}, "Authors": ["Davood Shahrjerdi", "Bahous Nasri", "Darren Armstrong", "Abdullah G. Alharbi", "Ramesh Karri"]}]}, {"DBLP title": "Caffeine: towards uniformed representation and acceleration for deep convolutional neural networks.", "DBLP authors": ["Chen Zhang", "Zhenman Fang", "Peipei Zhou", "Peichen Pan", "Jason Cong"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967011", "OA papers": [{"PaperId": "https://openalex.org/W2520083297", "PaperTitle": "Caffeine", "Year": 2016, "CitationCount": 225, "EstimatedCitation": 225, "Affiliations": {"Peking University": 2.0, "University of California, Los Angeles": 2.0, "Falcon-computing Inc., USA": 1.0}, "Authors": ["Chen Zhang", "Zhenman Fang", "Peipei Zhou", "Peichen Pan", "Jason Cong"]}]}, {"DBLP title": "Re-architecting the on-chip memory sub-system of machine-learning accelerator for embedded devices.", "DBLP authors": ["Ying Wang", "Huawei Li", "Xiaowei Li"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967068", "OA papers": [{"PaperId": "https://openalex.org/W2537962049", "PaperTitle": "Re-architecting the on-chip memory sub-system of machine-learning accelerator for embedded devices", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Institute of Computing Technology": 1.5, "Chinese Academy of Sciences": 1.5}, "Authors": ["Ying Wang", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "A data locality-aware design framework for reconfigurable sparse matrix-vector multiplication kernel.", "DBLP authors": ["Sicheng Li", "Yandan Wang", "Wujie Wen", "Yu Wang", "Yiran Chen", "Hai Li"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2966987", "OA papers": [{"PaperId": "https://openalex.org/W2535419693", "PaperTitle": "A data locality-aware design framework for reconfigurable sparse matrix-vector multiplication kernel", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Pittsburgh": 4.0, "Florida International University": 1.0, "Tsinghua University": 1.0}, "Authors": ["Sicheng Li", "Yandan Wang", "Wujie Wen", "Yu Wang", "Yi Chen", "Hai Li"]}]}, {"DBLP title": "Compact oscillation neuron exploiting metal-insulator-transition for neuromorphic computing.", "DBLP authors": ["Pai-Yu Chen", "Jae-sun Seo", "Yu Cao", "Shimeng Yu"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967015", "OA papers": [{"PaperId": "https://openalex.org/W2534033215", "PaperTitle": "Compact oscillation neuron exploiting metal-insulator-transition for neuromorphic computing", "Year": 2016, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Arizona State University": 4.0}, "Authors": ["Pai-Yu Chen", "Jae-sun Seo", "Yu Cao", "Shimeng Yu"]}]}, {"DBLP title": "A new tightly-coupled transient electro-thermal simulation method for power electronics.", "DBLP authors": ["Quan Chen", "Wim Schoenmaker"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2966993", "OA papers": [{"PaperId": "https://openalex.org/W2538134169", "PaperTitle": "A new tightly-coupled transient electro-thermal simulation method for power electronics", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Department of Electrical and Electronic Engineering, The University of Hong Kong, Pokfulam, Hong Kong": 1.0, "Magwel (Belgium)": 1.0}, "Authors": ["Quan Chen", "Wim Schoenmaker"]}]}, {"DBLP title": "A tensor-based volterra series black-box nonlinear system identification and simulation framework.", "DBLP authors": ["Kim Batselier", "Zhongming Chen", "Haotian Liu", "Ngai Wong"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2966996", "OA papers": [{"PaperId": "https://openalex.org/W2534828380", "PaperTitle": "A tensor-based volterra series black-box nonlinear system identification and simulation framework", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Hong Kong University of Science and Technology": 3.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Kim Batselier", "Zhongming Chen", "Haotian Liu", "Ngai Wong"]}]}, {"DBLP title": "Efficient statistical analysis for correlated rare failure events via asymptotic probability approximation.", "DBLP authors": ["Handi Yu", "Jun Tao", "Changhai Liao", "Yangfeng Su", "Dian Zhou", "Xuan Zeng", "Xin Li"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967029", "OA papers": [{"PaperId": "https://openalex.org/W2536042654", "PaperTitle": "Efficient statistical analysis for correlated rare failure events via asymptotic probability approximation", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 2.5, "Fudan University": 3.5, "Carnegie Mellon University": 1.0}, "Authors": ["Handi Yu", "Jun Tao", "Changhai Liao", "Yangfeng Su", "Dian Zhou", "Xuan Zeng", "Xin Li"]}]}, {"DBLP title": "Duplex: simultaneous parameter-performance exploration for optimizing analog circuits.", "DBLP authors": ["Seyed Nematollah Ahmadyan", "Shobha Vasudevan"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967026", "OA papers": [{"PaperId": "https://openalex.org/W2514089600", "PaperTitle": "Duplex", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Seyed Nematollah Ahmadyan", "Shobha Vasudevan"]}]}, {"DBLP title": "Improved flop tray-based design implementation for power reduction.", "DBLP authors": ["Andrew B. Kahng", "Jiajia Li", "Lutong Wang"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967047", "OA papers": [{"PaperId": "https://openalex.org/W2535521862", "PaperTitle": "Improved flop tray-based design implementation for power reduction", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Andrew B. Kahng", "Jiajia Li", "Lutong Wang"]}]}, {"DBLP title": "RC-aware global routing.", "DBLP authors": ["Rudolf Scheifele"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967067", "OA papers": [{"PaperId": "https://openalex.org/W2534264947", "PaperTitle": "RC-aware global routing", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Bonn": 1.0}, "Authors": ["Rudolf Scheifele"]}]}, {"DBLP title": "Scalable, high-quality, SAT-based multi-layer escape routing.", "DBLP authors": ["Sam Bayless", "Holger H. Hoos", "Alan J. Hu"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967072", "OA papers": [{"PaperId": "https://openalex.org/W2539033800", "PaperTitle": "Scalable, high-quality, SAT-based multi-layer escape routing", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of British Columbia": 3.0}, "Authors": ["Sam Bayless", "Holger H. Hoos", "Alan J. Hu"]}]}, {"DBLP title": "Redistribution layer routing for integrated fan-out wafer-level chip-scale packages.", "DBLP authors": ["Bo-Qiao Lin", "Ting-Chou Lin", "Yao-Wen Chang"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967070", "OA papers": [{"PaperId": "https://openalex.org/W2536308627", "PaperTitle": "Redistribution layer routing for integrated fan-out wafer-level chip-scale packages", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Bo-Qiao Lin", "Ting-Chou Lin", "Yao-Wen Chang"]}]}, {"DBLP title": "The architecture value engine: measuring and delivering sustainable SoC improvement.", "DBLP authors": ["Juan Antonio Carballo", "Bangqi Xu"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980066", "OA papers": [{"PaperId": "https://openalex.org/W2538661245", "PaperTitle": "The architecture value engine: measuring and delivering sustainable SoC improvement", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"[AMD Corporation, Sunnyvale, CA, USA]": 1.0, "University of California, San Diego": 1.0}, "Authors": ["Juan-Antonio Carballo", "Bangqi Xu"]}]}, {"DBLP title": "Circuit valorization in the IC design ecosystem.", "DBLP authors": ["Jos\u00e9 Pineda de Gyvez", "Hamed Fatemi", "Maarten Vertregt"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980067", "OA papers": [{"PaperId": "https://openalex.org/W2537666223", "PaperTitle": "Circuit valorization in the IC design ecosystem", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NXP (Netherlands)": 3.0}, "Authors": ["Jose Pineda de Gyvez", "Hamed Fatemi", "Maarten Vertregt"]}]}, {"DBLP title": "Interconnect-aware device targeting from PPA perspective.", "DBLP authors": ["Mustafa Badaroglu", "Jeff Xu"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980068", "OA papers": [{"PaperId": "https://openalex.org/W2538441494", "PaperTitle": "Interconnect-aware device targeting from PPA perspective", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Qualcomm Europe, Inc., Belgium": 1.0, "Qualcomm (United States)": 1.0}, "Authors": ["Mustafa Badaroglu", "Jeff L Xu"]}]}, {"DBLP title": "Measuring progress and value of IC implementation technology.", "DBLP authors": ["Andrew B. Kahng", "Hyein Lee", "Jiajia Li"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980069", "OA papers": [{"PaperId": "https://openalex.org/W2533711050", "PaperTitle": "Measuring progress and value of IC implementation technology", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Andrew B. Kahng", "Hye-In Lee", "Jiajia Li"]}]}, {"DBLP title": "Provably secure camouflaging strategy for IC protection.", "DBLP authors": ["Meng Li", "Kaveh Shamsi", "Travis Meade", "Zheng Zhao", "Bei Yu", "Yier Jin", "David Z. Pan"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967065", "OA papers": [{"PaperId": "https://openalex.org/W2536656707", "PaperTitle": "Provably secure camouflaging strategy for IC protection", "Year": 2016, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"The University of Texas at Austin": 3.0, "University of Central Florida": 3.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Lianqing Liu", "Kaveh Shamsi", "Travis Meade", "Zheng Zhao", "Bei Yu", "Yier Jin", "David Z. Pan"]}]}, {"DBLP title": "CamoPerturb: secure IC camouflaging for minterm protection.", "DBLP authors": ["Muhammad Yasin", "Bodhisatwa Mazumdar", "Ozgur Sinanoglu", "Jeyavijayan Rajendran"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967012", "OA papers": [{"PaperId": "https://openalex.org/W2532898432", "PaperTitle": "CamoPerturb", "Year": 2016, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"New York University": 1.0, "New York University Abu Dhabi, Abu Dhabi, U.A.E.": 2.0, "The University of Texas at Dallas": 1.0}, "Authors": ["Muhammad Yasin", "Bodhisatwa Mazumdar", "Ozgur Sinanoglu", "Jeyavijayan Rajendran"]}]}, {"DBLP title": "Chip editor: leveraging circuit edit for logic obfuscation and trusted fabrication.", "DBLP authors": ["Bicky Shakya", "Navid Asadizanjani", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967014", "OA papers": [{"PaperId": "https://openalex.org/W2534454057", "PaperTitle": "Chip editor", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Bicky Shakya", "Navid Asadizanjani", "Domenic Forte", "Mark Tehranipoor"]}]}, {"DBLP title": "Arbitrary streaming permutations with minimum memory and latency.", "DBLP authors": ["Thaddeus Koehn", "Peter M. Athanas"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967004", "OA papers": [{"PaperId": "https://openalex.org/W2534984983", "PaperTitle": "Arbitrary streaming permutations with minimum memory and latency", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Thaddeus Koehn", "Peter Athanas"]}]}, {"DBLP title": "Multibank memory optimization for parallel data access in multiple data arrays.", "DBLP authors": ["Shouyi Yin", "Zhicong Xie", "Chenyue Meng", "Leibo Liu", "Shaojun Wei"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967056", "OA papers": [{"PaperId": "https://openalex.org/W2532269050", "PaperTitle": "Multibank memory optimization for parallel data access in multiple data arrays", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Tsinghua University": 2.5, "Institute of Microelectronics": 2.5}, "Authors": ["Shouyi Yin", "Zhicong Xie", "Chenyue Meng", "Leibo Liu", "Shaojun Wei"]}]}, {"DBLP title": "Allocation of multi-bit flip-flops in logic synthesis for power optimization.", "DBLP authors": ["Dongyoun Yi", "Taewhan Kim"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2966998", "OA papers": [{"PaperId": "https://openalex.org/W2533271602", "PaperTitle": "Allocation of multi-bit flip-flops in logic synthesis for power optimization", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Dongyoun Yi", "Taewhan Kim"]}]}, {"DBLP title": "Model-based design of resource-efficient automotive control software.", "DBLP authors": ["Wanli Chang", "Debayan Roy", "Licong Zhang", "Samarjit Chakraborty"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980075", "OA papers": [{"PaperId": "https://openalex.org/W2535224159", "PaperTitle": "Model-based design of resource-efficient automotive control software", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Singapore Institute of Technology": 1.0, ", Institute for Real-Time Computer Systems, TU Munich, Germany": 3.0}, "Authors": ["Wanli Chang", "Debayan Roy", "Licong Zhang", "Samarjit Chakraborty"]}]}, {"DBLP title": "Testing automotive embedded systems under X-in-the-loop setups.", "DBLP authors": ["Ghizlane Tibba", "Christoph Malz", "Christoph Stoermer", "Natarajan Nagarajan", "Licong Zhang", "Samarjit Chakraborty"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980076", "OA papers": [{"PaperId": "https://openalex.org/W2534836658", "PaperTitle": "Testing automotive embedded systems under X-in-the-loop setups", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Etas (Germany)": 4.0, "Technical University of Munich": 2.0}, "Authors": ["Ghizlane Tibba", "Christoph Malz", "Christoph Stoermer", "N. Nagarajan", "Licong Zhang", "Samarjit Chakraborty"]}]}, {"DBLP title": "Efficient statistical validation of machine learning systems for autonomous driving.", "DBLP authors": ["Weijing Shi", "Mohamed Baker Alawieh", "Xin Li", "Huafeng Yu", "Nikos Ar\u00e9chiga", "Nobuyuki Tomatsu"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980077", "OA papers": [{"PaperId": "https://openalex.org/W2532647779", "PaperTitle": "Efficient statistical validation of machine learning systems for autonomous driving", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Carnegie Mellon University": 3.0, "Boeing (United States)": 1.0, "Toyota Motor Corporation (United States)": 2.0}, "Authors": ["Weijing Shi", "Mohamed Baker Alawieh", "Xin Li", "Huafeng Yu", "Nikos Arechiga", "Nobuyuki Tomatsu"]}]}, {"DBLP title": "CONVINCE: a cross-layer modeling, exploration and validation framework for next-generation connected vehicles.", "DBLP authors": ["Bowen Zheng", "Chung-Wei Lin", "Huafeng Yu", "Hengyi Liang", "Qi Zhu"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980078", "OA papers": [{"PaperId": "https://openalex.org/W2531947542", "PaperTitle": "CONVINCE", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Riverside": 3.0, "Toyota Motor Corporation (United States)": 1.0, "Boeing (United States)": 1.0}, "Authors": ["Bowen Zheng", "Chung-Wei Lin", "Huafeng Yu", "Hengyi Liang", "Qi Zhu"]}]}, {"DBLP title": "Overview of the 2016 CAD contest at ICCAD.", "DBLP authors": ["Shih-Hsu Huang", "Rung-Bin Lin", "Myung-Chul Kim", "Shigetoshi Nakatake"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980070", "OA papers": [{"PaperId": "https://openalex.org/W2915205650", "PaperTitle": "Overview of the 2016 CAD contest at ICCAD", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chung Yuan Christian University": 1.0, "Yuan Ze University": 1.0, "IBM (United States)": 1.0, "The University of Kitakyushu": 1.0}, "Authors": ["Shih-Hsu Huang", "Rung-Bin Lin", "Myungchul Kim", "Shigetoshi Nakatake"]}]}, {"DBLP title": "ICCAD-2016 CAD contest in large-scale identical fault search.", "DBLP authors": ["Tangent Wei", "Luke Lin"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980071", "OA papers": [{"PaperId": "https://openalex.org/W2536600004", "PaperTitle": "ICCAD-2016 CAD contest in large-scale identical fault search", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Synopsys Taiwan Co., Ltd., No.25, Gongye E. 4th Rd., East Dist., Hsinchu, Taiwan": 2.0}, "Authors": ["Tangent Wei", "Luke Lin"]}]}, {"DBLP title": "ICCAD-2016 CAD contest in non-exact projective NPNP boolean matching and benchmark suite.", "DBLP authors": ["Chi-An (Rocky) Wu", "Chih-Jen (Jacky) Hsu", "Kei-Yong Khoo"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980072", "OA papers": [{"PaperId": "https://openalex.org/W2533987500", "PaperTitle": "ICCAD-2016 CAD contest in non-exact projective NPNP boolean matching and benchmark suite", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Cadence Taiwan, Inc., 6-5, Du Sing Rd., Industrial Based Science Park, Hsinchu, Taiwan#TAB#": 2.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Chi-An Wu", "Chih-Jen Hsu", "Kei-Yong Khoo"]}]}, {"DBLP title": "ICCAD-2016 CAD contest in pattern classification for integrated circuit design space analysis and benchmark suite.", "DBLP authors": ["Rasit Onur Topaloglu"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980073", "OA papers": [{"PaperId": "https://openalex.org/W2533275277", "PaperTitle": "ICCAD-2016 CAD contest in pattern classification for integrated circuit design space analysis and benchmark suite", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"IBM (United States)": 1.0}, "Authors": ["Rasit O. Topaloglu"]}]}, {"DBLP title": "OpenDesign flow database: the infrastructure for VLSI design and design automation research.", "DBLP authors": ["Jinwook Jung", "Iris Hui-Ru Jiang", "Gi-Joon Nam", "Victor N. Kravets", "Laleh Behjat", "Yih-Lang Li"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980074", "OA papers": [{"PaperId": "https://openalex.org/W2535520145", "PaperTitle": "OpenDesign flow database: the infrastructure for VLSI design and design automation research", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Korea Advanced Institute of Science and Technology": 1.0, "National Yang Ming Chiao Tung University": 2.0, "IBM Research - Thomas J. Watson Research Center": 2.0, "University of Calgary": 1.0}, "Authors": ["Jinwook Jung", "Iris Hui-Ru Jiang", "Gi-Joon Nam", "Victor N. Kravets", "Laleh Behjat", "Yin-Lang Li"]}]}, {"DBLP title": "Malicious LUT: a stealthy FPGA trojan injected and triggered by the design flow.", "DBLP authors": ["Christian Krieg", "Clifford Wolf", "Axel Jantsch"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967054", "OA papers": [{"PaperId": "https://openalex.org/W2536183451", "PaperTitle": "Malicious LUT", "Year": 2016, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Christian Krieg", "Clifford Wolf", "Axel Jantsch"]}]}, {"DBLP title": "On detecting delay anomalies introduced by hardware trojans.", "DBLP authors": ["Dylan Ismari", "Jim Plusquellic", "Charles Lamech", "Swarup Bhunia", "Fareena Saqib"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967061", "OA papers": [{"PaperId": "https://openalex.org/W2536656094", "PaperTitle": "On detecting delay anomalies introduced by hardware trojans", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of New Mexico": 2.0, "Intel (United States)": 1.0, "University of Florida": 1.0, "Florida Institute of Technology": 1.0}, "Authors": ["Dylan Ismari", "Jim Plusquellic", "Charles Lamech", "Swarup Bhunia", "Fareena Saqib"]}]}, {"DBLP title": "An optimization-theoretic approach for attacking physical unclonable functions.", "DBLP authors": ["Yuntao Liu", "Yang Xie", "Chongxi Bao", "Ankur Srivastava"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967000", "OA papers": [{"PaperId": "https://openalex.org/W2534000348", "PaperTitle": "An optimization-theoretic approach for attacking physical unclonable functions", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Maryland, College Park": 4.0}, "Authors": ["Yaowen Liu", "Yang Xie", "Chongxi Bao", "Ankur Srivastava"]}]}, {"DBLP title": "LRR-DPUF: learning resilient and reliable digital physical unclonable function.", "DBLP authors": ["Jin Miao", "Meng Li", "Subhendu Roy", "Bei Yu"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967051", "OA papers": [{"PaperId": "https://openalex.org/W2537766204", "PaperTitle": "LRR-DPUF", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Cadence Design Systems (United States)": 2.0, "The University of Texas at Austin": 1.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Jin Miao", "Lianqing Liu", "Subhendu Roy", "Bei Yu"]}]}, {"DBLP title": "Enabling online learning in lithography hotspot detection with information-theoretic feature optimization.", "DBLP authors": ["Hang Zhang", "Bei Yu", "Evangeline F. Y. Young"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967032", "OA papers": [{"PaperId": "https://openalex.org/W2538780316", "PaperTitle": "Enabling online learning in lithography hotspot detection with information-theoretic feature optimization", "Year": 2016, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Hang Zhang", "Bei Yu", "Evangeline F. Y. Young"]}]}, {"DBLP title": "Incorporating cut redistribution with mask assignment to enable 1D gridded design.", "DBLP authors": ["Jian Kuang", "Evangeline F. Y. Young", "Bei Yu"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967048", "OA papers": [{"PaperId": "https://openalex.org/W2535823762", "PaperTitle": "Incorporating cut redistribution with mask assignment to enable 1D gridded design", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Jian Kuang", "Evangeline F. Y. Young", "Bei Yu"]}]}, {"DBLP title": "VCR: simultaneous via-template and cut-template-aware routing for directed self-assembly technology.", "DBLP authors": ["Yu-Hsuan Su", "Yao-Wen Chang"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967082", "OA papers": [{"PaperId": "https://openalex.org/W2537017624", "PaperTitle": "VCR", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Yu-Hsuan Su", "Yao-Wen Chang"]}]}, {"DBLP title": "DSA-compliant routing for two-dimensional patterns using block copolymer lithography.", "DBLP authors": ["Yu-Hsuan Su", "Yao-Wen Chang"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967025", "OA papers": [{"PaperId": "https://openalex.org/W2532444990", "PaperTitle": "DSA-compliant routing for two-dimensional patterns using block copolymer lithography", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Yu-Hsuan Su", "Yao-Wen Chang"]}]}, {"DBLP title": "The art of semi-formal bug hunting.", "DBLP authors": ["Pradeep Kumar Nalla", "Raj Kumar Gajavelly", "Jason Baumgartner", "Hari Mony", "Robert Kanzelman", "Alexander Ivrii"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967079", "OA papers": [{"PaperId": "https://openalex.org/W2536379404", "PaperTitle": "The art of semi-formal bug hunting", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"IBM Systems, Bangalore, India": 2.0, "IBM Systems, Austin, TX, United States": 2.0, "IBM (United States)": 1.0, "IBM Research - Haifa": 1.0}, "Authors": ["Pradeep K. Nalla", "Rajkumar Gajavelly", "Jason R. Baumgartner", "Hari Mony", "Robert L. Kanzelman", "Alexander Ivrii"]}]}, {"DBLP title": "Compiled symbolic simulation for systemC.", "DBLP authors": ["Vladimir Herdt", "Hoang M. Le", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967016", "OA papers": [{"PaperId": "https://openalex.org/W2534962781", "PaperTitle": "Compiled symbolic simulation for systemC", "Year": 2016, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Bremen": 4.0}, "Authors": ["Vladimir Herdt", "Hoang M. Le", "Daniel Grosse", "Rolf Drechsler"]}]}, {"DBLP title": "Exact diagnosis using boolean satisfiability.", "DBLP authors": ["Heinz Riener", "G\u00f6rschwin Fey"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967036", "OA papers": [{"PaperId": "https://openalex.org/W2528058901", "PaperTitle": "Exact diagnosis using boolean satisfiability", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"German Aerospace Center": 1.5, "University of Bremen": 0.5}, "Authors": ["Heinz Riener", "Goerschwin Fey"]}]}, {"DBLP title": "Efficient and accurate analysis of single event transients propagation using SMT-based techniques.", "DBLP authors": ["Ghaith Bany Hamad", "Ghaith Kazma", "Otmane A\u00eft Mohamed", "Yvon Savaria"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967027", "OA papers": [{"PaperId": "https://openalex.org/W2535823438", "PaperTitle": "Efficient and accurate analysis of single event transients propagation using SMT-based techniques", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Polytechnique Montr\u00e9al": 2.0, "Concordia University": 2.0}, "Authors": ["Ghaith Bany Hamad", "Ghaith Kazma", "Otmane Ait Mohamed", "Yvon Savaria"]}]}, {"DBLP title": "Power delivery in 3D packages: current crowding effects, dynamic IR drop and compensation network using sensors (invited paper).", "DBLP authors": ["Sukeshwar Kannan", "Mehdi Sadi", "Luke England"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980094", "OA papers": [{"PaperId": "https://openalex.org/W2536773536", "PaperTitle": "Power delivery in 3D packages", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"GLOBALFOUNDRIES US Inc.": 3.0}, "Authors": ["Sukeshwar Kannan", "Mehdi Sadi", "Luke England"]}]}, {"DBLP title": "Cost analysis and cost-driven IP reuse methodology for SoC design based on 2.5D/3D integration.", "DBLP authors": ["Dylan C. Stow", "Itir Akgun", "Russell Barnes", "Peng Gu", "Yuan Xie"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980095", "OA papers": [{"PaperId": "https://openalex.org/W2532719504", "PaperTitle": "Cost analysis and cost-driven IP reuse methodology for SoC design based on 2.5D/3D integration", "Year": 2016, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of California, Santa Barbara": 5.0}, "Authors": ["Dylan Stow", "Itir Akgun", "Russell Barnes", "Peng Gu", "Yuan Xie"]}]}, {"DBLP title": "Energy-efficient and reliable 3D network-on-chip (NoC): architectures and optimization algorithms.", "DBLP authors": ["Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980096", "OA papers": [{"PaperId": "https://openalex.org/W2539143739", "PaperTitle": "Energy-efficient and reliable 3D network-on-chip (NoC): architectures and optimization algorithms", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Washington State University": 3.0, "Duke University": 1.0}, "Authors": ["Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "The hype, myths, and realities of testing 3D integrated circuits.", "DBLP authors": ["Ran Wang", "Sergej Deutsch", "Mukesh Agrawal", "Krishnendu Chakrabarty"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980097", "OA papers": [{"PaperId": "https://openalex.org/W2539066057", "PaperTitle": "The hype, myths, and realities of testing 3D integrated circuits", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nvidia (United States)": 1.0, "Intel (United States)": 2.0, "Duke University": 1.0}, "Authors": ["Ran Wang", "Sergej Deutsch", "Mukesh Agrawal", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "TASA: toolchain-agnostic static software randomisation for critical real-time systems.", "DBLP authors": ["Leonidas Kosmidis", "Roberto Vargas", "David Morales", "Eduardo Qui\u00f1ones", "Jaume Abella", "Francisco J. Cazorla"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967078", "OA papers": [{"PaperId": "https://openalex.org/W2535446776", "PaperTitle": "TASA", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Barcelona Supercomputing Center": 1.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0, "Research Institute for Artificial Intelligence": 2.0, "Spanish National Research Council": 2.0}, "Authors": ["Leonidas Kosmidis", "Roberto Vargas", "David L.S. Morales", "Eduardo Quinones", "Jaume Abella", "Francisco J. Cazorla"]}]}, {"DBLP title": "Splitting functions in code management on scratchpad memories.", "DBLP authors": ["Youngbin Kim", "Jian Cai", "Yooseong Kim", "Kyoungwoo Lee", "Aviral Shrivastava"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967075", "OA papers": [{"PaperId": "https://openalex.org/W2536865140", "PaperTitle": "Splitting functions in code management on scratchpad memories", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Yonsei University": 2.0, "Arizona State University": 3.0}, "Authors": ["Young-bin Kim", "Jian Cai", "Yooseong Kim", "Kyoungwoo Lee", "Aviral Shrivastava"]}]}, {"DBLP title": "Adaptive performance prediction for integrated GPUs.", "DBLP authors": ["Ujjwal Gupta", "Joseph Campbell", "\u00dcmit Y. Ogras", "Raid Ayoub", "Michael Kishinevsky", "Francesco Paterna", "Suat Gumussoy"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2966997", "OA papers": [{"PaperId": "https://openalex.org/W2532279925", "PaperTitle": "Adaptive performance prediction for integrated GPUs", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Arizona State University": 3.0, "Intel (United States)": 3.0, "Institute of Electrical and Electronics Engineers": 1.0}, "Authors": ["Ujjwal Gupta", "Joe C. Campbell", "Umit Y. Ogras", "Raid Ayoub", "Michael Kishinevsky", "Francesco Paterna", "Suat Gumussoy"]}]}, {"DBLP title": "Energy-efficient fault tolerance approach for internet of things applications.", "DBLP authors": ["Teng Xu", "Miodrag Potkonjak"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967034", "OA papers": [{"PaperId": "https://openalex.org/W2532801406", "PaperTitle": "Energy-efficient fault tolerance approach for internet of things applications", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Teng Xu", "Miodrag Potkonjak"]}]}, {"DBLP title": "Critical path isolation for time-to-failure extension and lower voltage operation.", "DBLP authors": ["Yutaka Masuda", "Masanori Hashimoto", "Takao Onoye"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967019", "OA papers": [{"PaperId": "https://openalex.org/W2539042097", "PaperTitle": "Critical path isolation for time-to-failure extension and lower voltage operation", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Osaka University": 3.0}, "Authors": ["Yutaka Masuda", "Masanori Hashimoto", "Takao Onoye"]}]}, {"DBLP title": "Control synthesis and delay sensor deployment for efficient ASV designs.", "DBLP authors": ["Chaofan Li", "Sachin S. Sapatnekar", "Jiang Hu"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967017", "OA papers": [{"PaperId": "https://openalex.org/W2538467862", "PaperTitle": "Control synthesis and delay sensor deployment for efficient ASV designs", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas A&M University": 2.0, "University of Minnesota": 1.0}, "Authors": ["Chaofan Li", "Sachin S. Sapatnekar", "Jiang Hu"]}]}, {"DBLP title": "Performance driven routing for modern FPGAs.", "DBLP authors": ["PariVallal Kannan", "Satish Sivaswamy"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980082", "OA papers": [{"PaperId": "https://openalex.org/W2532108215", "PaperTitle": "Performance driven routing for modern FPGAs", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Xilinx (United States)": 2.0}, "Authors": ["Parivallal Kannan", "Satish B. Sivaswamy"]}]}, {"DBLP title": "UTPlaceF: a routability-driven FPGA placer with physical and congestion aware packing.", "DBLP authors": ["Wuxi Li", "Shounak Dhar", "David Z. Pan"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980083", "OA papers": [{"PaperId": "https://openalex.org/W2538165366", "PaperTitle": "UTPlaceF: a routability-driven FPGA placer with physical and congestion aware packing", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Wuxi Li", "Shounak Dhar", "David Z. Pan"]}]}, {"DBLP title": "RippleFPGA: a routability-driven placement for large-scale heterogeneous FPGAs.", "DBLP authors": ["Chak-Wa Pui", "Gengjie Chen", "Wing-Kai Chow", "Ka-Chun Lam", "Jian Kuang", "Peishan Tu", "Hang Zhang", "Evangeline F. Y. Young", "Bei Yu"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980084", "OA papers": [{"PaperId": "https://openalex.org/W2533722497", "PaperTitle": "RippleFPGA", "Year": 2016, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Chinese University of Hong Kong": 9.0}, "Authors": ["Chak-Wa Pui", "Gengjie Chen", "Wing-Kai Chow", "Ka Chi Lam", "Jian Kuang", "Peishan Tu", "Hang Zhang", "Evangeline F. Y. Young", "Bei Yu"]}]}, {"DBLP title": "GPlace: a congestion-aware placement tool for ultrascale FPGAs.", "DBLP authors": ["Ryan Pattison", "Ziad Abuowaimer", "Shawki Areibi", "Gary Gr\u00e9wal", "Anthony Vannelli"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980085", "OA papers": [{"PaperId": "https://openalex.org/W2535860792", "PaperTitle": "GPlace", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Guelph": 5.0}, "Authors": ["Ryan Pattison", "Ziad Abuowaimer", "Shawki Areibi", "Gary Grewal", "Anthony Vannelli"]}]}, {"DBLP title": "Resiliency in dynamically power managed designs.", "DBLP authors": ["Liangzhen Lai", "Vikas Chandra", "Rob Aitken"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980079", "OA papers": [{"PaperId": "https://openalex.org/W2534883458", "PaperTitle": "Resiliency in dynamically power managed designs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ARM Research, 150 Rose Orchard Way, San Jose, CA 95134, United States of America": 3.0}, "Authors": ["Liangzhen Lai", "Vikas Chandra", "Robert Campbell Aitken"]}]}, {"DBLP title": "Dynamic reliability management for near-threshold dark silicon processors.", "DBLP authors": ["Taeyoung Kim", "Zeyu Sun", "Chase Cook", "Jagadeesh Gaddipati", "Hai Wang", "Hai-Bao Chen", "Sheldon X.-D. Tan"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980080", "OA papers": [{"PaperId": "https://openalex.org/W2538462262", "PaperTitle": "Dynamic reliability management for near-threshold dark silicon processors", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Riverside": 5.0, "University of Electronic Science and Technology of China": 1.0, "Shanghai Jiao Tong University": 1.0}, "Authors": ["TaeYoung Kim", "Zeyu Sun", "Chase Cook", "Jagadeesh Gaddipati", "Hai Wang", "Hai-Bao Chen", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "A cross-layer approach for resiliency and energy efficiency in near threshold computing.", "DBLP authors": ["Mohammad Saber Golanbari", "Anteneh Gebregiorgis", "Fabian Oboril", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980081", "OA papers": [{"PaperId": "https://openalex.org/W2534150268", "PaperTitle": "A cross-layer approach for resiliency and energy efficiency in near threshold computing", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Karlsruhe Institute of Technology": 5.0}, "Authors": ["Mohammad Saber Golanbari", "Anteneh Gebregiorgis", "Fabian Oboril", "Saman Kiamehr", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Design space exploration of drone infrastructure for large-scale delivery services.", "DBLP authors": ["Sangyoung Park", "Licong Zhang", "Samarjit Chakraborty"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967022", "OA papers": [{"PaperId": "https://openalex.org/W2535321520", "PaperTitle": "Design space exploration of drone infrastructure for large-scale delivery services", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Sang Young Park", "Licong Zhang", "Samarjit Chakraborty"]}]}, {"DBLP title": "Multi-objective design optimization for flexible hybrid electronics.", "DBLP authors": ["Ganapati Bhat", "Ujjwal Gupta", "Nicholas Tran", "Jaehyun Park", "Sule Ozev", "\u00dcmit Y. Ogras"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967057", "OA papers": [{"PaperId": "https://openalex.org/W2538874655", "PaperTitle": "Multi-objective design optimization for flexible hybrid electronics", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Arizona State University": 6.0}, "Authors": ["Ganapati Bhat", "Ujjwal Gupta", "Nicholas M. Tran", "Jaehyun Park", "Sule Ozev", "Umit Y. Ogras"]}]}, {"DBLP title": "KCAD: kinetic cyber-attack detection method for cyber-physical additive manufacturing systems.", "DBLP authors": ["Sujit Rokka Chhetri", "Arquimedes Canedo", "Mohammad Abdullah Al Faruque"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967050", "OA papers": [{"PaperId": "https://openalex.org/W2537385619", "PaperTitle": "KCAD", "Year": 2016, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Sujit Rokka Chhetri", "Arquimedes Canedo", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "Autonomous sensor-context learning in dynamic human-centered internet-of-things environments.", "DBLP authors": ["Seyed Ali Rokni", "Hassan Ghasemzadeh"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967008", "OA papers": [{"PaperId": "https://openalex.org/W2535317522", "PaperTitle": "Autonomous sensor-context learning in dynamic human-centered internet-of-things environments", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Washington State University": 2.0}, "Authors": ["Seyed Ali Rokni", "Hassan Ghasemzadeh"]}]}, {"DBLP title": "Formulating customized specifications for resource allocation problem of distributed embedded systems.", "DBLP authors": ["Xinhai Zhang", "Lei Feng", "Martin T\u00f6rngren", "De-Jiu Chen"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967042", "OA papers": [{"PaperId": "https://openalex.org/W2537147975", "PaperTitle": "Formulating customized specifications for resource allocation problem of distributed embedded systems", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Royal Institute of Technology": 4.0}, "Authors": ["Xinhai Zhang", "Lei Feng", "Martin T\u00f6rngren", "DeJiu Chen"]}]}, {"DBLP title": "A polyhedral model-based framework for dataflow implementation on FPGA devices of iterative stencil loops.", "DBLP authors": ["Giuseppe Natale", "Giulio Stramondo", "Pietro Bressana", "Riccardo Cattaneo", "Donatella Sciuto", "Marco D. Santambrogio"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2966995", "OA papers": [{"PaperId": "https://openalex.org/W2538589664", "PaperTitle": "A polyhedral model-based framework for dataflow implementation on FPGA devices of iterative stencil loops", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Politecnico di Milano": 6.0}, "Authors": ["Giuseppe Natale", "Giulio Stramondo", "Pietro Bressana", "Riccardo Cattaneo", "Donatella Sciuto", "Marco D. Santambrogio"]}]}, {"DBLP title": "Efficient memory compression in deep neural networks using coarse-grain sparsification for speech applications.", "DBLP authors": ["Deepak Kadetotad", "Sairam Arunachalam", "Chaitali Chakrabarti", "Jae-sun Seo"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967028", "OA papers": [{"PaperId": "https://openalex.org/W2534720278", "PaperTitle": "Efficient memory compression in deep neural networks using coarse-grain sparsification for speech applications", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Arizona State University": 3.5, "Decision Systems (United States)": 0.5}, "Authors": ["Deepak Kadetotad", "Sairam Arunachalam", "Chaitali Chakrabarti", "Jae-sun Seo"]}]}, {"DBLP title": "Parallel code-specific CPU simulation with dynamic phase convergence modeling for HW/SW co-design.", "DBLP authors": ["Warren Kemmerer", "Wei Zuo", "Deming Chen"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967063", "OA papers": [{"PaperId": "https://openalex.org/W2533387234", "PaperTitle": "Parallel code-specific CPU simulation with dynamic phase convergence modeling for HW/SW co-design", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Warren Kemmerer", "Wei Zuo", "Deming Chen"]}]}, {"DBLP title": "Architectural-space exploration of approximate multipliers.", "DBLP authors": ["Semeen Rehman", "Walaa El-Harouni", "Muhammad Shafique", "Akash Kumar", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967005", "OA papers": [{"PaperId": "https://openalex.org/W2535375934", "PaperTitle": "Architectural-space exploration of approximate multipliers", "Year": 2016, "CitationCount": 101, "EstimatedCitation": 101, "Affiliations": {"TU Dresden": 2.0, "Karlsruhe Institute of Technology": 2.5, "TU Wien": 0.5}, "Authors": ["Semeen Rehman", "Walaa El-Harouni", "Muhammad Shafique", "Akash Kumar", "Jorg Henkel"]}]}, {"DBLP title": "Design of power-efficient approximate multipliers for approximate artificial neural networks.", "DBLP authors": ["Vojtech Mrazek", "Syed Shakib Sarwar", "Luk\u00e1s Sekanina", "Zdenek Vas\u00edcek", "Kaushik Roy"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967021", "OA papers": [{"PaperId": "https://openalex.org/W2533121491", "PaperTitle": "Design of power-efficient approximate multipliers for approximate artificial neural networks", "Year": 2016, "CitationCount": 102, "EstimatedCitation": 102, "Affiliations": {"Brno University of Technology": 3.0, "Purdue University West Lafayette": 2.0}, "Authors": ["Vojtech Mrazek", "Syed Shakib Sarwar", "Lukas Sekanina", "Zdenek Vasicek", "Kaushik Roy"]}]}, {"DBLP title": "Automated error prediction for approximate sequential circuits.", "DBLP authors": ["Amrut Kapare", "Hari Cherupalli", "John Sartori"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967007", "OA papers": [{"PaperId": "https://openalex.org/W2534108242", "PaperTitle": "Automated error prediction for approximate sequential circuits", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Minnesota United States of America": 3.0}, "Authors": ["Amrut Kapare", "Hari Cherupalli", "John Sartori"]}]}, {"DBLP title": "Approximation-aware rewriting of AIGs for error tolerant applications.", "DBLP authors": ["Arun Chandrasekharan", "Mathias Soeken", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967003", "OA papers": [{"PaperId": "https://openalex.org/W2537354715", "PaperTitle": "Approximation-aware rewriting of AIGs for error tolerant applications", "Year": 2016, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Bremen": 3.0, "Integrated Systems Laboratory, EPFL, Switzerland#TAB#": 1.0}, "Authors": ["Arun Chandrasekharan", "Mathias Soeken", "Daniel Grosse", "Rolf Drechsler"]}]}, {"DBLP title": "Properties first? a new design methodology for hardware, and its perspectives in safety analysis.", "DBLP authors": ["Joakim Urdahl", "Shrinidhi Udupi", "Tobias Ludwig", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980086", "OA papers": [{"PaperId": "https://openalex.org/W2536761459", "PaperTitle": "Properties first? a new design methodology for hardware, and its perspectives in safety analysis", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Kaiserslautern": 5.0}, "Authors": ["Joakim Urdahl", "Shrinidhi Udupi", "Tobias Ludwig", "Dominik Stoffel", "Wolfgang G. Kunz"]}]}, {"DBLP title": "Where formal verification can help in functional safety analysis.", "DBLP authors": ["Alessandro Bernardini", "Wolfgang Ecker", "Ulf Schlichtmann"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980087", "OA papers": [{"PaperId": "https://openalex.org/W2535044042", "PaperTitle": "Where formal verification can help in functional safety analysis", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Technical University of Munich": 1.5, "Institute of Automation": 1.0, "Infineon Technologies (Germany)": 0.5}, "Authors": ["Alessandro Bernardini", "Wolfgang Ecker", "Ulf Schlichtmann"]}]}, {"DBLP title": "Formal approaches to design of active cell balancing architectures in battery management systems.", "DBLP authors": ["Sebastian Steinhorst", "Martin Lukasiewycz"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980088", "OA papers": [{"PaperId": "https://openalex.org/W2539331420", "PaperTitle": "Formal approaches to design of active cell balancing architectures in battery management systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Aarhus University": 1.0, "TUM CREATE, Singapore": 1.0}, "Authors": ["Sebastian Steinhorst", "Martin Lukasiewycz"]}]}, {"DBLP title": "How much cost reduction justifies the adoption of monolithic 3D ICs at 7nm node?", "DBLP authors": ["Bon Woong Ku", "Peter Debacker", "Dragomir Milojevic", "Praveen Raghavan", "Sung Kyu Lim"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967044", "OA papers": [{"PaperId": "https://openalex.org/W2538575430", "PaperTitle": "How much cost reduction justifies the adoption of monolithic 3D ICs at 7nm node?", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Georgia Institute of Technology": 2.0, "Imec": 3.0}, "Authors": ["Bon Jeong Ku", "Peter Debacker", "Dragomir Milojevic", "Praveen Raghavan", "Sung Kyu Lim"]}]}, {"DBLP title": "A novel unified dummy fill insertion framework with SQP-based optimization method.", "DBLP authors": ["Yudong Tao", "Changhao Yan", "Yibo Lin", "Sheng-Guo Wang", "David Z. Pan", "Xuan Zeng"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2966994", "OA papers": [{"PaperId": "https://openalex.org/W2538782887", "PaperTitle": "A novel unified dummy fill insertion framework with SQP-based optimization method", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Fudan University": 3.0, "The University of Texas at Austin": 2.0, "University of North Carolina at Charlotte": 1.0}, "Authors": ["Yudong Tao", "Changhao Yan", "Yibo Lin", "Sheng-Guo Wang", "David Z. Pan", "Xuan Zeng"]}]}, {"DBLP title": "Efficient yield estimation through generalized importance sampling with application to NBL-assisted SRAM bitcells.", "DBLP authors": ["Lorenzo Ciampolini", "Jean-Christophe Lafont", "Faress Tissafi Drissi", "Jean-Paul Morin", "David Turgis", "Xavier Jonsson", "Cyril Descl\u00e8ves", "Joseph Nguyen"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967031", "OA papers": [{"PaperId": "https://openalex.org/W2534036985", "PaperTitle": "Efficient yield estimation through generalized importance sampling with application to NBL-assisted SRAM bitcells", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"STMicroelectronics (France)": 5.0, "DSM/AMS, Mentor Graphics, 110, Rue Blaise Pascal, 38330 Montbonnnot France": 2.0, "Institut de Micro\u00e9lectronique, Electromagn\u00e9tisme et Photonique": 1.0}, "Authors": ["Lorenzo Ciampolini", "Jean-Christophe Lafont", "Faress Tissafi Drissi", "Jean-Paul Morin", "David Turgis", "Xavier Jonsson", "Cyril Descleves", "Joseph T. Nguyen"]}]}, {"DBLP title": "Are proximity attacks a threat to the security of split manufacturing of integrated circuits?", "DBLP authors": ["Jonathon Maga\u00f1a", "Daohang Shi", "Azadeh Davoodi"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967006", "OA papers": [{"PaperId": "https://openalex.org/W2533892336", "PaperTitle": "Are proximity attacks a threat to the security of split manufacturing of integrated circuits?", "Year": 2016, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Jonathon Magana", "Daohang Shi", "Azadeh Davoodi"]}]}, {"DBLP title": "Making split-fabrication more secure.", "DBLP authors": ["Ping-Lin Yang", "Malgorzata Marek-Sadowska"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967053", "OA papers": [{"PaperId": "https://openalex.org/W2534787757", "PaperTitle": "Making split-fabrication more secure", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Ping-Lin Yang", "Malgorzata Marek-Sadowska"]}]}, {"DBLP title": "A machine learning approach to fab-of-origin attestation.", "DBLP authors": ["Ali Ahmadi", "Mohammad-Mahdi Bidmeshki", "Amit Nahar", "Bob Orr", "Michael Pas", "Yiorgos Makris"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2966992", "OA papers": [{"PaperId": "https://openalex.org/W2539143073", "PaperTitle": "A machine learning approach to fab-of-origin attestation", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Texas at Dallas": 3.0, "Texas Instruments (United States)": 3.0}, "Authors": ["Ali Ahmadi", "Mohammad-Mahdi Bidmeshki", "Amit Nahar", "Bob Orr", "Michael F. Pas", "Yiorgos Makris"]}]}, {"DBLP title": "OpenRAM: an open-source memory compiler.", "DBLP authors": ["Matthew R. Guthaus", "James E. Stine", "Samira Ataei", "Brian Chen", "Bin Wu", "Mehedi Sarwar"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980098", "OA papers": [{"PaperId": "https://openalex.org/W2537959404", "PaperTitle": "OpenRAM: an open-source memory compiler", "Year": 2016, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"University of California, Santa Cruz": 3.0, "Oklahoma State University": 3.0}, "Authors": ["Matthew R. Guthaus", "James E. Stine", "Samira Ataei", "Brian Chen", "Bin Wu", "Mehedi Sarwar"]}]}, {"DBLP title": "A hardware-based technique for efficient implicit information flow tracking.", "DBLP authors": ["Jangseop Shin", "Hongce Zhang", "Jinyong Lee", "Ingoo Heo", "Yu-Yuan Chen", "Ruby B. Lee", "Yunheung Paek"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2966991", "OA papers": [{"PaperId": "https://openalex.org/W2535350740", "PaperTitle": "A hardware-based technique for efficient implicit information flow tracking", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Seoul National University": 4.0, "Princeton University": 3.0}, "Authors": ["Jangseop Shin", "Hongce Zhang", "Jin-Yong Lee", "Ingoo Heo", "Yu-Yuan Chen", "Ruby B. Lee", "Yunheung Paek"]}]}, {"DBLP title": "Imprecise security: quality and complexity tradeoffs for hardware information flow tracking.", "DBLP authors": ["Wei Hu", "Andrew Becker", "Armita Ardeshiricham", "Yu Tai", "Paolo Ienne", "Dejun Mu", "Ryan Kastner"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967046", "OA papers": [{"PaperId": "https://openalex.org/W2535443135", "PaperTitle": "Imprecise security", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, San Diego": 3.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "Northwestern Polytechnical University": 2.0}, "Authors": ["Wei Hu", "Andrew C. Becker", "Armita Ardeshiricham", "Yu-Tzu Tai", "Paolo Ienne", "Dejun Mu", "Ryan Kastner"]}]}, {"DBLP title": "Encasing block ciphers to foil key recovery attempts via side channel.", "DBLP authors": ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967033", "OA papers": [{"PaperId": "https://openalex.org/W2535406256", "PaperTitle": "Encasing block ciphers to foil key recovery attempts via side channel", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Politecnico di Milano": 4.0}, "Authors": ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"]}]}, {"DBLP title": "Security of neuromorphic computing: thwarting learning attacks using memristor's obsolescence effect.", "DBLP authors": ["Chaofei Yang", "Beiye Liu", "Hai Li", "Yiran Chen", "Wujie Wen", "Mark Barnell", "Qing Wu", "Jeyavijayan Rajendran"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967074", "OA papers": [{"PaperId": "https://openalex.org/W2536560766", "PaperTitle": "Security of neuromorphic computing", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Pittsburgh": 4.0, "Florida International University": 1.0, "United States Air Force Research Laboratory": 2.0, "The University of Texas at Dallas": 1.0}, "Authors": ["Chaofei Yang", "Beiye Liu", "Hai Li", "Yi Chen", "Mark Barnell", "Qing Wu", "Wujie Wen", "Jeyavijayan Rajendran"]}]}, {"DBLP title": "Generation and use of statistical timing macro-models considering slew and load variability.", "DBLP authors": ["Debjit Sinha", "Vladimir Zolotov", "Jin Hu", "Sheshashayee K. Raghunathan", "Adil Bhanji", "Christine M. Casey"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967043", "OA papers": [{"PaperId": "https://openalex.org/W2532888466", "PaperTitle": "Generation and use of statistical timing macro-models considering slew and load variability", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Poughkeepsie Public Library District": 4.0, "IBM T.J. Watson Research, Yorktown Heights, USA#TAB#": 1.0, "IBM (India)": 1.0}, "Authors": ["Debjit Sinha", "Vladimir Zolotov", "Jiun-Haw Chu", "Sheshashayee K. Raghunathan", "Adil Bhanji", "Christine M. Casey"]}]}, {"DBLP title": "TinySPICE plus: scaling up statistical SPICE simulations on GPU leveraging shared-memory based sparse matrix solution techniques.", "DBLP authors": ["Lengfei Han", "Zhuo Feng"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967081", "OA papers": [{"PaperId": "https://openalex.org/W2538739635", "PaperTitle": "TinySPICE plus", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Michigan Technological University": 2.0}, "Authors": ["Lengfei Han", "Zhuo Feng"]}]}, {"DBLP title": "PieceTimer: a holistic timing analysis framework considering setup/hold time interdependency using a piecewise model.", "DBLP authors": ["Grace Li Zhang", "Bing Li", "Ulf Schlichtmann"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967064", "OA papers": [{"PaperId": "https://openalex.org/W2535035809", "PaperTitle": "PieceTimer", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Grace Zhang", "Bing Li", "Ulf Schlichtmann"]}]}, {"DBLP title": "A fast layer elimination approach for power grid reduction.", "DBLP authors": ["Abdul-Amir Yassine", "Farid N. Najm"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2966989", "OA papers": [{"PaperId": "https://openalex.org/W2538601424", "PaperTitle": "A fast layer elimination approach for power grid reduction", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Abdul-Amir Yassine", "Farid N. Najm"]}]}, {"DBLP title": "A deterministic approach to stochastic computation.", "DBLP authors": ["Devon Jenson", "Marc D. Riedel"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2966988", "OA papers": [{"PaperId": "https://openalex.org/W2533474659", "PaperTitle": "A deterministic approach to stochastic computation", "Year": 2016, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Devon Jenson", "Marc D. Riedel"]}]}, {"DBLP title": "Control-fluidic CoDesign for paper-based digital microfluidic biochips.", "DBLP authors": ["Qin Wang", "Zeyan Li", "Haena Cheong", "Oh-Sun Kwon", "Hailong Yao", "Tsung-Yi Ho", "Kwanwoo Shin", "Bing Li", "Ulf Schlichtmann", "Yici Cai"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967018", "OA papers": [{"PaperId": "https://openalex.org/W2536068666", "PaperTitle": "Control-fluidic CoDesign for paper-based digital microfluidic biochips", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Tsinghua University": 4.0, "Sogang University": 3.0, "Technical University of Munich": 2.5, "Institute for Advanced Study": 0.5}, "Authors": ["Aiqin Wang", "Zeyan Li", "Haena Cheong", "Oh-Sun Kwon", "Hailong Yao", "Tsung-Yi Ho", "Kwanwoo Shin", "Bing Li", "Ulf Schlichtmann", "Yici Cai"]}]}, {"DBLP title": "Neural networks designing neural networks: multi-objective hyper-parameter optimization.", "DBLP authors": ["Sean C. Smithson", "Guang Yang", "Warren J. Gross", "Brett H. Meyer"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967058", "OA papers": [{"PaperId": "https://openalex.org/W2534788641", "PaperTitle": "Neural networks designing neural networks", "Year": 2016, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"McGill University": 4.0}, "Authors": ["Sean C. Smithson", "Guang Yang", "Warren J. Gross", "Brett C. Meyer"]}]}, {"DBLP title": "Error recovery in a micro-electrode-dot-array digital microfluidic biochip?", "DBLP authors": ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Krishnendu Chakrabarty", "Miroslav Pajic", "Tsung-Yi Ho", "Chen-Yi Lee"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967035", "OA papers": [{"PaperId": "https://openalex.org/W2538785073", "PaperTitle": "Error recovery in a micro-electrode-dot-array digital microfluidic biochip?", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Duke University": 3.0, "National Yang Ming Chiao Tung University": 3.0, "National Tsing Hua University": 1.0}, "Authors": ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Krishnendu Chakrabarty", "Miroslav Pajic", "Tsung-Yi Ho", "Chen-Yi Lee"]}]}, {"DBLP title": "Privacy protection via appliance scheduling in smart homes.", "DBLP authors": ["Jie Wu", "Jinglan Liu", "Xiaobo Sharon Hu", "Yiyu Shi"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980089", "OA papers": [{"PaperId": "https://openalex.org/W2534475567", "PaperTitle": "Privacy protection via appliance scheduling in smart homes", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Notre Dame": 4.0}, "Authors": ["Jie Wu", "Jinglan Liu", "Xiaobo Sharon Hu", "Yiyu Shi"]}]}, {"DBLP title": "Framework designs to enhance reliable and timely services of disaster management systems.", "DBLP authors": ["Chi-Sheng Shih", "Pi-Cheng Hsiu", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980090", "OA papers": [{"PaperId": "https://openalex.org/W2532370515", "PaperTitle": "Framework designs to enhance reliable and timely services of disaster management systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University": 2.0, "Research Center for Information Technology Innovation, Academia Sinica, China": 1.0, "Institute of Information Science Academia Sinica, China#TAB#": 1.0}, "Authors": ["Chi-Sheng Shih", "Pi-Cheng Hsiu", "Yuan-Hao Chang", "Tei-Wei Kuo"]}]}, {"DBLP title": "Analysis of production data manipulation attacks in petroleum cyber-physical systems.", "DBLP authors": ["Xiaodao Chen", "Yuchen Zhou", "Hong Zhou", "Chaowei Wan", "Qi Zhu", "Wenchao Li", "Shiyan Hu"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980091", "OA papers": [{"PaperId": "https://openalex.org/W2537883026", "PaperTitle": "Analysis of production data manipulation attacks in petroleum cyber-physical systems", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"China University of Geosciences": 3.0, "Michigan Technological University": 2.0, "University of California, Riverside": 1.0, "Boston University": 1.0}, "Authors": ["Xiaodao Chen", "Yuchen Zhou", "Hong Zhou", "Chaowei Wan", "Qi Zhu", "Wenchao Li", "Shiyan Hu"]}]}, {"DBLP title": "Security challenges in smart surveillance systems and the solutions based on emerging nano-devices.", "DBLP authors": ["Chaofei Yang", "Chunpeng Wu", "Hai Li", "Yiran Chen", "Mark Barnell", "Qing Wu"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980092", "OA papers": [{"PaperId": "https://openalex.org/W2538745951", "PaperTitle": "Security challenges in smart surveillance systems and the solutions based on emerging nano-devices", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Pittsburgh": 4.0, "United States Air Force Research Laboratory": 2.0}, "Authors": ["Chaofei Yang", "Chunpeng Wu", "Hai Li", "Yi Chen", "Mark Barnell", "Qing Wu"]}]}, {"DBLP title": "Fast physics-based electromigration checking for on-die power grids.", "DBLP authors": ["Sandeep Chatterjee", "Valeriy Sukharev", "Farid N. Najm"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967041", "OA papers": [{"PaperId": "https://openalex.org/W2536650897", "PaperTitle": "Fast physics-based electromigration checking for on-die power grids", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Toronto": 2.0, "Mentor Technologies": 1.0}, "Authors": ["Sandeep Chatterjee", "Valeriy Sukharev", "Farid N. Najm"]}]}, {"DBLP title": "Exploring aging deceleration in FinFET-based multi-core systems.", "DBLP authors": ["Ermao Cai", "Dimitrios Stamoulis", "Diana Marculescu"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967039", "OA papers": [{"PaperId": "https://openalex.org/W2538597346", "PaperTitle": "Exploring aging deceleration in FinFET-based multi-core systems", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Ermao Cai", "Dimitrios Stamoulis", "Diana Marculescu"]}]}, {"DBLP title": "An efficient and accurate algorithm for computing RC current response with applications to EM reliability evaluation.", "DBLP authors": ["Zhong Guan", "Malgorzata Marek-Sadowska"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2966999", "OA papers": [{"PaperId": "https://openalex.org/W2532647687", "PaperTitle": "An efficient and accurate algorithm for computing RC current response with applications to EM reliability evaluation", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Zhong Zhen Guan", "Malgorzata Marek-Sadowska"]}]}, {"DBLP title": "Voltage-based electromigration immortality check for general multi-branch interconnects.", "DBLP authors": ["Zeyu Sun", "Ertugrul Demircan", "Mehul D. Shroff", "Taeyoung Kim", "Xin Huang", "Sheldon X.-D. Tan"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967083", "OA papers": [{"PaperId": "https://openalex.org/W2534634653", "PaperTitle": "Voltage-based electromigration immortality check for general multi-branch interconnects", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of California, Riverside": 4.0, "ON Semiconductor (United States)": 1.0, "Intrinsic Reliability Group, NXP Semiconductors, Austin, TX 78735, United States of America": 1.0}, "Authors": ["Zeyu Sun", "Ertugrul Demircan", "Mehul D. Shroff", "TaeYoung Kim", "Xin Huang", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "Exploiting randomness in sketching for efficient hardware implementation of machine learning applications.", "DBLP authors": ["Ye Wang", "Constantine Caramanis", "Michael Orshansky"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967038", "OA papers": [{"PaperId": "https://openalex.org/W2533692124", "PaperTitle": "Exploiting randomness in sketching for efficient hardware implementation of machine learning applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Ye Wang", "Constantine Caramanis", "Michael Orshansky"]}]}, {"DBLP title": "Making neural encoding robust and energy efficient: an advanced analog temporal encoder for brain-inspired computing systems.", "DBLP authors": ["Chenyuan Zhao", "Jialing Li", "Yang Yi"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967052", "OA papers": [{"PaperId": "https://openalex.org/W2535636396", "PaperTitle": "Making neural encoding robust and energy efficient", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Kansas": 3.0}, "Authors": ["Chenyuan Zhao", "Jialing Li", "Yang Yi"]}]}, {"DBLP title": "Statistical methodology to identify optimal placement of on-chip process monitors for predicting fmax.", "DBLP authors": ["Szu-Pang Mu", "Wen-Hsiang Chang", "Mango C.-T. Chao", "Yi-Ming Wang", "Ming-Tung Chang", "Min-Hsiu Tsai"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967076", "OA papers": [{"PaperId": "https://openalex.org/W2534726807", "PaperTitle": "Statistical methodology to identify optimal placement of on-chip process monitors for predicting fmax", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "Global Unichip (Taiwan)": 3.0}, "Authors": ["Szu-Pang Mu", "Wen-Hsiang Chang", "Mango C.-T. Chao", "Yiming Wang", "Ming-Tung Chang", "Min-Hsiu Tsai"]}]}, {"DBLP title": "BugMD: automatic mismatch diagnosis for bug triaging.", "DBLP authors": ["Biruk Mammo", "Milind Furia", "Valeria Bertacco", "Scott A. Mahlke", "Daya Shanker Khudia"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967010", "OA papers": [{"PaperId": "https://openalex.org/W2537496202", "PaperTitle": "BugMD", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0, "Intel (United States)": 1.0}, "Authors": ["Biruk Mammo", "Milind Furia", "Valeria Bertacco", "Scott Mahlke", "Daya Shanker Khudia"]}]}, {"DBLP title": "ODESY: a novel 3T-3MTJ cell design with optimized area DEnsity, scalability and latencY.", "DBLP authors": ["Linuo Xue", "Yuanqing Cheng", "Jianlei Yang", "Peiyuan Wang", "Yuan Xie"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967060", "OA papers": [{"PaperId": "https://openalex.org/W2532453544", "PaperTitle": "ODESY", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Santa Barbara": 3.0, "Beihang University": 1.0, "Qualcomm (United States)": 1.0}, "Authors": ["Linuo Xue", "Yuanqing Cheng", "Jianlei Yang", "Peiyuan Wang", "Yuan Xie"]}]}, {"DBLP title": "Delay-optimal technology mapping for in-memory computing using ReRAM devices.", "DBLP authors": ["Debjyoti Bhattacharjee", "Anupam Chattopadhyay"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967020", "OA papers": [{"PaperId": "https://openalex.org/W2538818567", "PaperTitle": "Delay-optimal technology mapping for in-memory computing using ReRAM devices", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Debjyoti Bhattacharjee", "Anupam Chattopadhyay"]}]}, {"DBLP title": "Reconfigurable in-memory computing with resistive memory crossbar.", "DBLP authors": ["Yue Zha", "Jing Li"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967069", "OA papers": [{"PaperId": "https://openalex.org/W2536878608", "PaperTitle": "Reconfigurable in-memory computing with resistive memory crossbar", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Yue Zha", "Jing Li"]}]}, {"DBLP title": "Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits.", "DBLP authors": ["Xunzhao Yin", "Ahmedullah Aziz", "Joseph Nahas", "Suman Datta", "Sumeet Kumar Gupta", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967037", "OA papers": [{"PaperId": "https://openalex.org/W2537444166", "PaperTitle": "Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits", "Year": 2016, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of Notre Dame": 5.0, "Pennsylvania State University": 2.0}, "Authors": ["Xunzhao Yin", "Ahmedullah Aziz", "Joseph J. Nahas", "Suman Datta", "Sumeet Gupta", "Michael Niemier", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "Approximation knob: power capping meets energy efficiency.", "DBLP authors": ["Anil Kanduri", "Mohammad Hashem Haghbayan", "Amir-Mohammad Rahmani", "Pasi Liljeberg", "Axel Jantsch", "Nikil D. Dutt", "Hannu Tenhunen"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967002", "OA papers": [{"PaperId": "https://openalex.org/W2535223130", "PaperTitle": "Approximation knob", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Turku": 4.5, "TU Wien": 1.0, "University of California, Irvine": 1.0, "Royal Institute of Technology": 0.5}, "Authors": ["Anil Kanduri", "Mohammad-Hashem Haghbayan", "Amir Masoud Rahmani", "Pasi Liljeberg", "Axel Jantsch", "Nikil Dutt", "Hannu Tenhunen"]}]}, {"DBLP title": "IC thermal analyzer for versatile 3-D structures using multigrid preconditioned krylov methods.", "DBLP authors": ["Scott Ladenheim", "Yi-Chung Chen", "Milan Mihajlovic", "Vasilis F. Pavlidis"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967045", "OA papers": [{"PaperId": "https://openalex.org/W2535027467", "PaperTitle": "IC thermal analyzer for versatile 3-D structures using multigrid preconditioned krylov methods", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Manchester": 4.0}, "Authors": ["Scott Ladenheim", "Yi-Chung Chen", "Milan Mihajlovic", "Vasilis F. Pavlidis"]}]}, {"DBLP title": "BoostNoC: power efficient network-on-chip architecture for near threshold computing.", "DBLP authors": ["Chidhambaranathan Rajamanikkam", "Rajesh J. S.", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967009", "OA papers": [{"PaperId": "https://openalex.org/W2533276270", "PaperTitle": "BoostNoC", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Utah State University": 4.0}, "Authors": ["Chidhambaranathan Rajamanikkam", "Rajesh Js", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "QScale: thermally-efficient QoS management on heterogeneous mobile platforms.", "DBLP authors": ["Onur Sahin", "Ayse K. Coskun"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967066", "OA papers": [{"PaperId": "https://openalex.org/W2533399465", "PaperTitle": "QScale", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Boston University": 2.0}, "Authors": ["Onur \u015eahin", "Ayse K. Coskun"]}]}, {"DBLP title": "Synthesis of statically analyzable accelerator networks from sequential programs.", "DBLP authors": ["Shaoyi Cheng", "John Wawrzynek"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967077", "OA papers": [{"PaperId": "https://openalex.org/W2538051842", "PaperTitle": "Synthesis of statically analyzable accelerator networks from sequential programs", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Berkeley": 2.0}, "Authors": ["Shao-Yi Cheng", "John Wawrzynek"]}]}, {"DBLP title": "Joint loop mapping and data placement for coarse-grained reconfigurable architecture with multi-bank memory.", "DBLP authors": ["Shouyi Yin", "Xianqing Yao", "Tianyi Lu", "Leibo Liu", "Shaojun Wei"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967049", "OA papers": [{"PaperId": "https://openalex.org/W2538451693", "PaperTitle": "Joint loop mapping and data placement for coarse-grained reconfigurable architecture with multi-bank memory", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 5.0}, "Authors": ["Shouyi Yin", "Xianqing Yao", "Tianyi Lu", "Leibo Liu", "Shaojun Wei"]}]}, {"DBLP title": "Efficient synthesis of graph methods: a dynamically scheduled architecture.", "DBLP authors": ["Marco Minutoli", "Vito Giovanni Castellana", "Antonino Tumeo", "Marco Lattuada", "Fabrizio Ferrandi"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967030", "OA papers": [{"PaperId": "https://openalex.org/W2534671040", "PaperTitle": "Efficient synthesis of graph methods", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Pacific Northwest National Laboratory": 1.5, "Battelle": 1.5, "Politecnico di Milano": 2.0}, "Authors": ["Marco Minutoli", "Vito Giovanni Castellana", "Antonino Tumeo", "Marco Lattuada", "Fabrizio Ferrandi"]}]}, {"DBLP title": "Tier partitioning strategy to mitigate BEOL degradation and cost issues in monolithic 3D ICs.", "DBLP authors": ["Sandeep Kumar Samal", "Deepak Nayak", "Motoi Ichihashi", "Srinivasa Banna", "Sung Kyu Lim"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967080", "OA papers": [{"PaperId": "https://openalex.org/W2532205282", "PaperTitle": "Tier partitioning strategy to mitigate BEOL degradation and cost issues in monolithic 3D ICs", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Georgia Institute of Technology": 2.0, "GlobalFoundries (United States)": 3.0}, "Authors": ["Sandeep Kumar Samal", "Deepak Ranjan Nayak", "Motoi Ichihashi", "Srinivasa Banna", "Sung Kyu Lim"]}]}, {"DBLP title": "Cascade2D: A design-aware partitioning approach to monolithic 3D IC with 2D commercial tools.", "DBLP authors": ["Kyungwook Chang", "Saurabh Sinha", "Brian Cline", "Raney Southerland", "Michael Doherty", "Greg Yeric", "Sung Kyu Lim"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967013", "OA papers": [{"PaperId": "https://openalex.org/W2538167498", "PaperTitle": "Cascade2D", "Year": 2016, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Georgia Institute of Technology": 2.0, "American Rock Mechanics Association": 5.0}, "Authors": ["Kyungwook Chang", "Saurabh Sinha", "Brian Cline", "Raney Southerland", "Michael Doherty", "Greg Yeric", "Sung Kyu Lim"]}]}, {"DBLP title": "SAINT: handling module folding and alignment in fixed-outline floorplans for 3D ICs.", "DBLP authors": ["Jai-Ming Lin", "Po-Yang Chiu", "Yen-Fu Chang"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2967071", "OA papers": [{"PaperId": "https://openalex.org/W2539349753", "PaperTitle": "SAINT", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Jia-Horng Lin", "Po-Yang Chiu", "Yen-Fu Chang"]}]}, {"DBLP title": "From biochips to quantum circuits: computer-aided design for emerging technologies.", "DBLP authors": ["Robert Wille", "Bing Li", "Ulf Schlichtmann", "Rolf Drechsler"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980099", "OA papers": [{"PaperId": "https://openalex.org/W2537391217", "PaperTitle": "From biochips to quantum circuits: computer-aided design for emerging technologies", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Johannes Kepler University of Linz": 1.0, "Institute of Automation": 1.0, "Technical University of Munich": 1.0, "University of Bremen": 1.0}, "Authors": ["Robert Wille", "Bing Li", "Ulf Schlichtmann", "Rolf Drechsler"]}]}, {"DBLP title": "Multilevel design understanding: from specification to logic (invited paper).", "DBLP authors": ["Sandip Ray", "Ian G. Harris", "G\u00f6rschwin Fey", "Mathias Soeken"], "year": 2016, "doi": "https://doi.org/10.1145/2966986.2980093", "OA papers": [{"PaperId": "https://openalex.org/W2536815185", "PaperTitle": "Multilevel design understanding", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"NXP Semiconductors, Austin, TX 78735, United States": 1.0, "University of California, Irvine": 1.0, "German Aerospace Center": 0.5, "University of Bremen": 0.5, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Sandip Ray", "Ian A. Harris", "Goerschwin Fey", "Mathias Soeken"]}]}]