// Seed: 2764137053
module module_0 (
    input logic id_0,
    input reg id_1
    , id_3,
    output id_2
);
  tri id_4;
  always @(posedge id_3) begin
    id_2 <= id_1;
    id_2 <= !id_3;
  end
  assign id_4[1] = 1;
endmodule
