{"vcs1":{"timestamp_begin":1681692646.186119923, "rt":0.74, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1681692646.963465522, "rt":0.85, "ut":0.19, "st":0.14}}
{"link":{"timestamp_begin":1681692647.841849145, "rt":0.81, "ut":0.07, "st":0.41}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681692645.893353270}
{"VCS_COMP_START_TIME": 1681692645.893353270}
{"VCS_COMP_END_TIME": 1681692649.245907743}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341112}}
{"stitch_vcselab": {"peak_mem": 222604}}
