

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_0_x1'
================================================================
* Date:           Sun Sep  4 23:17:57 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.947 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    33489|    33489|  0.112 ms|  0.112 ms|  33489|  33489|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_1         |    33488|    33488|      8372|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_2        |     8370|     8370|      1395|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_3      |     1296|     1296|       162|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_4    |      160|      160|        10|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_5  |        4|        4|         1|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_7      |       96|       96|         6|          -|          -|    16|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_0_x1_loop_8    |        4|        4|         2|          -|          -|     2|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 11 
5 --> 6 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 3 
12 --> 13 11 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x1176, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_0_x1144, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x1176, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_0_x1144, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.73ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:24900]   --->   Operation 18 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (0.69ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:24909]   --->   Operation 19 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 20 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_split_V_addr_311 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 21 'getelementptr' 'data_split_V_addr_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_split_V_addr_312 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 22 'getelementptr' 'data_split_V_addr_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_split_V_addr_313 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 23 'getelementptr' 'data_split_V_addr_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln24903 = br void" [./dut.cpp:24903]   --->   Operation 24 'br' 'br_ln24903' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 25 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 26 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 27 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln24903 = br i1 %icmp_ln890, void %.split17, void" [./dut.cpp:24903]   --->   Operation 29 'br' 'br_ln24903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln24903 = specloopname void @_ssdm_op_SpecLoopName, void @empty_603" [./dut.cpp:24903]   --->   Operation 30 'specloopname' 'specloopname_ln24903' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln24904 = br void" [./dut.cpp:24904]   --->   Operation 31 'br' 'br_ln24904' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln24955 = ret" [./dut.cpp:24955]   --->   Operation 32 'ret' 'ret_ln24955' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.57>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split17, i3 %add_ln691_1001, void %.loopexit376"   --->   Operation 33 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.57ns)   --->   "%add_ln691_1001 = add i3 %c1_V, i3 1"   --->   Operation 34 'add' 'add_ln691_1001' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.49ns)   --->   "%icmp_ln890_1052 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 35 'icmp' 'icmp_ln890_1052' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln24904 = br i1 %icmp_ln890_1052, void %.split15, void" [./dut.cpp:24904]   --->   Operation 37 'br' 'br_ln24904' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_530"   --->   Operation 38 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_1052)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 39 'br' 'br_ln890' <Predicate = (!icmp_ln890_1052)> <Delay = 0.38>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln890_1052)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1002, void, i4 0, void %.split15"   --->   Operation 41 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln691_1002 = add i4 %c7_V, i4 1"   --->   Operation 42 'add' 'add_ln691_1002' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.65ns)   --->   "%icmp_ln890_1053 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 43 'icmp' 'icmp_ln890_1053' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln24911 = br i1 %icmp_ln890_1053, void %.split9, void %.preheader.preheader" [./dut.cpp:24911]   --->   Operation 45 'br' 'br_ln24911' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln24911 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1275" [./dut.cpp:24911]   --->   Operation 46 'specloopname' 'specloopname_ln24911' <Predicate = (!icmp_ln890_1053)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V"   --->   Operation 47 'trunc' 'empty' <Predicate = (!icmp_ln890_1053)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c7_V, i32 2"   --->   Operation 48 'bitselect' 'tmp' <Predicate = (!icmp_ln890_1053)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%idxprom = zext i2 %empty"   --->   Operation 49 'zext' 'idxprom' <Predicate = (!icmp_ln890_1053)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%data_split_V_addr_314 = getelementptr i32 %data_split_V, i64 0, i64 %idxprom"   --->   Operation 50 'getelementptr' 'data_split_V_addr_314' <Predicate = (!icmp_ln890_1053)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln24913 = br void" [./dut.cpp:24913]   --->   Operation 51 'br' 'br_ln24913' <Predicate = (!icmp_ln890_1053)> <Delay = 0.38>
ST_4 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 52 'br' 'br_ln890' <Predicate = (icmp_ln890_1053)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1005, void, i5 0, void %.split9"   --->   Operation 53 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln691_1005 = add i5 %c8_V, i5 1"   --->   Operation 54 'add' 'add_ln691_1005' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 %tmp" [./dut.cpp:24921]   --->   Operation 55 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln24921 = zext i6 %tmp_s" [./dut.cpp:24921]   --->   Operation 56 'zext' 'zext_ln24921' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln24921" [./dut.cpp:24921]   --->   Operation 57 'getelementptr' 'local_D_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.63ns)   --->   "%icmp_ln890_1055 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 58 'icmp' 'icmp_ln890_1055' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln24913 = br i1 %icmp_ln890_1055, void %.split7, void" [./dut.cpp:24913]   --->   Operation 60 'br' 'br_ln24913' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:24921]   --->   Operation 61 'load' 'out_data_V' <Predicate = (!icmp_ln890_1055)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 62 'br' 'br_ln0' <Predicate = (icmp_ln890_1055)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln24913 = specloopname void @_ssdm_op_SpecLoopName, void @empty_469" [./dut.cpp:24913]   --->   Operation 63 'specloopname' 'specloopname_ln24913' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.21ns)   --->   "%tmp_376 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_3_0_x1144" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'tmp_376' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 65 [1/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:24921]   --->   Operation 65 'load' 'out_data_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln24922 = br void" [./dut.cpp:24922]   --->   Operation 66 'br' 'br_ln24922' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.19>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%n_V = phi i3 %add_ln691_1006, void %.split, i3 0, void %.split7"   --->   Operation 67 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %zext_ln1497, void %.split, i128 %out_data_V, void %.split7"   --->   Operation 68 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.57ns)   --->   "%add_ln691_1006 = add i3 %n_V, i3 1"   --->   Operation 69 'add' 'add_ln691_1006' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i3 %n_V"   --->   Operation 70 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.49ns)   --->   "%icmp_ln878 = icmp_eq  i3 %n_V, i3 4"   --->   Operation 71 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln24922 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:24922]   --->   Operation 73 'br' 'br_ln24922' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_533"   --->   Operation 74 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %p_Val2_s"   --->   Operation 75 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%data_split_V_addr_315 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:24923]   --->   Operation 76 'getelementptr' 'data_split_V_addr_315' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.69ns)   --->   "%store_ln24923 = store i32 %trunc_ln674, i2 %data_split_V_addr_315" [./dut.cpp:24923]   --->   Operation 77 'store' 'store_ln24923' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%r = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 127"   --->   Operation 78 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i96 %r"   --->   Operation 79 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.69ns)   --->   "%store_ln24931 = store i32 %tmp_376, i2 %data_split_V_addr_314" [./dut.cpp:24931]   --->   Operation 81 'store' 'store_ln24931' <Predicate = (icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 82 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_313"   --->   Operation 82 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 83 [2/2] (0.69ns)   --->   "%v2_V_1166 = load i2 %data_split_V_addr_312"   --->   Operation 83 'load' 'v2_V_1166' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 84 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_313"   --->   Operation 84 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 85 [1/2] (0.69ns)   --->   "%v2_V_1166 = load i2 %data_split_V_addr_312"   --->   Operation 85 'load' 'v2_V_1166' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 86 [2/2] (0.69ns)   --->   "%v2_V_1167 = load i2 %data_split_V_addr_311"   --->   Operation 86 'load' 'v2_V_1167' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 87 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 87 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 88 [1/2] (0.69ns)   --->   "%v2_V_1167 = load i2 %data_split_V_addr_311"   --->   Operation 88 'load' 'v2_V_1167' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 89 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 89 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1167, i32 %v2_V_1166, i32 %v2_V"   --->   Operation 90 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.73ns)   --->   "%store_ln24933 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:24933]   --->   Operation 91 'store' 'store_ln24933' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.70>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1003, void, i5 0, void %.preheader.preheader"   --->   Operation 93 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.70ns)   --->   "%add_ln691_1003 = add i5 %c5_V, i5 1"   --->   Operation 94 'add' 'add_ln691_1003' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln890 = shl i5 %c5_V, i5 1"   --->   Operation 95 'shl' 'shl_ln890' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.63ns)   --->   "%icmp_ln890_1054 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 96 'icmp' 'icmp_ln890_1054' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln24940 = br i1 %icmp_ln890_1054, void %.split13, void %.loopexit376" [./dut.cpp:24940]   --->   Operation 98 'br' 'br_ln24940' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln24940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_529" [./dut.cpp:24940]   --->   Operation 99 'specloopname' 'specloopname_ln24940' <Predicate = (!icmp_ln890_1054)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.38ns)   --->   "%br_ln24942 = br void" [./dut.cpp:24942]   --->   Operation 100 'br' 'br_ln24942' <Predicate = (!icmp_ln890_1054)> <Delay = 0.38>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = (icmp_ln890_1054)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.43>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_1004, void %.split11, i2 0, void %.split13"   --->   Operation 102 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.43ns)   --->   "%add_ln691_1004 = add i2 %c6_V, i2 1"   --->   Operation 103 'add' 'add_ln691_1004' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln24947 = zext i2 %c6_V" [./dut.cpp:24947]   --->   Operation 104 'zext' 'zext_ln24947' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.70ns)   --->   "%add_ln24947 = add i5 %shl_ln890, i5 %zext_ln24947" [./dut.cpp:24947]   --->   Operation 105 'add' 'add_ln24947' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln24947_1 = zext i5 %add_ln24947" [./dut.cpp:24947]   --->   Operation 106 'zext' 'zext_ln24947_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%local_D_V_addr_63 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln24947_1" [./dut.cpp:24947]   --->   Operation 107 'getelementptr' 'local_D_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.34ns)   --->   "%icmp_ln890_1056 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 108 'icmp' 'icmp_ln890_1056' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln24942 = br i1 %icmp_ln890_1056, void %.split11, void" [./dut.cpp:24942]   --->   Operation 110 'br' 'br_ln24942' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [2/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_63" [./dut.cpp:24947]   --->   Operation 111 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_1056)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln890_1056)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 1.94>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln24942 = specloopname void @_ssdm_op_SpecLoopName, void @empty_647" [./dut.cpp:24942]   --->   Operation 113 'specloopname' 'specloopname_ln24942' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_63" [./dut.cpp:24947]   --->   Operation 114 'load' 'local_D_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_13 : Operation 115 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x1176, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 116 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_0_3_x1176]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_3_0_x1144]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
local_D_V             (alloca           ) [ 00111111111111]
data_split_V          (alloca           ) [ 00111111111111]
data_split_V_addr     (getelementptr    ) [ 00111111111111]
data_split_V_addr_311 (getelementptr    ) [ 00111111111111]
data_split_V_addr_312 (getelementptr    ) [ 00111111111111]
data_split_V_addr_313 (getelementptr    ) [ 00111111111111]
br_ln24903            (br               ) [ 01111111111111]
c0_V                  (phi              ) [ 00100000000000]
add_ln691             (add              ) [ 01111111111111]
icmp_ln890            (icmp             ) [ 00111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
br_ln24903            (br               ) [ 00000000000000]
specloopname_ln24903  (specloopname     ) [ 00000000000000]
br_ln24904            (br               ) [ 00111111111111]
ret_ln24955           (ret              ) [ 00000000000000]
c1_V                  (phi              ) [ 00010000000000]
add_ln691_1001        (add              ) [ 00111111111111]
icmp_ln890_1052       (icmp             ) [ 00111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
br_ln24904            (br               ) [ 00000000000000]
specloopname_ln1461   (specloopname     ) [ 00000000000000]
br_ln890              (br               ) [ 00111111111111]
br_ln0                (br               ) [ 01111111111111]
c7_V                  (phi              ) [ 00001000000000]
add_ln691_1002        (add              ) [ 00111111111111]
icmp_ln890_1053       (icmp             ) [ 00111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
br_ln24911            (br               ) [ 00000000000000]
specloopname_ln24911  (specloopname     ) [ 00000000000000]
empty                 (trunc            ) [ 00000000000000]
tmp                   (bitselect        ) [ 00000111111000]
idxprom               (zext             ) [ 00000000000000]
data_split_V_addr_314 (getelementptr    ) [ 00000111111000]
br_ln24913            (br               ) [ 00111111111111]
br_ln890              (br               ) [ 00111111111111]
c8_V                  (phi              ) [ 00000100000000]
add_ln691_1005        (add              ) [ 00111111111111]
tmp_s                 (bitconcatenate   ) [ 00000000000000]
zext_ln24921          (zext             ) [ 00000000000000]
local_D_V_addr        (getelementptr    ) [ 00000011111000]
icmp_ln890_1055       (icmp             ) [ 00111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
br_ln24913            (br               ) [ 00000000000000]
br_ln0                (br               ) [ 00111111111111]
specloopname_ln24913  (specloopname     ) [ 00000000000000]
tmp_376               (read             ) [ 00000001000000]
out_data_V            (load             ) [ 00111111111111]
br_ln24922            (br               ) [ 00111111111111]
n_V                   (phi              ) [ 00000001000000]
p_Val2_s              (phi              ) [ 00000001000000]
add_ln691_1006        (add              ) [ 00111111111111]
zext_ln878            (zext             ) [ 00000000000000]
icmp_ln878            (icmp             ) [ 00111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
br_ln24922            (br               ) [ 00000000000000]
specloopname_ln674    (specloopname     ) [ 00000000000000]
trunc_ln674           (trunc            ) [ 00000000000000]
data_split_V_addr_315 (getelementptr    ) [ 00000000000000]
store_ln24923         (store            ) [ 00000000000000]
r                     (partselect       ) [ 00000000000000]
zext_ln1497           (zext             ) [ 00111111111111]
br_ln0                (br               ) [ 00111111111111]
store_ln24931         (store            ) [ 00000000000000]
v2_V                  (load             ) [ 00000000001000]
v2_V_1166             (load             ) [ 00000000001000]
v2_V_1167             (load             ) [ 00000000000000]
v1_V                  (load             ) [ 00000000000000]
p_Result_s            (bitconcatenate   ) [ 00000000000000]
store_ln24933         (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00111111111111]
c5_V                  (phi              ) [ 00000000000100]
add_ln691_1003        (add              ) [ 00111111111111]
shl_ln890             (shl              ) [ 00000000000011]
icmp_ln890_1054       (icmp             ) [ 00111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
br_ln24940            (br               ) [ 00000000000000]
specloopname_ln24940  (specloopname     ) [ 00000000000000]
br_ln24942            (br               ) [ 00111111111111]
br_ln0                (br               ) [ 00111111111111]
c6_V                  (phi              ) [ 00000000000010]
add_ln691_1004        (add              ) [ 00111111111111]
zext_ln24947          (zext             ) [ 00000000000000]
add_ln24947           (add              ) [ 00000000000000]
zext_ln24947_1        (zext             ) [ 00000000000000]
local_D_V_addr_63     (getelementptr    ) [ 00000000000001]
icmp_ln890_1056       (icmp             ) [ 00111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
br_ln24942            (br               ) [ 00000000000000]
br_ln0                (br               ) [ 00111111111111]
specloopname_ln24942  (specloopname     ) [ 00000000000000]
local_D_V_load        (load             ) [ 00000000000000]
write_ln174           (write            ) [ 00000000000000]
br_ln0                (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_0_3_x1176">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_0_3_x1176"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_PE_3_0_x1144">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_3_0_x1144"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_281"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_295"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_603"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_530"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1275"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_469"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_533"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_529"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_647"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="local_D_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data_split_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_376_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_376/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln174_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="128" slack="0"/>
<pin id="115" dir="0" index="2" bw="128" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 "/>
</bind>
</comp>

<comp id="119" class="1004" name="data_split_V_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="3" slack="0"/>
<pin id="123" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="data_split_V_addr_311_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_311/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="data_split_V_addr_312_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_312/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="data_split_V_addr_313_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_313/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="data_split_V_addr_314_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="2" slack="0"/>
<pin id="155" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_314/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="local_D_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="128" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/5 store_ln24933/10 local_D_V_load/12 "/>
</bind>
</comp>

<comp id="169" class="1004" name="data_split_V_addr_315_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_315/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="7"/>
<pin id="181" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="182" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="0"/>
<pin id="184" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln24923/7 store_ln24931/7 v2_V/8 v2_V_1166/8 v2_V_1167/9 v1_V/9 "/>
</bind>
</comp>

<comp id="185" class="1004" name="local_D_V_addr_63_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_63/12 "/>
</bind>
</comp>

<comp id="193" class="1005" name="c0_V_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="1"/>
<pin id="195" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="c0_V_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="c1_V_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="1"/>
<pin id="206" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="c1_V_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="3" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="215" class="1005" name="c7_V_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="1"/>
<pin id="217" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="c7_V_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="1" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/4 "/>
</bind>
</comp>

<comp id="226" class="1005" name="c8_V_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="1"/>
<pin id="228" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="c8_V_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="1" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/5 "/>
</bind>
</comp>

<comp id="237" class="1005" name="n_V_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="1"/>
<pin id="239" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="n_V_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="1" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/7 "/>
</bind>
</comp>

<comp id="248" class="1005" name="p_Val2_s_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="250" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_Val2_s_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="96" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="128" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="257" class="1005" name="c5_V_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="1"/>
<pin id="259" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="c5_V_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/11 "/>
</bind>
</comp>

<comp id="268" class="1005" name="c6_V_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="1"/>
<pin id="270" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="c6_V_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="1" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/12 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln691_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln890_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln691_1001_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1001/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln890_1052_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="2" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1052/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln691_1002_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1002/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln890_1053_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1053/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="empty_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="0" index="2" bw="3" slack="0"/>
<pin id="323" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="idxprom_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln691_1005_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1005/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_s_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="5" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="1"/>
<pin id="342" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln24921_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24921/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln890_1055_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1055/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln691_1006_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1006/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln878_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln878_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="0" index="1" bw="3" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln674_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="128" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="r_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="96" slack="0"/>
<pin id="380" dir="0" index="1" bw="128" slack="0"/>
<pin id="381" dir="0" index="2" bw="7" slack="0"/>
<pin id="382" dir="0" index="3" bw="8" slack="0"/>
<pin id="383" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln1497_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="96" slack="0"/>
<pin id="390" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_Result_s_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="128" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="32" slack="0"/>
<pin id="396" dir="0" index="3" bw="32" slack="1"/>
<pin id="397" dir="0" index="4" bw="32" slack="1"/>
<pin id="398" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln691_1003_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1003/11 "/>
</bind>
</comp>

<comp id="409" class="1004" name="shl_ln890_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln890/11 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln890_1054_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1054/11 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln691_1004_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1004/12 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln24947_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24947/12 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln24947_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="1"/>
<pin id="433" dir="0" index="1" bw="2" slack="0"/>
<pin id="434" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24947/12 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln24947_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24947_1/12 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln890_1056_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="2" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1056/12 "/>
</bind>
</comp>

<comp id="447" class="1005" name="data_split_V_addr_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="8"/>
<pin id="449" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="452" class="1005" name="data_split_V_addr_311_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="8"/>
<pin id="454" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr_311 "/>
</bind>
</comp>

<comp id="457" class="1005" name="data_split_V_addr_312_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="7"/>
<pin id="459" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_312 "/>
</bind>
</comp>

<comp id="462" class="1005" name="data_split_V_addr_313_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="7"/>
<pin id="464" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_313 "/>
</bind>
</comp>

<comp id="467" class="1005" name="add_ln691_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="3" slack="0"/>
<pin id="469" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="475" class="1005" name="add_ln691_1001_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="0"/>
<pin id="477" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1001 "/>
</bind>
</comp>

<comp id="483" class="1005" name="add_ln691_1002_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1002 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="496" class="1005" name="data_split_V_addr_314_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="3"/>
<pin id="498" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_314 "/>
</bind>
</comp>

<comp id="501" class="1005" name="add_ln691_1005_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1005 "/>
</bind>
</comp>

<comp id="506" class="1005" name="local_D_V_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="1"/>
<pin id="508" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="514" class="1005" name="tmp_376_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_376 "/>
</bind>
</comp>

<comp id="519" class="1005" name="out_data_V_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="128" slack="1"/>
<pin id="521" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="out_data_V "/>
</bind>
</comp>

<comp id="524" class="1005" name="add_ln691_1006_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="0"/>
<pin id="526" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1006 "/>
</bind>
</comp>

<comp id="532" class="1005" name="zext_ln1497_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="128" slack="0"/>
<pin id="534" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="537" class="1005" name="v2_V_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="542" class="1005" name="v2_V_1166_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_1166 "/>
</bind>
</comp>

<comp id="547" class="1005" name="add_ln691_1003_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="0"/>
<pin id="549" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1003 "/>
</bind>
</comp>

<comp id="552" class="1005" name="shl_ln890_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="1"/>
<pin id="554" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln890 "/>
</bind>
</comp>

<comp id="560" class="1005" name="add_ln691_1004_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1004 "/>
</bind>
</comp>

<comp id="565" class="1005" name="local_D_V_addr_63_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="1"/>
<pin id="567" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_63 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="74" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="96" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="102" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="132"><net_src comp="102" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="140"><net_src comp="102" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="148"><net_src comp="102" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="163" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="62" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="260"><net_src comp="62" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="88" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="197" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="197" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="208" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="30" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="208" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="219" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="219" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="219" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="219" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="315" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="336"><net_src comp="230" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="66" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="230" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="354"><net_src comp="230" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="68" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="241" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="30" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="241" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="371"><net_src comp="241" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="32" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="251" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="384"><net_src comp="78" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="251" pin="4"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="80" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="82" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="391"><net_src comp="378" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="84" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="175" pin="7"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="175" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="402"><net_src comp="392" pin="5"/><net_sink comp="163" pin=1"/></net>

<net id="407"><net_src comp="261" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="64" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="261" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="64" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="261" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="272" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="90" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="272" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="431" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="445"><net_src comp="272" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="92" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="119" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="455"><net_src comp="127" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="460"><net_src comp="135" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="465"><net_src comp="143" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="470"><net_src comp="279" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="478"><net_src comp="291" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="486"><net_src comp="303" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="494"><net_src comp="319" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="499"><net_src comp="151" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="504"><net_src comp="332" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="509"><net_src comp="157" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="517"><net_src comp="106" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="522"><net_src comp="163" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="527"><net_src comp="356" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="535"><net_src comp="388" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="540"><net_src comp="175" pin="7"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="392" pin=4"/></net>

<net id="545"><net_src comp="175" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="392" pin=3"/></net>

<net id="550"><net_src comp="403" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="555"><net_src comp="409" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="563"><net_src comp="421" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="568"><net_src comp="185" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="163" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_0_3_x1176 | {13 }
 - Input state : 
	Port: D_drain_IO_L1_out_boundary_wrapper_0_x1 : fifo_D_drain_PE_3_0_x1144 | {6 }
  - Chain level:
	State 1
		data_split_V_addr : 1
		data_split_V_addr_311 : 1
		data_split_V_addr_312 : 1
		data_split_V_addr_313 : 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln24903 : 2
	State 3
		add_ln691_1001 : 1
		icmp_ln890_1052 : 1
		br_ln24904 : 2
	State 4
		add_ln691_1002 : 1
		icmp_ln890_1053 : 1
		br_ln24911 : 2
		empty : 1
		tmp : 1
		idxprom : 2
		data_split_V_addr_314 : 3
	State 5
		add_ln691_1005 : 1
		tmp_s : 1
		zext_ln24921 : 2
		local_D_V_addr : 3
		icmp_ln890_1055 : 1
		br_ln24913 : 2
		out_data_V : 4
	State 6
	State 7
		add_ln691_1006 : 1
		zext_ln878 : 1
		icmp_ln878 : 1
		br_ln24922 : 2
		trunc_ln674 : 1
		data_split_V_addr_315 : 2
		store_ln24923 : 3
		r : 1
		zext_ln1497 : 2
	State 8
	State 9
	State 10
		p_Result_s : 1
		store_ln24933 : 2
	State 11
		add_ln691_1003 : 1
		shl_ln890 : 1
		icmp_ln890_1054 : 1
		br_ln24940 : 2
	State 12
		add_ln691_1004 : 1
		zext_ln24947 : 1
		add_ln24947 : 2
		zext_ln24947_1 : 3
		local_D_V_addr_63 : 4
		icmp_ln890_1056 : 1
		br_ln24942 : 2
		local_D_V_load : 5
	State 13
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln691_fu_279     |    0    |    10   |
|          |   add_ln691_1001_fu_291  |    0    |    10   |
|          |   add_ln691_1002_fu_303  |    0    |    12   |
|    add   |   add_ln691_1005_fu_332  |    0    |    12   |
|          |   add_ln691_1006_fu_356  |    0    |    10   |
|          |   add_ln691_1003_fu_403  |    0    |    12   |
|          |   add_ln691_1004_fu_421  |    0    |    9    |
|          |    add_ln24947_fu_431    |    0    |    12   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_285    |    0    |    8    |
|          |  icmp_ln890_1052_fu_297  |    0    |    8    |
|          |  icmp_ln890_1053_fu_309  |    0    |    9    |
|   icmp   |  icmp_ln890_1055_fu_350  |    0    |    9    |
|          |     icmp_ln878_fu_367    |    0    |    8    |
|          |  icmp_ln890_1054_fu_415  |    0    |    9    |
|          |  icmp_ln890_1056_fu_441  |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   |    tmp_376_read_fu_106   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_112 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       empty_fu_315       |    0    |    0    |
|          |    trunc_ln674_fu_373    |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        tmp_fu_319        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      idxprom_fu_327      |    0    |    0    |
|          |    zext_ln24921_fu_345   |    0    |    0    |
|   zext   |     zext_ln878_fu_362    |    0    |    0    |
|          |    zext_ln1497_fu_388    |    0    |    0    |
|          |    zext_ln24947_fu_427   |    0    |    0    |
|          |   zext_ln24947_1_fu_436  |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_s_fu_338       |    0    |    0    |
|          |     p_Result_s_fu_392    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|         r_fu_378         |    0    |    0    |
|----------|--------------------------|---------|---------|
|    shl   |     shl_ln890_fu_409     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   146   |
|----------|--------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   32   |   33   |
|  local_D_V |    0   |   128  |   129  |
+------------+--------+--------+--------+
|    Total   |    0   |   160  |   162  |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_1001_reg_475   |    3   |
|    add_ln691_1002_reg_483   |    4   |
|    add_ln691_1003_reg_547   |    5   |
|    add_ln691_1004_reg_560   |    2   |
|    add_ln691_1005_reg_501   |    5   |
|    add_ln691_1006_reg_524   |    3   |
|      add_ln691_reg_467      |    3   |
|         c0_V_reg_193        |    3   |
|         c1_V_reg_204        |    3   |
|         c5_V_reg_257        |    5   |
|         c6_V_reg_268        |    2   |
|         c7_V_reg_215        |    4   |
|         c8_V_reg_226        |    5   |
|data_split_V_addr_311_reg_452|    2   |
|data_split_V_addr_312_reg_457|    2   |
|data_split_V_addr_313_reg_462|    2   |
|data_split_V_addr_314_reg_496|    2   |
|  data_split_V_addr_reg_447  |    2   |
|  local_D_V_addr_63_reg_565  |    5   |
|    local_D_V_addr_reg_506   |    5   |
|         n_V_reg_237         |    3   |
|      out_data_V_reg_519     |   128  |
|       p_Val2_s_reg_248      |   128  |
|      shl_ln890_reg_552      |    5   |
|       tmp_376_reg_514       |   32   |
|         tmp_reg_491         |    1   |
|      v2_V_1166_reg_542      |   32   |
|         v2_V_reg_537        |   32   |
|     zext_ln1497_reg_532     |   128  |
+-----------------------------+--------+
|            Total            |   556  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_163 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_175 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_175 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_175 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   92   || 1.67943 ||    58   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   146  |
|   Memory  |    0   |    -   |   160  |   162  |
|Multiplexer|    -   |    1   |    -   |   58   |
|  Register |    -   |    -   |   556  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   716  |   366  |
+-----------+--------+--------+--------+--------+
