#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018460ef79a0 .scope module, "tb_top_module" "tb_top_module" 2 5;
 .timescale -9 -12;
P_0000018460fb76e0 .param/l "LARGE_NUMBER" 0 2 8, +C4<00000000000000000010011100001111>;
P_0000018460fb7718 .param/l "PERIOD" 0 2 7, +C4<00000000000000000000000000001010>;
v0000018460fbb8e0_0 .var "clk", 0 0;
v0000018460fbb980_0 .var/i "i", 31 0;
v0000018460ef2d80_0 .var "in_binary", 13 0;
v0000018460ef26a0_0 .net "packed_bcd", 15 0, v0000018460fb7040_0;  1 drivers
v0000018460ef3460_0 .var "rst_n", 0 0;
E_0000018460ee71e0 .event anyedge, v0000018460fbb840_0;
S_0000018460ef7b30 .scope module, "u_top_module" "top_module" 2 19, 3 1 0, S_0000018460ef79a0;
 .timescale 0 0;
    .port_info 0 /INPUT 14 "in_binary";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /OUTPUT 16 "packed_bcd";
v0000018460fb6e60_0 .net "clk", 0 0, v0000018460fbb8e0_0;  1 drivers
v0000018460fb6f00_0 .net "in_binary", 13 0, v0000018460ef2d80_0;  1 drivers
v0000018460fb6fa0_0 .var "in_binary_", 13 0;
v0000018460fb7040_0 .var "packed_bcd", 15 0;
v0000018460fb70e0_0 .net "packed_bcd_", 15 0, L_0000018460ef3280;  1 drivers
v0000018460fbb840_0 .net "rst_n", 0 0, v0000018460ef3460_0;  1 drivers
E_0000018460ee6ae0 .event posedge, v0000018460fb6e60_0;
S_0000018460ef7cc0 .scope module, "ins1" "binary2bcd_div" 3 22, 3 27 0, S_0000018460ef7b30;
 .timescale 0 0;
    .port_info 0 /INPUT 14 "in_binary";
    .port_info 1 /OUTPUT 16 "packed_bcd";
v0000018460fbb3a0_0 .var "a", 13 0;
v0000018460ef6e60 .array "digit", 3 0, 3 0;
v0000018460fb6c80_0 .var/i "i", 31 0;
v0000018460fb6d20_0 .net "in_binary", 13 0, v0000018460fb6fa0_0;  1 drivers
v0000018460fb6dc0_0 .net "packed_bcd", 15 0, L_0000018460ef3280;  alias, 1 drivers
E_0000018460ee6f20 .event anyedge, v0000018460fb6d20_0, v0000018460fbb3a0_0;
v0000018460ef6e60_0 .array/port v0000018460ef6e60, 0;
v0000018460ef6e60_1 .array/port v0000018460ef6e60, 1;
v0000018460ef6e60_2 .array/port v0000018460ef6e60, 2;
v0000018460ef6e60_3 .array/port v0000018460ef6e60, 3;
L_0000018460ef3280 .concat [ 4 4 4 4], v0000018460ef6e60_0, v0000018460ef6e60_1, v0000018460ef6e60_2, v0000018460ef6e60_3;
    .scope S_0000018460ef7cc0;
T_0 ;
    %wait E_0000018460ee6f20;
    %load/vec4 v0000018460fb6d20_0;
    %store/vec4 v0000018460fbb3a0_0, 0, 14;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018460fb6c80_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000018460fb6c80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000018460fbb3a0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %ix/getv/s 4, v0000018460fb6c80_0;
    %store/vec4a v0000018460ef6e60, 4, 0;
    %load/vec4 v0000018460fbb3a0_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %div;
    %pad/u 14;
    %store/vec4 v0000018460fbb3a0_0, 0, 14;
    %load/vec4 v0000018460fb6c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018460fb6c80_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018460ef7b30;
T_1 ;
    %wait E_0000018460ee6ae0;
    %load/vec4 v0000018460fbb840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000018460fb6fa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018460fb7040_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018460fb6f00_0;
    %assign/vec4 v0000018460fb6fa0_0, 0;
    %load/vec4 v0000018460fb70e0_0;
    %assign/vec4 v0000018460fb7040_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018460ef79a0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000018460fbb8e0_0;
    %inv;
    %store/vec4 v0000018460fbb8e0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018460ef79a0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018460fbb8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018460ef3460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018460ef3460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018460ef3460_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000018460ef79a0;
T_4 ;
    %vpi_call 2 41 "$dumpfile", "binary2bcd_div.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000018460ef79a0;
T_5 ;
T_5.0 ;
    %load/vec4 v0000018460ef3460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0000018460ee71e0;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0000018460ef2d80_0, 0, 14;
T_5.2 ;
    %load/vec4 v0000018460ef3460_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.3, 6;
    %wait E_0000018460ee71e0;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018460fbb980_0, 0, 32;
T_5.4 ;
    %load/vec4 v0000018460fbb980_0;
    %cmpi/s 9999, 0, 32;
    %jmp/0xz T_5.5, 5;
    %wait E_0000018460ee6ae0;
    %load/vec4 v0000018460ef2d80_0;
    %addi 1, 0, 14;
    %store/vec4 v0000018460ef2d80_0, 0, 14;
    %delay 40000, 0;
    %load/vec4 v0000018460fbb980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018460fbb980_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "binary2bcd_div_tb.v";
    "./binary2bcd_div.v";
