#! /nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x142108f80 .scope module, "Nor" "Nor" 2 20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x1380082b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14215d990_0 .net "a", 0 0, o0x1380082b0;  0 drivers
o0x138008460 .functor BUFZ 1, C4<z>; HiZ drive
v0x14215da20_0 .net "b", 0 0, o0x138008460;  0 drivers
RS_0x1380080a0 .resolv tri, L_0x14216fe50, L_0x14216ff00, L_0x14216fff0;
v0x14215dab0_0 .net8 "or_out", 0 0, RS_0x1380080a0;  3 drivers, strength-aware
RS_0x138008100 .resolv tri, L_0x142170270, L_0x142170320, L_0x142170470;
v0x14215db40_0 .net8 "out", 0 0, RS_0x138008100;  3 drivers, strength-aware
S_0x1421061d0 .scope module, "not1" "Not" 2 23, 2 16 0, S_0x142108f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x14215bba0_0 .net8 "a", 0 0, RS_0x1380080a0;  alias, 3 drivers, strength-aware
v0x14215bc80_0 .net8 "out", 0 0, RS_0x138008100;  alias, 3 drivers, strength-aware
S_0x142106340 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1421061d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142170200 .functor NMOS 1, L_0x138040298, RS_0x1380080a0, C4<0>, C4<0>;
L_0x142170270 .functor NMOS 1, L_0x142170200, RS_0x1380080a0, C4<0>, C4<0>;
L_0x1380402e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142170320 .functor PMOS 1, L_0x1380402e0, RS_0x1380080a0, C4<0>, C4<0>;
L_0x138040328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142170470 .functor PMOS 1, L_0x138040328, RS_0x1380080a0, C4<0>, C4<0>;
v0x142107bf0_0 .net/2s *"_ivl_0", 0 0, L_0x138040298;  1 drivers
v0x14215b740_0 .net/2s *"_ivl_2", 0 0, L_0x1380402e0;  1 drivers
v0x14215b7f0_0 .net/2s *"_ivl_4", 0 0, L_0x138040328;  1 drivers
v0x14215b8b0_0 .net8 "a", 0 0, RS_0x1380080a0;  alias, 3 drivers, strength-aware
v0x14215b950_0 .net8 "b", 0 0, RS_0x1380080a0;  alias, 3 drivers, strength-aware
v0x14215ba20_0 .net8 "o1", 0 0, L_0x142170200;  1 drivers, strength-aware
v0x14215bab0_0 .net8 "out", 0 0, RS_0x138008100;  alias, 3 drivers, strength-aware
S_0x14215bd10 .scope module, "or1" "Or" 2 22, 2 9 0, S_0x142108f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14215d4f0_0 .net "a", 0 0, o0x1380082b0;  alias, 0 drivers
v0x14215d5d0_0 .net "b", 0 0, o0x138008460;  alias, 0 drivers
RS_0x138008310 .resolv tri, L_0x14216f690, L_0x14216f740, L_0x14216f890;
v0x14215d6a0_0 .net8 "nand_out1", 0 0, RS_0x138008310;  3 drivers, strength-aware
RS_0x1380084c0 .resolv tri, L_0x14216fa90, L_0x14216fb40, L_0x14216fcd0;
v0x14215d770_0 .net8 "nand_out2", 0 0, RS_0x1380084c0;  3 drivers, strength-aware
v0x14215d840_0 .net8 "out", 0 0, RS_0x1380080a0;  alias, 3 drivers, strength-aware
S_0x14215bf40 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x14215bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14216f5a0 .functor NMOS 1, L_0x138040010, o0x1380082b0, C4<0>, C4<0>;
L_0x14216f690 .functor NMOS 1, L_0x14216f5a0, o0x1380082b0, C4<0>, C4<0>;
L_0x138040058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14216f740 .functor PMOS 1, L_0x138040058, o0x1380082b0, C4<0>, C4<0>;
L_0x1380400a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14216f890 .functor PMOS 1, L_0x1380400a0, o0x1380082b0, C4<0>, C4<0>;
v0x14215c170_0 .net/2s *"_ivl_0", 0 0, L_0x138040010;  1 drivers
v0x14215c230_0 .net/2s *"_ivl_2", 0 0, L_0x138040058;  1 drivers
v0x14215c2e0_0 .net/2s *"_ivl_4", 0 0, L_0x1380400a0;  1 drivers
v0x14215c3a0_0 .net "a", 0 0, o0x1380082b0;  alias, 0 drivers
v0x14215c440_0 .net "b", 0 0, o0x1380082b0;  alias, 0 drivers
v0x14215c510_0 .net8 "o1", 0 0, L_0x14216f5a0;  1 drivers, strength-aware
v0x14215c5a0_0 .net8 "out", 0 0, RS_0x138008310;  alias, 3 drivers, strength-aware
S_0x14215c690 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x14215bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14216f940 .functor NMOS 1, L_0x1380400e8, o0x138008460, C4<0>, C4<0>;
L_0x14216fa90 .functor NMOS 1, L_0x14216f940, o0x138008460, C4<0>, C4<0>;
L_0x138040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14216fb40 .functor PMOS 1, L_0x138040130, o0x138008460, C4<0>, C4<0>;
L_0x138040178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14216fcd0 .functor PMOS 1, L_0x138040178, o0x138008460, C4<0>, C4<0>;
v0x14215c8b0_0 .net/2s *"_ivl_0", 0 0, L_0x1380400e8;  1 drivers
v0x14215c960_0 .net/2s *"_ivl_2", 0 0, L_0x138040130;  1 drivers
v0x14215ca10_0 .net/2s *"_ivl_4", 0 0, L_0x138040178;  1 drivers
v0x14215cad0_0 .net "a", 0 0, o0x138008460;  alias, 0 drivers
v0x14215cb70_0 .net "b", 0 0, o0x138008460;  alias, 0 drivers
v0x14215cc40_0 .net8 "o1", 0 0, L_0x14216f940;  1 drivers, strength-aware
v0x14215ccd0_0 .net8 "out", 0 0, RS_0x1380084c0;  alias, 3 drivers, strength-aware
S_0x14215cdc0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x14215bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14216fd80 .functor NMOS 1, L_0x1380401c0, RS_0x1380084c0, C4<0>, C4<0>;
L_0x14216fe50 .functor NMOS 1, L_0x14216fd80, RS_0x138008310, C4<0>, C4<0>;
L_0x138040208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14216ff00 .functor PMOS 1, L_0x138040208, RS_0x138008310, C4<0>, C4<0>;
L_0x138040250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14216fff0 .functor PMOS 1, L_0x138040250, RS_0x1380084c0, C4<0>, C4<0>;
v0x14215cff0_0 .net/2s *"_ivl_0", 0 0, L_0x1380401c0;  1 drivers
v0x14215d0a0_0 .net/2s *"_ivl_2", 0 0, L_0x138040208;  1 drivers
v0x14215d150_0 .net/2s *"_ivl_4", 0 0, L_0x138040250;  1 drivers
v0x14215d210_0 .net8 "a", 0 0, RS_0x138008310;  alias, 3 drivers, strength-aware
v0x14215d2c0_0 .net8 "b", 0 0, RS_0x1380084c0;  alias, 3 drivers, strength-aware
v0x14215d390_0 .net8 "o1", 0 0, L_0x14216fd80;  1 drivers, strength-aware
v0x14215d420_0 .net8 "out", 0 0, RS_0x1380080a0;  alias, 3 drivers, strength-aware
S_0x1421090f0 .scope module, "full_adder_test" "full_adder_test" 4 3;
 .timescale 0 0;
v0x14216f200_0 .var "a", 0 0;
v0x14216f290_0 .var "b", 0 0;
v0x14216f320_0 .var "cin", 0 0;
RS_0x13800b5e0 .resolv tri, L_0x142176620, L_0x142176710, L_0x1421767e0;
v0x14216f3b0_0 .net8 "cout", 0 0, RS_0x13800b5e0;  3 drivers, strength-aware
v0x14216f440_0 .var/i "i", 31 0;
RS_0x13800af80 .resolv tri, L_0x142175310, L_0x1421753c0, L_0x142175490;
v0x14216f510_0 .net8 "sum", 0 0, RS_0x13800af80;  3 drivers, strength-aware
S_0x14215dbd0 .scope module, "fa" "FullAdder" 4 9, 5 3 0, S_0x1421090f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x14216ec50_0 .net "a", 0 0, v0x14216f200_0;  1 drivers
v0x14216ece0_0 .net "b", 0 0, v0x14216f290_0;  1 drivers
RS_0x138008a90 .resolv tri, L_0x1421730a0, L_0x142173250, L_0x14216d860;
v0x14216ed70_0 .net8 "carry1", 0 0, RS_0x138008a90;  3 drivers, strength-aware
RS_0x138009f90 .resolv tri, L_0x142175a70, L_0x142175c20, L_0x14216dfb0;
v0x14216ee00_0 .net8 "carry2", 0 0, RS_0x138009f90;  3 drivers, strength-aware
v0x14216ee90_0 .net "cin", 0 0, v0x14216f320_0;  1 drivers
v0x14216ef60_0 .net8 "cout", 0 0, RS_0x13800b5e0;  alias, 3 drivers, strength-aware
v0x14216f030_0 .net8 "sum", 0 0, RS_0x13800af80;  alias, 3 drivers, strength-aware
RS_0x138009a80 .resolv tri, L_0x1421728b0, L_0x142172960, L_0x142172a30;
v0x14216f140_0 .net8 "sum1", 0 0, RS_0x138009a80;  3 drivers, strength-aware
S_0x14215de40 .scope module, "ha1" "HalfAdder" 5 5, 6 3 0, S_0x14215dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x142165430_0 .net "a", 0 0, v0x14216f200_0;  alias, 1 drivers
v0x1421655c0_0 .net "b", 0 0, v0x14216f290_0;  alias, 1 drivers
v0x142165750_0 .net8 "carry", 0 0, RS_0x138008a90;  alias, 3 drivers, strength-aware
v0x1421657e0_0 .net8 "sum", 0 0, RS_0x138009a80;  alias, 3 drivers, strength-aware
S_0x14215e060 .scope module, "and_gate" "And" 6 6, 2 3 0, S_0x14215de40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14215f130_0 .net "a", 0 0, v0x14216f200_0;  alias, 1 drivers
v0x14215f1d0_0 .net "b", 0 0, v0x14216f290_0;  alias, 1 drivers
RS_0x138008910 .resolv tri, L_0x142172d00, L_0x142172df0, L_0x142172ee0;
v0x14215f280_0 .net8 "nand_out", 0 0, RS_0x138008910;  3 drivers, strength-aware
v0x14215f330_0 .net8 "out", 0 0, RS_0x138008a90;  alias, 3 drivers, strength-aware
S_0x14215e290 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x14215e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142169da0 .functor NMOS 1, L_0x138040b08, v0x14216f290_0, C4<0>, C4<0>;
L_0x142172d00 .functor NMOS 1, L_0x142169da0, v0x14216f200_0, C4<0>, C4<0>;
L_0x138040b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142172df0 .functor PMOS 1, L_0x138040b50, v0x14216f200_0, C4<0>, C4<0>;
L_0x138040b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142172ee0 .functor PMOS 1, L_0x138040b98, v0x14216f290_0, C4<0>, C4<0>;
v0x14215e4d0_0 .net/2s *"_ivl_0", 0 0, L_0x138040b08;  1 drivers
v0x14215e590_0 .net/2s *"_ivl_2", 0 0, L_0x138040b50;  1 drivers
v0x14215e640_0 .net/2s *"_ivl_4", 0 0, L_0x138040b98;  1 drivers
v0x14215e700_0 .net "a", 0 0, v0x14216f200_0;  alias, 1 drivers
v0x14215e7a0_0 .net "b", 0 0, v0x14216f290_0;  alias, 1 drivers
v0x14215e880_0 .net8 "o1", 0 0, L_0x142169da0;  1 drivers, strength-aware
v0x14215e920_0 .net8 "out", 0 0, RS_0x138008910;  alias, 3 drivers, strength-aware
S_0x14215e9f0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x14215e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142172fb0 .functor NMOS 1, L_0x138040be0, RS_0x138008910, C4<0>, C4<0>;
L_0x1421730a0 .functor NMOS 1, L_0x142172fb0, RS_0x138008910, C4<0>, C4<0>;
L_0x138040c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142173250 .functor PMOS 1, L_0x138040c28, RS_0x138008910, C4<0>, C4<0>;
L_0x138040c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14216d860 .functor PMOS 1, L_0x138040c70, RS_0x138008910, C4<0>, C4<0>;
v0x14215ec10_0 .net/2s *"_ivl_0", 0 0, L_0x138040be0;  1 drivers
v0x14215ecc0_0 .net/2s *"_ivl_2", 0 0, L_0x138040c28;  1 drivers
v0x14215ed70_0 .net/2s *"_ivl_4", 0 0, L_0x138040c70;  1 drivers
v0x14215ee30_0 .net8 "a", 0 0, RS_0x138008910;  alias, 3 drivers, strength-aware
v0x14215eee0_0 .net8 "b", 0 0, RS_0x138008910;  alias, 3 drivers, strength-aware
v0x14215eff0_0 .net8 "o1", 0 0, L_0x142172fb0;  1 drivers, strength-aware
v0x14215f080_0 .net8 "out", 0 0, RS_0x138008a90;  alias, 3 drivers, strength-aware
S_0x14215f400 .scope module, "xor_gate" "Xor" 6 5, 2 26 0, S_0x14215de40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142164f00_0 .net "a", 0 0, v0x14216f200_0;  alias, 1 drivers
RS_0x138008e50 .resolv tri, L_0x142171290, L_0x142171440, L_0x1421714d0;
v0x142164f90_0 .net8 "and1_out", 0 0, RS_0x138008e50;  3 drivers, strength-aware
RS_0x138009210 .resolv tri, L_0x142171c20, L_0x142171dd0, L_0x142171e40;
v0x142165020_0 .net8 "and2_out", 0 0, RS_0x138009210;  3 drivers, strength-aware
v0x1421650b0_0 .net "b", 0 0, v0x14216f290_0;  alias, 1 drivers
RS_0x138009030 .resolv tri, L_0x142170610, L_0x1421706c0, L_0x1421707b0;
v0x142165140_0 .net8 "not_a", 0 0, RS_0x138009030;  3 drivers, strength-aware
RS_0x138008c70 .resolv tri, L_0x142170970, L_0x142170a20, L_0x142170c10;
v0x142165290_0 .net8 "not_b", 0 0, RS_0x138008c70;  3 drivers, strength-aware
v0x1421653a0_0 .net8 "out", 0 0, RS_0x138009a80;  alias, 3 drivers, strength-aware
S_0x14215f610 .scope module, "and1" "And" 2 30, 2 3 0, S_0x14215f400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1421606f0_0 .net "a", 0 0, v0x14216f200_0;  alias, 1 drivers
v0x142160790_0 .net8 "b", 0 0, RS_0x138008c70;  alias, 3 drivers, strength-aware
RS_0x138008cd0 .resolv tri, L_0x142165320, L_0x142170ed0, L_0x142165520;
v0x142160830_0 .net8 "nand_out", 0 0, RS_0x138008cd0;  3 drivers, strength-aware
v0x1421608e0_0 .net8 "out", 0 0, RS_0x138008e50;  alias, 3 drivers, strength-aware
S_0x14215f840 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x14215f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142170ca0 .functor NMOS 1, L_0x138040520, RS_0x138008c70, C4<0>, C4<0>;
L_0x142165320 .functor NMOS 1, L_0x142170ca0, v0x14216f200_0, C4<0>, C4<0>;
L_0x138040568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142170ed0 .functor PMOS 1, L_0x138040568, v0x14216f200_0, C4<0>, C4<0>;
L_0x1380405b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142165520 .functor PMOS 1, L_0x1380405b0, RS_0x138008c70, C4<0>, C4<0>;
v0x14215fa80_0 .net/2s *"_ivl_0", 0 0, L_0x138040520;  1 drivers
v0x14215fb40_0 .net/2s *"_ivl_2", 0 0, L_0x138040568;  1 drivers
v0x14215fbf0_0 .net/2s *"_ivl_4", 0 0, L_0x1380405b0;  1 drivers
v0x14215fcb0_0 .net "a", 0 0, v0x14216f200_0;  alias, 1 drivers
v0x14215fd80_0 .net8 "b", 0 0, RS_0x138008c70;  alias, 3 drivers, strength-aware
v0x14215fe50_0 .net8 "o1", 0 0, L_0x142170ca0;  1 drivers, strength-aware
v0x14215fee0_0 .net8 "out", 0 0, RS_0x138008cd0;  alias, 3 drivers, strength-aware
S_0x14215ffb0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x14215f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380405f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1421711a0 .functor NMOS 1, L_0x1380405f8, RS_0x138008cd0, C4<0>, C4<0>;
L_0x142171290 .functor NMOS 1, L_0x1421711a0, RS_0x138008cd0, C4<0>, C4<0>;
L_0x138040640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142171440 .functor PMOS 1, L_0x138040640, RS_0x138008cd0, C4<0>, C4<0>;
L_0x138040688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1421714d0 .functor PMOS 1, L_0x138040688, RS_0x138008cd0, C4<0>, C4<0>;
v0x1421601d0_0 .net/2s *"_ivl_0", 0 0, L_0x1380405f8;  1 drivers
v0x142160280_0 .net/2s *"_ivl_2", 0 0, L_0x138040640;  1 drivers
v0x142160330_0 .net/2s *"_ivl_4", 0 0, L_0x138040688;  1 drivers
v0x1421603f0_0 .net8 "a", 0 0, RS_0x138008cd0;  alias, 3 drivers, strength-aware
v0x1421604a0_0 .net8 "b", 0 0, RS_0x138008cd0;  alias, 3 drivers, strength-aware
v0x1421605b0_0 .net8 "o1", 0 0, L_0x1421711a0;  1 drivers, strength-aware
v0x142160640_0 .net8 "out", 0 0, RS_0x138008e50;  alias, 3 drivers, strength-aware
S_0x1421609b0 .scope module, "and2" "And" 2 31, 2 3 0, S_0x14215f400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142161a60_0 .net8 "a", 0 0, RS_0x138009030;  alias, 3 drivers, strength-aware
v0x142161b00_0 .net "b", 0 0, v0x14216f290_0;  alias, 1 drivers
RS_0x138009090 .resolv tri, L_0x1421716f0, L_0x1421718e0, L_0x142171970;
v0x142161b90_0 .net8 "nand_out", 0 0, RS_0x138009090;  3 drivers, strength-aware
v0x142161c40_0 .net8 "out", 0 0, RS_0x138009210;  alias, 3 drivers, strength-aware
S_0x142160bc0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1421609b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380406d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142171640 .functor NMOS 1, L_0x1380406d0, v0x14216f290_0, C4<0>, C4<0>;
L_0x1421716f0 .functor NMOS 1, L_0x142171640, RS_0x138009030, C4<0>, C4<0>;
L_0x138040718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1421718e0 .functor PMOS 1, L_0x138040718, RS_0x138009030, C4<0>, C4<0>;
L_0x138040760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142171970 .functor PMOS 1, L_0x138040760, v0x14216f290_0, C4<0>, C4<0>;
v0x142160df0_0 .net/2s *"_ivl_0", 0 0, L_0x1380406d0;  1 drivers
v0x142160eb0_0 .net/2s *"_ivl_2", 0 0, L_0x138040718;  1 drivers
v0x142160f60_0 .net/2s *"_ivl_4", 0 0, L_0x138040760;  1 drivers
v0x142161020_0 .net8 "a", 0 0, RS_0x138009030;  alias, 3 drivers, strength-aware
v0x1421610c0_0 .net "b", 0 0, v0x14216f290_0;  alias, 1 drivers
v0x1421611d0_0 .net8 "o1", 0 0, L_0x142171640;  1 drivers, strength-aware
v0x142161260_0 .net8 "out", 0 0, RS_0x138009090;  alias, 3 drivers, strength-aware
S_0x142161320 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1421609b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380407a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142165690 .functor NMOS 1, L_0x1380407a8, RS_0x138009090, C4<0>, C4<0>;
L_0x142171c20 .functor NMOS 1, L_0x142165690, RS_0x138009090, C4<0>, C4<0>;
L_0x1380407f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142171dd0 .functor PMOS 1, L_0x1380407f0, RS_0x138009090, C4<0>, C4<0>;
L_0x138040838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142171e40 .functor PMOS 1, L_0x138040838, RS_0x138009090, C4<0>, C4<0>;
v0x142161540_0 .net/2s *"_ivl_0", 0 0, L_0x1380407a8;  1 drivers
v0x1421615f0_0 .net/2s *"_ivl_2", 0 0, L_0x1380407f0;  1 drivers
v0x1421616a0_0 .net/2s *"_ivl_4", 0 0, L_0x138040838;  1 drivers
v0x142161760_0 .net8 "a", 0 0, RS_0x138009090;  alias, 3 drivers, strength-aware
v0x142161810_0 .net8 "b", 0 0, RS_0x138009090;  alias, 3 drivers, strength-aware
v0x142161920_0 .net8 "o1", 0 0, L_0x142165690;  1 drivers, strength-aware
v0x1421619b0_0 .net8 "out", 0 0, RS_0x138009210;  alias, 3 drivers, strength-aware
S_0x142161d10 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x14215f400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142162690_0 .net "a", 0 0, v0x14216f200_0;  alias, 1 drivers
v0x142162730_0 .net8 "out", 0 0, RS_0x138009030;  alias, 3 drivers, strength-aware
S_0x142161f00 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x142161d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142170520 .functor NMOS 1, L_0x138040370, v0x14216f200_0, C4<0>, C4<0>;
L_0x142170610 .functor NMOS 1, L_0x142170520, v0x14216f200_0, C4<0>, C4<0>;
L_0x1380403b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1421706c0 .functor PMOS 1, L_0x1380403b8, v0x14216f200_0, C4<0>, C4<0>;
L_0x138040400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1421707b0 .functor PMOS 1, L_0x138040400, v0x14216f200_0, C4<0>, C4<0>;
v0x142162140_0 .net/2s *"_ivl_0", 0 0, L_0x138040370;  1 drivers
v0x142162200_0 .net/2s *"_ivl_2", 0 0, L_0x1380403b8;  1 drivers
v0x1421622b0_0 .net/2s *"_ivl_4", 0 0, L_0x138040400;  1 drivers
v0x142162370_0 .net "a", 0 0, v0x14216f200_0;  alias, 1 drivers
v0x142162480_0 .net "b", 0 0, v0x14216f200_0;  alias, 1 drivers
v0x142162510_0 .net8 "o1", 0 0, L_0x142170520;  1 drivers, strength-aware
v0x1421625b0_0 .net8 "out", 0 0, RS_0x138009030;  alias, 3 drivers, strength-aware
S_0x1421627d0 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x14215f400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x142163150_0 .net "a", 0 0, v0x14216f290_0;  alias, 1 drivers
v0x1421631f0_0 .net8 "out", 0 0, RS_0x138008c70;  alias, 3 drivers, strength-aware
S_0x1421629c0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1421627d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142170880 .functor NMOS 1, L_0x138040448, v0x14216f290_0, C4<0>, C4<0>;
L_0x142170970 .functor NMOS 1, L_0x142170880, v0x14216f290_0, C4<0>, C4<0>;
L_0x138040490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142170a20 .functor PMOS 1, L_0x138040490, v0x14216f290_0, C4<0>, C4<0>;
L_0x1380404d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142170c10 .functor PMOS 1, L_0x1380404d8, v0x14216f290_0, C4<0>, C4<0>;
v0x142162c00_0 .net/2s *"_ivl_0", 0 0, L_0x138040448;  1 drivers
v0x142162cc0_0 .net/2s *"_ivl_2", 0 0, L_0x138040490;  1 drivers
v0x142162d70_0 .net/2s *"_ivl_4", 0 0, L_0x1380404d8;  1 drivers
v0x142162e30_0 .net "a", 0 0, v0x14216f290_0;  alias, 1 drivers
v0x142162f40_0 .net "b", 0 0, v0x14216f290_0;  alias, 1 drivers
v0x142162fd0_0 .net8 "o1", 0 0, L_0x142170880;  1 drivers, strength-aware
v0x142163070_0 .net8 "out", 0 0, RS_0x138008c70;  alias, 3 drivers, strength-aware
S_0x142163290 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x14215f400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142164aa0_0 .net8 "a", 0 0, RS_0x138008e50;  alias, 3 drivers, strength-aware
v0x142164bc0_0 .net8 "b", 0 0, RS_0x138009210;  alias, 3 drivers, strength-aware
RS_0x138009780 .resolv tri, L_0x142172060, L_0x142172110, L_0x142172260;
v0x142164cd0_0 .net8 "nand_out1", 0 0, RS_0x138009780;  3 drivers, strength-aware
RS_0x138009900 .resolv tri, L_0x142172510, L_0x1421725c0, L_0x142172710;
v0x142164d60_0 .net8 "nand_out2", 0 0, RS_0x138009900;  3 drivers, strength-aware
v0x142164e30_0 .net8 "out", 0 0, RS_0x138009a80;  alias, 3 drivers, strength-aware
S_0x1421634e0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x142163290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142171fb0 .functor NMOS 1, L_0x138040880, RS_0x138008e50, C4<0>, C4<0>;
L_0x142172060 .functor NMOS 1, L_0x142171fb0, RS_0x138008e50, C4<0>, C4<0>;
L_0x1380408c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142172110 .functor PMOS 1, L_0x1380408c8, RS_0x138008e50, C4<0>, C4<0>;
L_0x138040910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142172260 .functor PMOS 1, L_0x138040910, RS_0x138008e50, C4<0>, C4<0>;
v0x142163710_0 .net/2s *"_ivl_0", 0 0, L_0x138040880;  1 drivers
v0x1421637d0_0 .net/2s *"_ivl_2", 0 0, L_0x1380408c8;  1 drivers
v0x142163880_0 .net/2s *"_ivl_4", 0 0, L_0x138040910;  1 drivers
v0x142163940_0 .net8 "a", 0 0, RS_0x138008e50;  alias, 3 drivers, strength-aware
v0x142163a10_0 .net8 "b", 0 0, RS_0x138008e50;  alias, 3 drivers, strength-aware
v0x142163ae0_0 .net8 "o1", 0 0, L_0x142171fb0;  1 drivers, strength-aware
v0x142163b70_0 .net8 "out", 0 0, RS_0x138009780;  alias, 3 drivers, strength-aware
S_0x142163c30 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x142163290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142170b10 .functor NMOS 1, L_0x138040958, RS_0x138009210, C4<0>, C4<0>;
L_0x142172510 .functor NMOS 1, L_0x142170b10, RS_0x138009210, C4<0>, C4<0>;
L_0x1380409a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1421725c0 .functor PMOS 1, L_0x1380409a0, RS_0x138009210, C4<0>, C4<0>;
L_0x1380409e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142172710 .functor PMOS 1, L_0x1380409e8, RS_0x138009210, C4<0>, C4<0>;
v0x142163e50_0 .net/2s *"_ivl_0", 0 0, L_0x138040958;  1 drivers
v0x142163f00_0 .net/2s *"_ivl_2", 0 0, L_0x1380409a0;  1 drivers
v0x142163fb0_0 .net/2s *"_ivl_4", 0 0, L_0x1380409e8;  1 drivers
v0x142164070_0 .net8 "a", 0 0, RS_0x138009210;  alias, 3 drivers, strength-aware
v0x142164140_0 .net8 "b", 0 0, RS_0x138009210;  alias, 3 drivers, strength-aware
v0x142164210_0 .net8 "o1", 0 0, L_0x142170b10;  1 drivers, strength-aware
v0x1421642a0_0 .net8 "out", 0 0, RS_0x138009900;  alias, 3 drivers, strength-aware
S_0x142164360 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x142163290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1421727c0 .functor NMOS 1, L_0x138040a30, RS_0x138009900, C4<0>, C4<0>;
L_0x1421728b0 .functor NMOS 1, L_0x1421727c0, RS_0x138009780, C4<0>, C4<0>;
L_0x138040a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142172960 .functor PMOS 1, L_0x138040a78, RS_0x138009780, C4<0>, C4<0>;
L_0x138040ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142172a30 .functor PMOS 1, L_0x138040ac0, RS_0x138009900, C4<0>, C4<0>;
v0x142164590_0 .net/2s *"_ivl_0", 0 0, L_0x138040a30;  1 drivers
v0x142164640_0 .net/2s *"_ivl_2", 0 0, L_0x138040a78;  1 drivers
v0x1421646f0_0 .net/2s *"_ivl_4", 0 0, L_0x138040ac0;  1 drivers
v0x1421647b0_0 .net8 "a", 0 0, RS_0x138009780;  alias, 3 drivers, strength-aware
v0x142164860_0 .net8 "b", 0 0, RS_0x138009900;  alias, 3 drivers, strength-aware
v0x142164930_0 .net8 "o1", 0 0, L_0x1421727c0;  1 drivers, strength-aware
v0x1421649c0_0 .net8 "out", 0 0, RS_0x138009a80;  alias, 3 drivers, strength-aware
S_0x142165870 .scope module, "ha2" "HalfAdder" 5 6, 6 3 0, S_0x14215dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x14216cdb0_0 .net8 "a", 0 0, RS_0x138009a80;  alias, 3 drivers, strength-aware
v0x14216ce40_0 .net "b", 0 0, v0x14216f320_0;  alias, 1 drivers
v0x14216cfd0_0 .net8 "carry", 0 0, RS_0x138009f90;  alias, 3 drivers, strength-aware
v0x14216d060_0 .net8 "sum", 0 0, RS_0x13800af80;  alias, 3 drivers, strength-aware
S_0x1421659e0 .scope module, "and_gate" "And" 6 6, 2 3 0, S_0x142165870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142166aa0_0 .net8 "a", 0 0, RS_0x138009a80;  alias, 3 drivers, strength-aware
v0x142166b40_0 .net "b", 0 0, v0x14216f320_0;  alias, 1 drivers
RS_0x138009e10 .resolv tri, L_0x1421756d0, L_0x1421757c0, L_0x1421758b0;
v0x142166be0_0 .net8 "nand_out", 0 0, RS_0x138009e10;  3 drivers, strength-aware
v0x142166c90_0 .net8 "out", 0 0, RS_0x138009f90;  alias, 3 drivers, strength-aware
S_0x142165bf0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1421659e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142175620 .functor NMOS 1, L_0x138041450, v0x14216f320_0, C4<0>, C4<0>;
L_0x1421756d0 .functor NMOS 1, L_0x142175620, RS_0x138009a80, C4<0>, C4<0>;
L_0x138041498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1421757c0 .functor PMOS 1, L_0x138041498, RS_0x138009a80, C4<0>, C4<0>;
L_0x1380414e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1421758b0 .functor PMOS 1, L_0x1380414e0, v0x14216f320_0, C4<0>, C4<0>;
v0x142165e20_0 .net/2s *"_ivl_0", 0 0, L_0x138041450;  1 drivers
v0x142165ed0_0 .net/2s *"_ivl_2", 0 0, L_0x138041498;  1 drivers
v0x142165f80_0 .net/2s *"_ivl_4", 0 0, L_0x1380414e0;  1 drivers
v0x142166040_0 .net8 "a", 0 0, RS_0x138009a80;  alias, 3 drivers, strength-aware
v0x142166150_0 .net "b", 0 0, v0x14216f320_0;  alias, 1 drivers
v0x1421661f0_0 .net8 "o1", 0 0, L_0x142175620;  1 drivers, strength-aware
v0x142166290_0 .net8 "out", 0 0, RS_0x138009e10;  alias, 3 drivers, strength-aware
S_0x142166360 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1421659e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142175980 .functor NMOS 1, L_0x138041528, RS_0x138009e10, C4<0>, C4<0>;
L_0x142175a70 .functor NMOS 1, L_0x142175980, RS_0x138009e10, C4<0>, C4<0>;
L_0x138041570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142175c20 .functor PMOS 1, L_0x138041570, RS_0x138009e10, C4<0>, C4<0>;
L_0x1380415b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14216dfb0 .functor PMOS 1, L_0x1380415b8, RS_0x138009e10, C4<0>, C4<0>;
v0x142166580_0 .net/2s *"_ivl_0", 0 0, L_0x138041528;  1 drivers
v0x142166630_0 .net/2s *"_ivl_2", 0 0, L_0x138041570;  1 drivers
v0x1421666e0_0 .net/2s *"_ivl_4", 0 0, L_0x1380415b8;  1 drivers
v0x1421667a0_0 .net8 "a", 0 0, RS_0x138009e10;  alias, 3 drivers, strength-aware
v0x142166850_0 .net8 "b", 0 0, RS_0x138009e10;  alias, 3 drivers, strength-aware
v0x142166960_0 .net8 "o1", 0 0, L_0x142175980;  1 drivers, strength-aware
v0x1421669f0_0 .net8 "out", 0 0, RS_0x138009f90;  alias, 3 drivers, strength-aware
S_0x142166d60 .scope module, "xor_gate" "Xor" 6 5, 2 26 0, S_0x142165870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14216c880_0 .net8 "a", 0 0, RS_0x138009a80;  alias, 3 drivers, strength-aware
RS_0x13800a350 .resolv tri, L_0x142174000, L_0x1421741b0, L_0x142174240;
v0x14216c910_0 .net8 "and1_out", 0 0, RS_0x13800a350;  3 drivers, strength-aware
RS_0x13800a710 .resolv tri, L_0x142174990, L_0x142174b40, L_0x142174bb0;
v0x14216c9a0_0 .net8 "and2_out", 0 0, RS_0x13800a710;  3 drivers, strength-aware
v0x14216ca30_0 .net "b", 0 0, v0x14216f320_0;  alias, 1 drivers
RS_0x13800a530 .resolv tri, L_0x142173510, L_0x1421735c0, L_0x1421736b0;
v0x14216cac0_0 .net8 "not_a", 0 0, RS_0x13800a530;  3 drivers, strength-aware
RS_0x13800a170 .resolv tri, L_0x142173870, L_0x142173920, L_0x142173a10;
v0x14216cc10_0 .net8 "not_b", 0 0, RS_0x13800a170;  3 drivers, strength-aware
v0x14216cd20_0 .net8 "out", 0 0, RS_0x13800af80;  alias, 3 drivers, strength-aware
S_0x142166f70 .scope module, "and1" "And" 2 30, 2 3 0, S_0x142166d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x142168030_0 .net8 "a", 0 0, RS_0x138009a80;  alias, 3 drivers, strength-aware
v0x1421680d0_0 .net8 "b", 0 0, RS_0x13800a170;  alias, 3 drivers, strength-aware
RS_0x13800a1d0 .resolv tri, L_0x14216cca0, L_0x142173d50, L_0x142173e40;
v0x142168170_0 .net8 "nand_out", 0 0, RS_0x13800a1d0;  3 drivers, strength-aware
v0x142168220_0 .net8 "out", 0 0, RS_0x13800a350;  alias, 3 drivers, strength-aware
S_0x1421671a0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x142166f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142173ae0 .functor NMOS 1, L_0x138040e68, RS_0x13800a170, C4<0>, C4<0>;
L_0x14216cca0 .functor NMOS 1, L_0x142173ae0, RS_0x138009a80, C4<0>, C4<0>;
L_0x138040eb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142173d50 .functor PMOS 1, L_0x138040eb0, RS_0x138009a80, C4<0>, C4<0>;
L_0x138040ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142173e40 .functor PMOS 1, L_0x138040ef8, RS_0x13800a170, C4<0>, C4<0>;
v0x1421673e0_0 .net/2s *"_ivl_0", 0 0, L_0x138040e68;  1 drivers
v0x1421674a0_0 .net/2s *"_ivl_2", 0 0, L_0x138040eb0;  1 drivers
v0x142167550_0 .net/2s *"_ivl_4", 0 0, L_0x138040ef8;  1 drivers
v0x142167610_0 .net8 "a", 0 0, RS_0x138009a80;  alias, 3 drivers, strength-aware
v0x1421676a0_0 .net8 "b", 0 0, RS_0x13800a170;  alias, 3 drivers, strength-aware
v0x142167780_0 .net8 "o1", 0 0, L_0x142173ae0;  1 drivers, strength-aware
v0x142167820_0 .net8 "out", 0 0, RS_0x13800a1d0;  alias, 3 drivers, strength-aware
S_0x1421678f0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x142166f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142173f10 .functor NMOS 1, L_0x138040f40, RS_0x13800a1d0, C4<0>, C4<0>;
L_0x142174000 .functor NMOS 1, L_0x142173f10, RS_0x13800a1d0, C4<0>, C4<0>;
L_0x138040f88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1421741b0 .functor PMOS 1, L_0x138040f88, RS_0x13800a1d0, C4<0>, C4<0>;
L_0x138040fd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142174240 .functor PMOS 1, L_0x138040fd0, RS_0x13800a1d0, C4<0>, C4<0>;
v0x142167b10_0 .net/2s *"_ivl_0", 0 0, L_0x138040f40;  1 drivers
v0x142167bc0_0 .net/2s *"_ivl_2", 0 0, L_0x138040f88;  1 drivers
v0x142167c70_0 .net/2s *"_ivl_4", 0 0, L_0x138040fd0;  1 drivers
v0x142167d30_0 .net8 "a", 0 0, RS_0x13800a1d0;  alias, 3 drivers, strength-aware
v0x142167de0_0 .net8 "b", 0 0, RS_0x13800a1d0;  alias, 3 drivers, strength-aware
v0x142167ef0_0 .net8 "o1", 0 0, L_0x142173f10;  1 drivers, strength-aware
v0x142167f80_0 .net8 "out", 0 0, RS_0x13800a350;  alias, 3 drivers, strength-aware
S_0x1421682f0 .scope module, "and2" "And" 2 31, 2 3 0, S_0x142166d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1421693a0_0 .net8 "a", 0 0, RS_0x13800a530;  alias, 3 drivers, strength-aware
v0x142169440_0 .net "b", 0 0, v0x14216f320_0;  alias, 1 drivers
RS_0x13800a590 .resolv tri, L_0x142174460, L_0x142174650, L_0x1421746e0;
v0x1421694d0_0 .net8 "nand_out", 0 0, RS_0x13800a590;  3 drivers, strength-aware
v0x142169580_0 .net8 "out", 0 0, RS_0x13800a710;  alias, 3 drivers, strength-aware
S_0x142168500 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1421682f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1421743b0 .functor NMOS 1, L_0x138041018, v0x14216f320_0, C4<0>, C4<0>;
L_0x142174460 .functor NMOS 1, L_0x1421743b0, RS_0x13800a530, C4<0>, C4<0>;
L_0x138041060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142174650 .functor PMOS 1, L_0x138041060, RS_0x13800a530, C4<0>, C4<0>;
L_0x1380410a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1421746e0 .functor PMOS 1, L_0x1380410a8, v0x14216f320_0, C4<0>, C4<0>;
v0x142168730_0 .net/2s *"_ivl_0", 0 0, L_0x138041018;  1 drivers
v0x1421687f0_0 .net/2s *"_ivl_2", 0 0, L_0x138041060;  1 drivers
v0x1421688a0_0 .net/2s *"_ivl_4", 0 0, L_0x1380410a8;  1 drivers
v0x142168960_0 .net8 "a", 0 0, RS_0x13800a530;  alias, 3 drivers, strength-aware
v0x142168a00_0 .net "b", 0 0, v0x14216f320_0;  alias, 1 drivers
v0x142168b10_0 .net8 "o1", 0 0, L_0x1421743b0;  1 drivers, strength-aware
v0x142168ba0_0 .net8 "out", 0 0, RS_0x13800a590;  alias, 3 drivers, strength-aware
S_0x142168c60 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1421682f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380410f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14216cf10 .functor NMOS 1, L_0x1380410f0, RS_0x13800a590, C4<0>, C4<0>;
L_0x142174990 .functor NMOS 1, L_0x14216cf10, RS_0x13800a590, C4<0>, C4<0>;
L_0x138041138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142174b40 .functor PMOS 1, L_0x138041138, RS_0x13800a590, C4<0>, C4<0>;
L_0x138041180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142174bb0 .functor PMOS 1, L_0x138041180, RS_0x13800a590, C4<0>, C4<0>;
v0x142168e80_0 .net/2s *"_ivl_0", 0 0, L_0x1380410f0;  1 drivers
v0x142168f30_0 .net/2s *"_ivl_2", 0 0, L_0x138041138;  1 drivers
v0x142168fe0_0 .net/2s *"_ivl_4", 0 0, L_0x138041180;  1 drivers
v0x1421690a0_0 .net8 "a", 0 0, RS_0x13800a590;  alias, 3 drivers, strength-aware
v0x142169150_0 .net8 "b", 0 0, RS_0x13800a590;  alias, 3 drivers, strength-aware
v0x142169260_0 .net8 "o1", 0 0, L_0x14216cf10;  1 drivers, strength-aware
v0x1421692f0_0 .net8 "out", 0 0, RS_0x13800a710;  alias, 3 drivers, strength-aware
S_0x142169650 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x142166d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x14216a030_0 .net8 "a", 0 0, RS_0x138009a80;  alias, 3 drivers, strength-aware
v0x14216a0c0_0 .net8 "out", 0 0, RS_0x13800a530;  alias, 3 drivers, strength-aware
S_0x142169840 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x142169650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142173420 .functor NMOS 1, L_0x138040cb8, RS_0x138009a80, C4<0>, C4<0>;
L_0x142173510 .functor NMOS 1, L_0x142173420, RS_0x138009a80, C4<0>, C4<0>;
L_0x138040d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1421735c0 .functor PMOS 1, L_0x138040d00, RS_0x138009a80, C4<0>, C4<0>;
L_0x138040d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1421736b0 .functor PMOS 1, L_0x138040d48, RS_0x138009a80, C4<0>, C4<0>;
v0x142169a80_0 .net/2s *"_ivl_0", 0 0, L_0x138040cb8;  1 drivers
v0x142169b40_0 .net/2s *"_ivl_2", 0 0, L_0x138040d00;  1 drivers
v0x142169bf0_0 .net/2s *"_ivl_4", 0 0, L_0x138040d48;  1 drivers
v0x142169cb0_0 .net8 "a", 0 0, RS_0x138009a80;  alias, 3 drivers, strength-aware
v0x142169e40_0 .net8 "b", 0 0, RS_0x138009a80;  alias, 3 drivers, strength-aware
v0x142169f10_0 .net8 "o1", 0 0, L_0x142173420;  1 drivers, strength-aware
v0x142169fa0_0 .net8 "out", 0 0, RS_0x13800a530;  alias, 3 drivers, strength-aware
S_0x14216a150 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x142166d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x14216aad0_0 .net "a", 0 0, v0x14216f320_0;  alias, 1 drivers
v0x14216ab70_0 .net8 "out", 0 0, RS_0x13800a170;  alias, 3 drivers, strength-aware
S_0x14216a340 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x14216a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138040d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142173780 .functor NMOS 1, L_0x138040d90, v0x14216f320_0, C4<0>, C4<0>;
L_0x142173870 .functor NMOS 1, L_0x142173780, v0x14216f320_0, C4<0>, C4<0>;
L_0x138040dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142173920 .functor PMOS 1, L_0x138040dd8, v0x14216f320_0, C4<0>, C4<0>;
L_0x138040e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142173a10 .functor PMOS 1, L_0x138040e20, v0x14216f320_0, C4<0>, C4<0>;
v0x14216a580_0 .net/2s *"_ivl_0", 0 0, L_0x138040d90;  1 drivers
v0x14216a640_0 .net/2s *"_ivl_2", 0 0, L_0x138040dd8;  1 drivers
v0x14216a6f0_0 .net/2s *"_ivl_4", 0 0, L_0x138040e20;  1 drivers
v0x14216a7b0_0 .net "a", 0 0, v0x14216f320_0;  alias, 1 drivers
v0x14216a8c0_0 .net "b", 0 0, v0x14216f320_0;  alias, 1 drivers
v0x14216a950_0 .net8 "o1", 0 0, L_0x142173780;  1 drivers, strength-aware
v0x14216a9f0_0 .net8 "out", 0 0, RS_0x13800a170;  alias, 3 drivers, strength-aware
S_0x14216ac10 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x142166d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14216c420_0 .net8 "a", 0 0, RS_0x13800a350;  alias, 3 drivers, strength-aware
v0x14216c540_0 .net8 "b", 0 0, RS_0x13800a710;  alias, 3 drivers, strength-aware
RS_0x13800ac80 .resolv tri, L_0x142174dd0, L_0x142174e80, L_0x142172310;
v0x14216c650_0 .net8 "nand_out1", 0 0, RS_0x13800ac80;  3 drivers, strength-aware
RS_0x13800ae00 .resolv tri, L_0x142174fd0, L_0x142175040, L_0x142175170;
v0x14216c6e0_0 .net8 "nand_out2", 0 0, RS_0x13800ae00;  3 drivers, strength-aware
v0x14216c7b0_0 .net8 "out", 0 0, RS_0x13800af80;  alias, 3 drivers, strength-aware
S_0x14216ae60 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x14216ac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380411c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142174d20 .functor NMOS 1, L_0x1380411c8, RS_0x13800a350, C4<0>, C4<0>;
L_0x142174dd0 .functor NMOS 1, L_0x142174d20, RS_0x13800a350, C4<0>, C4<0>;
L_0x138041210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142174e80 .functor PMOS 1, L_0x138041210, RS_0x13800a350, C4<0>, C4<0>;
L_0x138041258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142172310 .functor PMOS 1, L_0x138041258, RS_0x13800a350, C4<0>, C4<0>;
v0x14216b090_0 .net/2s *"_ivl_0", 0 0, L_0x1380411c8;  1 drivers
v0x14216b150_0 .net/2s *"_ivl_2", 0 0, L_0x138041210;  1 drivers
v0x14216b200_0 .net/2s *"_ivl_4", 0 0, L_0x138041258;  1 drivers
v0x14216b2c0_0 .net8 "a", 0 0, RS_0x13800a350;  alias, 3 drivers, strength-aware
v0x14216b390_0 .net8 "b", 0 0, RS_0x13800a350;  alias, 3 drivers, strength-aware
v0x14216b460_0 .net8 "o1", 0 0, L_0x142174d20;  1 drivers, strength-aware
v0x14216b4f0_0 .net8 "out", 0 0, RS_0x13800ac80;  alias, 3 drivers, strength-aware
S_0x14216b5b0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x14216ac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1421723c0 .functor NMOS 1, L_0x1380412a0, RS_0x13800a710, C4<0>, C4<0>;
L_0x142174fd0 .functor NMOS 1, L_0x1421723c0, RS_0x13800a710, C4<0>, C4<0>;
L_0x1380412e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142175040 .functor PMOS 1, L_0x1380412e8, RS_0x13800a710, C4<0>, C4<0>;
L_0x138041330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142175170 .functor PMOS 1, L_0x138041330, RS_0x13800a710, C4<0>, C4<0>;
v0x14216b7d0_0 .net/2s *"_ivl_0", 0 0, L_0x1380412a0;  1 drivers
v0x14216b880_0 .net/2s *"_ivl_2", 0 0, L_0x1380412e8;  1 drivers
v0x14216b930_0 .net/2s *"_ivl_4", 0 0, L_0x138041330;  1 drivers
v0x14216b9f0_0 .net8 "a", 0 0, RS_0x13800a710;  alias, 3 drivers, strength-aware
v0x14216bac0_0 .net8 "b", 0 0, RS_0x13800a710;  alias, 3 drivers, strength-aware
v0x14216bb90_0 .net8 "o1", 0 0, L_0x1421723c0;  1 drivers, strength-aware
v0x14216bc20_0 .net8 "out", 0 0, RS_0x13800ae00;  alias, 3 drivers, strength-aware
S_0x14216bce0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x14216ac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142175220 .functor NMOS 1, L_0x138041378, RS_0x13800ae00, C4<0>, C4<0>;
L_0x142175310 .functor NMOS 1, L_0x142175220, RS_0x13800ac80, C4<0>, C4<0>;
L_0x1380413c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1421753c0 .functor PMOS 1, L_0x1380413c0, RS_0x13800ac80, C4<0>, C4<0>;
L_0x138041408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142175490 .functor PMOS 1, L_0x138041408, RS_0x13800ae00, C4<0>, C4<0>;
v0x14216bf10_0 .net/2s *"_ivl_0", 0 0, L_0x138041378;  1 drivers
v0x14216bfc0_0 .net/2s *"_ivl_2", 0 0, L_0x1380413c0;  1 drivers
v0x14216c070_0 .net/2s *"_ivl_4", 0 0, L_0x138041408;  1 drivers
v0x14216c130_0 .net8 "a", 0 0, RS_0x13800ac80;  alias, 3 drivers, strength-aware
v0x14216c1e0_0 .net8 "b", 0 0, RS_0x13800ae00;  alias, 3 drivers, strength-aware
v0x14216c2b0_0 .net8 "o1", 0 0, L_0x142175220;  1 drivers, strength-aware
v0x14216c340_0 .net8 "out", 0 0, RS_0x13800af80;  alias, 3 drivers, strength-aware
S_0x14216d0f0 .scope module, "or_gate" "Or" 5 7, 2 9 0, S_0x14215dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14216e8a0_0 .net8 "a", 0 0, RS_0x138008a90;  alias, 3 drivers, strength-aware
v0x14216e940_0 .net8 "b", 0 0, RS_0x138009f90;  alias, 3 drivers, strength-aware
RS_0x13800b2e0 .resolv tri, L_0x142175ee0, L_0x142175f90, L_0x1421760e0;
v0x14216e9e0_0 .net8 "nand_out1", 0 0, RS_0x13800b2e0;  3 drivers, strength-aware
RS_0x13800b460 .resolv tri, L_0x142176280, L_0x142176330, L_0x142176480;
v0x14216eab0_0 .net8 "nand_out2", 0 0, RS_0x13800b460;  3 drivers, strength-aware
v0x14216eb80_0 .net8 "out", 0 0, RS_0x13800b5e0;  alias, 3 drivers, strength-aware
S_0x14216d2b0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x14216d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x138041600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142175df0 .functor NMOS 1, L_0x138041600, RS_0x138008a90, C4<0>, C4<0>;
L_0x142175ee0 .functor NMOS 1, L_0x142175df0, RS_0x138008a90, C4<0>, C4<0>;
L_0x138041648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142175f90 .functor PMOS 1, L_0x138041648, RS_0x138008a90, C4<0>, C4<0>;
L_0x138041690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1421760e0 .functor PMOS 1, L_0x138041690, RS_0x138008a90, C4<0>, C4<0>;
v0x14216d4e0_0 .net/2s *"_ivl_0", 0 0, L_0x138041600;  1 drivers
v0x14216d590_0 .net/2s *"_ivl_2", 0 0, L_0x138041648;  1 drivers
v0x14216d640_0 .net/2s *"_ivl_4", 0 0, L_0x138041690;  1 drivers
v0x14216d700_0 .net8 "a", 0 0, RS_0x138008a90;  alias, 3 drivers, strength-aware
v0x14216d790_0 .net8 "b", 0 0, RS_0x138008a90;  alias, 3 drivers, strength-aware
v0x14216d8e0_0 .net8 "o1", 0 0, L_0x142175df0;  1 drivers, strength-aware
v0x14216d970_0 .net8 "out", 0 0, RS_0x13800b2e0;  alias, 3 drivers, strength-aware
S_0x14216da50 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x14216d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380416d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142176190 .functor NMOS 1, L_0x1380416d8, RS_0x138009f90, C4<0>, C4<0>;
L_0x142176280 .functor NMOS 1, L_0x142176190, RS_0x138009f90, C4<0>, C4<0>;
L_0x138041720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142176330 .functor PMOS 1, L_0x138041720, RS_0x138009f90, C4<0>, C4<0>;
L_0x138041768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142176480 .functor PMOS 1, L_0x138041768, RS_0x138009f90, C4<0>, C4<0>;
v0x14216dc60_0 .net/2s *"_ivl_0", 0 0, L_0x1380416d8;  1 drivers
v0x14216dcf0_0 .net/2s *"_ivl_2", 0 0, L_0x138041720;  1 drivers
v0x14216dd90_0 .net/2s *"_ivl_4", 0 0, L_0x138041768;  1 drivers
v0x14216de50_0 .net8 "a", 0 0, RS_0x138009f90;  alias, 3 drivers, strength-aware
v0x14216dee0_0 .net8 "b", 0 0, RS_0x138009f90;  alias, 3 drivers, strength-aware
v0x14216e030_0 .net8 "o1", 0 0, L_0x142176190;  1 drivers, strength-aware
v0x14216e0c0_0 .net8 "out", 0 0, RS_0x13800b460;  alias, 3 drivers, strength-aware
S_0x14216e1a0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x14216d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1380417b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142176530 .functor NMOS 1, L_0x1380417b0, RS_0x13800b460, C4<0>, C4<0>;
L_0x142176620 .functor NMOS 1, L_0x142176530, RS_0x13800b2e0, C4<0>, C4<0>;
L_0x1380417f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142176710 .functor PMOS 1, L_0x1380417f8, RS_0x13800b2e0, C4<0>, C4<0>;
L_0x138041840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1421767e0 .functor PMOS 1, L_0x138041840, RS_0x13800b460, C4<0>, C4<0>;
v0x14216e3b0_0 .net/2s *"_ivl_0", 0 0, L_0x1380417b0;  1 drivers
v0x14216e440_0 .net/2s *"_ivl_2", 0 0, L_0x1380417f8;  1 drivers
v0x14216e4f0_0 .net/2s *"_ivl_4", 0 0, L_0x138041840;  1 drivers
v0x14216e5b0_0 .net8 "a", 0 0, RS_0x13800b2e0;  alias, 3 drivers, strength-aware
v0x14216e660_0 .net8 "b", 0 0, RS_0x13800b460;  alias, 3 drivers, strength-aware
v0x14216e730_0 .net8 "o1", 0 0, L_0x142176530;  1 drivers, strength-aware
v0x14216e7c0_0 .net8 "out", 0 0, RS_0x13800b5e0;  alias, 3 drivers, strength-aware
    .scope S_0x1421090f0;
T_0 ;
    %vpi_call 4 13 "$display", "Testing Full Adder" {0 0 0};
    %vpi_call 4 14 "$display", "a b cin | sum cout | decimal" {0 0 0};
    %vpi_call 4 15 "$display", "--------+----------+--------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14216f440_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x14216f440_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x14216f440_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0x14216f200_0, 0, 1;
    %load/vec4 v0x14216f440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0x14216f290_0, 0, 1;
    %load/vec4 v0x14216f440_0;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0x14216f320_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x14216f3b0_0;
    %load/vec4 v0x14216f510_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 4 28 "$display", "%b %b  %b  |  %b    %b   | %0d+%0d+%0d=%0d", v0x14216f200_0, v0x14216f290_0, v0x14216f320_0, v0x14216f510_0, v0x14216f3b0_0, v0x14216f200_0, v0x14216f290_0, v0x14216f320_0, S<0,vec4,u2> {1 0 0};
    %load/vec4 v0x14216f440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14216f440_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 4 32 "$display", "\012Expected behavior:" {0 0 0};
    %vpi_call 4 33 "$display", "Full Adder computes: sum = a \342\212\225 b \342\212\225 cin, cout = ab + cin(a \342\212\225 b)" {0 0 0};
    %vpi_call 4 34 "$display", "Output {cout,sum} represents the 2-bit binary result" {0 0 0};
    %vpi_call 4 37 "$display", "\012Key test cases:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14216f200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14216f290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14216f320_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x14216f3b0_0;
    %load/vec4 v0x14216f510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14216f3b0_0;
    %load/vec4 v0x14216f510_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %vpi_call 4 41 "$display", "0+0+0 = %0d (expected 0) - %s", S<1,vec4,u2>, S<0,vec4,u32> {2 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14216f200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14216f290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14216f320_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x14216f3b0_0;
    %load/vec4 v0x14216f510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14216f3b0_0;
    %load/vec4 v0x14216f510_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %vpi_call 4 46 "$display", "1+1+1 = %0d (expected 3) - %s", S<1,vec4,u2>, S<0,vec4,u32> {2 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14216f200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14216f290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14216f320_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x14216f3b0_0;
    %load/vec4 v0x14216f510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14216f3b0_0;
    %load/vec4 v0x14216f510_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call 4 51 "$display", "1+0+1 = %0d (expected 2) - %s", S<1,vec4,u2>, S<0,vec4,u32> {2 0 0};
    %vpi_call 4 54 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./logic-gates/others.v";
    "./logic-gates/nand.v";
    "adders/full_adder_test.v";
    "./adders/full_adder.v";
    "./adders/half_adder.v";
