Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 30 11:35:42 2026
| Host         : E10-E21C6500 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/array_mult_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 1.614ns (24.555%)  route 4.959ns (75.445%))
  Logic Levels:           6  (LUT3=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/Q[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_36/O
                         net (fo=1, unplaced)         0.902     3.467    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.591 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22/O
                         net (fo=1, unplaced)         0.902     4.493    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.617 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     5.066    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.190 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     6.215    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     6.496 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22/SP/O
                         net (fo=1, unplaced)         0.902     7.398    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22_n_0
                         LUT3 (Prop_lut3_I0_O)        0.148     7.546 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[11]_i_1/O
                         net (fo=1, unplaced)         0.000     7.546    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[11]
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[11]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 1.614ns (24.555%)  route 4.959ns (75.445%))
  Logic Levels:           6  (LUT3=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/Q[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_36/O
                         net (fo=1, unplaced)         0.902     3.467    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.591 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22/O
                         net (fo=1, unplaced)         0.902     4.493    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.617 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     5.066    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.190 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     6.215    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__26/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     6.496 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__26/SP/O
                         net (fo=1, unplaced)         0.902     7.398    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__26_n_0
                         LUT3 (Prop_lut3_I0_O)        0.148     7.546 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[13]_i_1/O
                         net (fo=1, unplaced)         0.000     7.546    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[13]
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[13]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 1.614ns (24.555%)  route 4.959ns (75.445%))
  Logic Levels:           6  (LUT3=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/Q[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_36/O
                         net (fo=1, unplaced)         0.902     3.467    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.591 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22/O
                         net (fo=1, unplaced)         0.902     4.493    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.617 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     5.066    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.190 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     6.215    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__30/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     6.496 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__30/SP/O
                         net (fo=1, unplaced)         0.902     7.398    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__30_n_0
                         LUT3 (Prop_lut3_I0_O)        0.148     7.546 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[15]_i_2/O
                         net (fo=1, unplaced)         0.000     7.546    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[15]
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 1.614ns (24.555%)  route 4.959ns (75.445%))
  Logic Levels:           6  (LUT3=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/Q[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_36/O
                         net (fo=1, unplaced)         0.902     3.467    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.591 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22/O
                         net (fo=1, unplaced)         0.902     4.493    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.617 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     5.066    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.190 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     6.215    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__2/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     6.496 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__2/SP/O
                         net (fo=1, unplaced)         0.902     7.398    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.148     7.546 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[1]_i_1/O
                         net (fo=1, unplaced)         0.000     7.546    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[1]
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 1.614ns (24.555%)  route 4.959ns (75.445%))
  Logic Levels:           6  (LUT3=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/Q[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_36/O
                         net (fo=1, unplaced)         0.902     3.467    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.591 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22/O
                         net (fo=1, unplaced)         0.902     4.493    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.617 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     5.066    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.190 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     6.215    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__6/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     6.496 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__6/SP/O
                         net (fo=1, unplaced)         0.902     7.398    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__6_n_0
                         LUT3 (Prop_lut3_I0_O)        0.148     7.546 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[3]_i_1/O
                         net (fo=1, unplaced)         0.000     7.546    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[3]
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[3]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 1.614ns (24.555%)  route 4.959ns (75.445%))
  Logic Levels:           6  (LUT3=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/Q[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_36/O
                         net (fo=1, unplaced)         0.902     3.467    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.591 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22/O
                         net (fo=1, unplaced)         0.902     4.493    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.617 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     5.066    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.190 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     6.215    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__10/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     6.496 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__10/SP/O
                         net (fo=1, unplaced)         0.902     7.398    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__10_n_0
                         LUT3 (Prop_lut3_I0_O)        0.148     7.546 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[5]_i_1/O
                         net (fo=1, unplaced)         0.000     7.546    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[5]
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 1.614ns (24.555%)  route 4.959ns (75.445%))
  Logic Levels:           6  (LUT3=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/Q[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_36/O
                         net (fo=1, unplaced)         0.902     3.467    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.591 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22/O
                         net (fo=1, unplaced)         0.902     4.493    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.617 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     5.066    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.190 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     6.215    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__14/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     6.496 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__14/SP/O
                         net (fo=1, unplaced)         0.902     7.398    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__14_n_0
                         LUT3 (Prop_lut3_I0_O)        0.148     7.546 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[7]_i_1/O
                         net (fo=1, unplaced)         0.000     7.546    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[7]
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[7]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 1.614ns (24.555%)  route 4.959ns (75.445%))
  Logic Levels:           6  (LUT3=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/Q[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_36/O
                         net (fo=1, unplaced)         0.902     3.467    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.591 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22/O
                         net (fo=1, unplaced)         0.902     4.493    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.617 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     5.066    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.190 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     6.215    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__18/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     6.496 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__18/SP/O
                         net (fo=1, unplaced)         0.902     7.398    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__18_n_0
                         LUT3 (Prop_lut3_I0_O)        0.148     7.546 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[9]_i_1/O
                         net (fo=1, unplaced)         0.000     7.546    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[9]
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[9]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 1.590ns (24.279%)  route 4.959ns (75.721%))
  Logic Levels:           6  (LUT3=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/Q[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_36/O
                         net (fo=1, unplaced)         0.902     3.467    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.591 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22/O
                         net (fo=1, unplaced)         0.902     4.493    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.617 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     5.066    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.190 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     6.215    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__0/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     6.496 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__0/SP/O
                         net (fo=1, unplaced)         0.902     7.398    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__0_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.522 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.522    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 1.590ns (24.279%)  route 4.959ns (75.721%))
  Logic Levels:           6  (LUT3=2 LUT6=3 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/Q[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_36/O
                         net (fo=1, unplaced)         0.902     3.467    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7_0
                         LUT6 (Prop_lut6_I3_O)        0.124     3.591 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22/O
                         net (fo=1, unplaced)         0.902     4.493    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.617 f  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7/O
                         net (fo=1, unplaced)         0.449     5.066    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.190 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, unplaced)        1.025     6.215    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__20/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     6.496 r  bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__20/SP/O
                         net (fo=1, unplaced)         0.902     7.398    bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__20_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     7.522 r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0[10]_i_1/O
                         net (fo=1, unplaced)         0.000     7.522    bd_0_i/hls_inst/inst/in_a_store_data_U/q00__0[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.924    10.924    bd_0_i/hls_inst/inst/in_a_store_data_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[10]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  3.444    




