xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
xst -intstyle ise -ifn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.xst" -ofn "E:/ITI_references/Digital_IC_course/FPGA_prototype/Project/Final_3/adder_trial/adder/adder_trial.syr" 
