{
  "module_name": "pwrseq.h",
  "hash_id": "0d7c667c6038accbaab8d5374ec08ccf22333858e692b9305ec2db6e5a01ec8b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8192ee/pwrseq.h",
  "human_readable_source": " \n \n\n#ifndef __RTL92E_PWRSEQ_H__\n#define __RTL92E_PWRSEQ_H__\n\n#include \"../pwrseqcmd.h\"\n \n\n#define\tRTL8192E_TRANS_CARDEMU_TO_ACT_STEPS\t18\n#define\tRTL8192E_TRANS_ACT_TO_CARDEMU_STEPS\t18\n#define\tRTL8192E_TRANS_CARDEMU_TO_SUS_STEPS\t18\n#define\tRTL8192E_TRANS_SUS_TO_CARDEMU_STEPS\t18\n#define\tRTL8192E_TRANS_CARDEMU_TO_PDN_STEPS\t18\n#define\tRTL8192E_TRANS_PDN_TO_CARDEMU_STEPS\t18\n#define\tRTL8192E_TRANS_ACT_TO_LPS_STEPS\t\t23\n#define\tRTL8192E_TRANS_LPS_TO_ACT_STEPS\t\t23\n#define\tRTL8192E_TRANS_END_STEPS\t\t1\n\n#define RTL8192E_TRANS_CARDEMU_TO_ACT\t\t\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\t \\\n\t \t\t\t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(7), 0},\t\t\t\\\n\t \t\t\t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(2), 0},\t\t\t\\\n\t \t\t\t\t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, (BIT(4)|BIT(3)), 0},\t\t\\\n\t \t\t\t\\\n\t{0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_POLLING, BIT(1), BIT(1)},\t\t\\\n\t \t\t\t\t\\\n\t{0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(0), BIT(0)},\t\t\\\n\t \t\t\t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(0), BIT(0)},\t\t\\\n\t \t\t\t\t\t\t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_POLLING, BIT(0), 0},\n\n#define RTL8192E_TRANS_ACT_TO_CARDEMU\t\t\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\t \\\n\t \t\t\t\t\t\\\n\t{0x001F, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, 0xFF, 0},\t\t\t\\\n\t \\\n\t{0x004E, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(7), 0},\t\t\t\\\n\t \t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(1), BIT(1)},\t\t\\\n\t \t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_POLLING, BIT(1), 0},\n\n#define RTL8192E_TRANS_CARDEMU_TO_SUS\t\t\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\t \\\n\t \t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(4) | BIT(3), (BIT(4) | BIT(3))},\\\n\t \t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\t\t\t\\\n\t PWR_INTF_USB_MSK | PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC,\t\\\n\t PWR_CMD_WRITE, BIT(3)|BIT(4), BIT(3)},\t\t\t\t\\\n\t \t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(3) | BIT(4), BIT(3) | BIT(4)},\\\n\t \t\t\t\t\\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\t\\\n\t PWR_BASEADDR_SDIO , PWR_CMD_WRITE, BIT(0), BIT(0)},\t\t\\\n\t  \t\t\t\t\\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\t\\\n\t PWR_BASEADDR_SDIO , PWR_CMD_POLLING, BIT(1), 0},\n\n#define RTL8192E_TRANS_SUS_TO_CARDEMU\t\t\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\t \\\n\t \t\t\t\t\\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\t\\\n\t PWR_BASEADDR_SDIO , PWR_CMD_WRITE, BIT(0), 0},\t\t\t\\\n\t \t\t\t\t\t\\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\t\\\n\t PWR_BASEADDR_SDIO , PWR_CMD_POLLING, BIT(1), BIT(1)},\t\t\\\n\t \t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(3) | BIT(4), 0},\n\n#define RTL8192E_TRANS_CARDEMU_TO_CARDDIS\t\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\t \\\n\t \t\t\t\\\n\t{0x0007, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, 0xFF, 0x20},\t\t\t\\\n\t \t\t\t\t\t\\\n\t{0x00CC, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(2), BIT(2)},\t\t\\\n\t \t\t\t\t\t\t\\\n\t{0x0011, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(0), 0},\t\t\t\\\n\t \t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\t\t\t\\\n\t PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC,\t\t\\\n\t PWR_CMD_WRITE, BIT(3)|BIT(4), BIT(3)},\t\t\t\t\\\n\t \t\t\t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(2), BIT(2)},\t\t\\\n\t \t\t\t\t\\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\t\\\n\t PWR_BASEADDR_SDIO , PWR_CMD_WRITE, BIT(0), BIT(0)},\t\t\\\n\t \t\t\t\t\t\\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\t\\\n\t PWR_BASEADDR_SDIO , PWR_CMD_POLLING, BIT(1), 0},\n\n#define RTL8192E_TRANS_CARDDIS_TO_CARDEMU\t\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\t \\\n\t \t\t\t\t\\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\t\\\n\t PWR_BASEADDR_SDIO , PWR_CMD_WRITE, BIT(0), 0},\t\t\t\\\n\t \t\t\t\t\t\\\n\t{0x0086, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\t\\\n\t PWR_BASEADDR_SDIO , PWR_CMD_POLLING, BIT(1), BIT(1)},\t\t\\\n\t \t\t\t\t\t\t\\\n\t{0x0011, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(0), BIT(0)},\t\t\\\n\t \t\t\t\t\t\\\n\t{0x00CC, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(2), 0},\t\t\t\\\n\t \t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(3) | BIT(4), 0},\n\n#define RTL8192E_TRANS_CARDEMU_TO_PDN\t\t\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\t \\\n\t \t\t\t\t\t\t\\\n\t{0x0006, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(0), 0},\t\t\t\\\n\t \t\t\t\t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(7), BIT(7)},\n\n#define RTL8192E_TRANS_PDN_TO_CARDEMU\t\t\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\t \\\n\t \t\t\t\t\t\t\\\n\t{0x0005, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(7), 0},\n\n#define RTL8192E_TRANS_ACT_TO_LPS\t\t\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\t \\\n\t \t\t\t\t\t\t\\\n\t{0x0301, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, 0xFF, 0xFF},\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t{0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, 0xFF, 0xFF},\t\t\t\\\n\t \t\t\t\\\n\t{0x05F8, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_POLLING, 0xFF, 0},\t\t\t\\\n\t \t\t\t\\\n\t{0x05F9, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_POLLING, 0xFF, 0},\t\t\t\\\n\t \t\t\t\\\n\t{0x05FA, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_POLLING, 0xFF, 0},\t\t\t\\\n\t \t\t\t\\\n\t{0x05FB, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_POLLING, 0xFF, 0},\t\t\t\\\n\t \t\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(0), 0},\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US},\t\t\\\n\t \t\t\t\t\t\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(1), 0},\t\t\t\\\n\t \t\t\t\t\t\t\\\n\t{0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, 0xFF, 0x03},\t\t\t\\\n\t \t\t\t\t\t\\\n\t{0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(1), 0},\t\t\t\\\n\t \t\t\\\n\t{0x0093, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, 0xFF, 0x00},\t\t\t\\\n\t \t\t\t\t\t\\\n\t{0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(5), BIT(5)},\n\n#define RTL8192E_TRANS_LPS_TO_ACT\t\t\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\t \\\n\t \\\n\t{0x0080, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK,\t\\\n\t PWR_BASEADDR_SDIO , PWR_CMD_WRITE, 0xFF, 0x84},\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t{0xFE58, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, 0xFF, 0x84},\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t{0x0361, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, 0xFF, 0x84},\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_DELAY, 0, PWRSEQ_DELAY_MS},\t\t\\\n\t \t\t\t\t\\\n\t{0x0008, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(4), 0},\t\t\t\\\n\t \t\t\t\t\\\n\t{0x0109, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_POLLING, BIT(7), 0},\t\t\\\n\t \t\t\t\t\t\t\\\n\t{0x0101, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(1), BIT(1)},\t\t\\\n\t \t\t\t\t\\\n\t{0x0100, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, 0xFF, 0xFF},\t\t\t\\\n\t \t\t\t\t\\\n\t{0x0002, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, BIT(1) | BIT(0), BIT(1) | BIT(0)},\\\n\t \t\t\t\t\t\t\t\\\n\t{0x0522, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, 0xFF, 0},\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t{0x013D, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t PWR_BASEADDR_MAC , PWR_CMD_WRITE, 0xFF, 0xFF},\n\n#define RTL8192E_TRANS_END\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\t \\\n\t{0xFFFF, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK,\t\\\n\t 0, PWR_CMD_END, 0, 0},\n\nextern struct wlan_pwr_cfg rtl8192E_power_on_flow\n\t\t\t\t\t[RTL8192E_TRANS_CARDEMU_TO_ACT_STEPS +\n\t\t\t\t\t RTL8192E_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8192E_radio_off_flow\n\t\t\t\t\t[RTL8192E_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t\t\t\t RTL8192E_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8192E_card_disable_flow\n\t\t\t\t\t[RTL8192E_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t\t\t\t RTL8192E_TRANS_CARDEMU_TO_PDN_STEPS +\n\t\t\t\t\t RTL8192E_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8192E_card_enable_flow\n\t\t\t\t\t[RTL8192E_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t\t\t\t RTL8192E_TRANS_CARDEMU_TO_PDN_STEPS +\n\t\t\t\t\t RTL8192E_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8192E_suspend_flow\n\t\t\t\t\t[RTL8192E_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t\t\t\t RTL8192E_TRANS_CARDEMU_TO_SUS_STEPS +\n\t\t\t\t\t RTL8192E_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8192E_resume_flow\n\t\t\t\t\t[RTL8192E_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t\t\t\t RTL8192E_TRANS_CARDEMU_TO_SUS_STEPS +\n\t\t\t\t\t RTL8192E_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8192E_hwpdn_flow\n\t\t\t\t\t[RTL8192E_TRANS_ACT_TO_CARDEMU_STEPS +\n\t\t\t\t\t RTL8192E_TRANS_CARDEMU_TO_PDN_STEPS +\n\t\t\t\t\t RTL8192E_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8192E_enter_lps_flow\n\t\t\t\t\t[RTL8192E_TRANS_ACT_TO_LPS_STEPS +\n\t\t\t\t\t RTL8192E_TRANS_END_STEPS];\nextern struct wlan_pwr_cfg rtl8192E_leave_lps_flow\n\t\t\t\t\t[RTL8192E_TRANS_LPS_TO_ACT_STEPS +\n\t\t\t\t\t RTL8192E_TRANS_END_STEPS];\n\n \n#define RTL8192E_NIC_PWR_ON_FLOW\trtl8192E_power_on_flow\n#define RTL8192E_NIC_RF_OFF_FLOW\trtl8192E_radio_off_flow\n#define RTL8192E_NIC_DISABLE_FLOW\trtl8192E_card_disable_flow\n#define RTL8192E_NIC_ENABLE_FLOW\trtl8192E_card_enable_flow\n#define RTL8192E_NIC_SUSPEND_FLOW\trtl8192E_suspend_flow\n#define RTL8192E_NIC_RESUME_FLOW\trtl8192E_resume_flow\n#define RTL8192E_NIC_PDN_FLOW\t\trtl8192E_hwpdn_flow\n#define RTL8192E_NIC_LPS_ENTER_FLOW\trtl8192E_enter_lps_flow\n#define RTL8192E_NIC_LPS_LEAVE_FLOW\trtl8192E_leave_lps_flow\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}