Analysis & Elaboration report for washu
Sun May 04 23:38:54 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for Memory:inst1|altsyncram:altsyncram_component|altsyncram_uoh1:auto_generated
  6. Parameter Settings for User Entity Instance: washu:inst
  7. Parameter Settings for User Entity Instance: Memory:inst1|altsyncram:altsyncram_component
  8. altsyncram Parameter Settings by Entity Instance
  9. Analysis & Elaboration Settings
 10. Analysis & Elaboration Messages
 11. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sun May 04 23:38:54 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; washu                                       ;
; Top-level Entity Name              ; washu_top                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |washu_top|Memory:inst1 ; Memory.v        ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Memory:inst1|altsyncram:altsyncram_component|altsyncram_uoh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: washu:inst ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; RESET          ; 00000 ; Unsigned Binary                ;
; PAUSE          ; 00001 ; Unsigned Binary                ;
; FETCH          ; 00010 ; Unsigned Binary                ;
; DECODE         ; 00011 ; Unsigned Binary                ;
; HALT           ; 00100 ; Unsigned Binary                ;
; NEGATE         ; 00101 ; Unsigned Binary                ;
; BRANCH         ; 00110 ; Unsigned Binary                ;
; BRZERO         ; 00111 ; Unsigned Binary                ;
; BRPOS          ; 01000 ; Unsigned Binary                ;
; BRNEG          ; 01001 ; Unsigned Binary                ;
; BRIND          ; 01010 ; Unsigned Binary                ;
; CONST_LOAD     ; 01011 ; Unsigned Binary                ;
; DIR_LOAD       ; 01100 ; Unsigned Binary                ;
; IND_LOAD       ; 01101 ; Unsigned Binary                ;
; DIR_STORE      ; 01110 ; Unsigned Binary                ;
; IND_STORE      ; 01111 ; Unsigned Binary                ;
; ADD            ; 10000 ; Unsigned Binary                ;
; ANDD           ; 10001 ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; memory.mif           ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_uoh1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; Memory:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 65536                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; washu_top          ; washu              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 04 23:38:40 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off washu -c washu --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file washu.v
    Info (12023): Found entity 1: washu File: C:/M.tech/HDL/washu/washu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: Memory File: C:/M.tech/HDL/washu/Memory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file washu_top.v
    Info (12023): Found entity 1: washu_top File: C:/M.tech/HDL/washu/washu_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file washu_tb.v
    Info (12023): Found entity 1: washu_tb File: C:/M.tech/HDL/washu/washu_tb.v Line: 3
Info (12127): Elaborating entity "washu_top" for the top level hierarchy
Info (12128): Elaborating entity "washu" for hierarchy "washu:inst" File: C:/M.tech/HDL/washu/washu_top.v Line: 36
Warning (10858): Verilog HDL warning at washu.v(35): object alu used but never assigned File: C:/M.tech/HDL/washu/washu.v Line: 35
Warning (10230): Verilog HDL assignment warning at washu.v(58): truncated value with size 32 to match size of target (4) File: C:/M.tech/HDL/washu/washu.v Line: 58
Warning (10230): Verilog HDL assignment warning at washu.v(79): truncated value with size 32 to match size of target (16) File: C:/M.tech/HDL/washu/washu.v Line: 79
Info (10264): Verilog HDL Case Statement information at washu.v(73): all case item expressions in this case statement are onehot File: C:/M.tech/HDL/washu/washu.v Line: 73
Info (10264): Verilog HDL Case Statement information at washu.v(216): all case item expressions in this case statement are onehot File: C:/M.tech/HDL/washu/washu.v Line: 216
Warning (10030): Net "alu" at washu.v(35) has no driver or initial value, using a default initial value '0' File: C:/M.tech/HDL/washu/washu.v Line: 35
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:inst1" File: C:/M.tech/HDL/washu/washu_top.v Line: 45
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory:inst1|altsyncram:altsyncram_component" File: C:/M.tech/HDL/washu/Memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "Memory:inst1|altsyncram:altsyncram_component" File: C:/M.tech/HDL/washu/Memory.v Line: 85
Info (12133): Instantiated megafunction "Memory:inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/M.tech/HDL/washu/Memory.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memory.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uoh1.tdf
    Info (12023): Found entity 1: altsyncram_uoh1 File: C:/M.tech/HDL/washu/db/altsyncram_uoh1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_uoh1" for hierarchy "Memory:inst1|altsyncram:altsyncram_component|altsyncram_uoh1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 242 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 2 warnings found, and 2 warnings are reported. File: C:/M.tech/HDL/washu/memory.mif Line: 1
    Warning (113027): Addresses ranging from 12 to 127 are not initialized File: C:/M.tech/HDL/washu/memory.mif Line: 1
    Warning (113027): Addresses ranging from 130 to 255 are not initialized File: C:/M.tech/HDL/washu/memory.mif Line: 1
Critical Warning (127005): Memory depth (65536) in the design file differs from memory depth (256) in the Memory Initialization File "C:/M.tech/HDL/washu/memory.mif" -- setting initial value for remaining addresses to 0 File: C:/M.tech/HDL/washu/Memory.v Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf
    Info (12023): Found entity 1: decode_h7a File: C:/M.tech/HDL/washu/db/decode_h7a.tdf Line: 22
Info (12128): Elaborating entity "decode_h7a" for hierarchy "Memory:inst1|altsyncram:altsyncram_component|altsyncram_uoh1:auto_generated|decode_h7a:decode3" File: C:/M.tech/HDL/washu/db/altsyncram_uoh1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf
    Info (12023): Found entity 1: decode_aj9 File: C:/M.tech/HDL/washu/db/decode_aj9.tdf Line: 22
Info (12128): Elaborating entity "decode_aj9" for hierarchy "Memory:inst1|altsyncram:altsyncram_component|altsyncram_uoh1:auto_generated|decode_aj9:rden_decode" File: C:/M.tech/HDL/washu/db/altsyncram_uoh1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_g3b.tdf
    Info (12023): Found entity 1: mux_g3b File: C:/M.tech/HDL/washu/db/mux_g3b.tdf Line: 22
Info (12128): Elaborating entity "mux_g3b" for hierarchy "Memory:inst1|altsyncram:altsyncram_component|altsyncram_uoh1:auto_generated|mux_g3b:mux2" File: C:/M.tech/HDL/washu/db/altsyncram_uoh1.tdf Line: 45
Info (144001): Generated suppressed messages file C:/M.tech/HDL/washu/output_files/washu.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4730 megabytes
    Info: Processing ended: Sun May 04 23:38:54 2025
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:33


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/M.tech/HDL/washu/output_files/washu.map.smsg.


