version 3
/home/scy/arch/1/mmmmmmmmmmmmcpu/ctrl.v
ctrl
VERILOG
VERILOG
/home/scy/arch/1/mmmmmmmmmmmmcpu/test.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
20000000
20000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
alu_ctrl
clk
alu_srcA
clk
alu_srcB
clk
insn_code
clk
insn_stage
clk
insn_type
clk
iord
clk
ir_data
clk
memtoreg
clk
pcsource
clk
regdst
clk
rst
clk
state
clk
write_a
clk
write_b
clk
write_c
clk
write_dr
clk
write_ir
clk
write_mem
clk
write_pc
clk
write_reg
clk
zero
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
alu_ctrl_DIFF
alu_srcA_DIFF
alu_srcB_DIFF
insn_code_DIFF
insn_stage_DIFF
insn_type_DIFF
iord_DIFF
memtoreg_DIFF
pcsource_DIFF
regdst_DIFF
state_DIFF
write_a_DIFF
write_b_DIFF
write_c_DIFF
write_dr_DIFF
write_ir_DIFF
write_mem_DIFF
write_pc_DIFF
write_reg_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
rst
zero
ir_data
alu_srcA
iord
memtoreg
regdst
write_a
write_b
write_c
write_dr
write_ir
write_mem
write_pc
write_reg
alu_ctrl
alu_srcB
insn_code
insn_stage
insn_type
pcsource
state
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
