$date
  Wed Sep 14 14:55:53 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module dmux2way $end
$var reg 1 ! a $end
$var reg 1 " sel $end
$var reg 1 # q0 $end
$var reg 1 $ q1 $end
$upscope $end
$enddefinitions $end
#0
1!
0"
U#
U$
#1000000
