

================================================================
== Synthesis Summary Report of 'dct'
================================================================
+ General Information: 
    * Date:           Tue Mar  7 22:13:04 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        dct_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |                            Modules                            | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |                            & Loops                            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ dct                                                          |     -|  0.79|      423|  4.230e+03|         -|      424|     -|        no|  17 (6%)|  16 (7%)|  932 (~0%)|  2032 (3%)|    -|
    | + read_data                                                   |     -|  0.79|       66|    660.000|         -|       66|     -|        no|        -|        -|   24 (~0%)|  156 (~0%)|    -|
    |  o RD_Loop_Row_RD_Loop_Col                                    |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|        -|          -|          -|    -|
    | + dct_2d                                                      |     -|  0.79|      285|  2.850e+03|         -|      285|     -|        no|   9 (3%)|  16 (7%)|  863 (~0%)|  1546 (2%)|    -|
    |  + dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop                |     -|  1.12|       72|    720.000|         -|       72|     -|        no|        -|   8 (3%)|  326 (~0%)|  372 (~0%)|    -|
    |   o Row_DCT_Loop_DCT_Outer_Loop                               |     -|  7.30|       70|    700.000|         8|        1|    64|       yes|        -|        -|          -|          -|    -|
    |  + dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |     -|  0.79|       67|    670.000|         -|       67|     -|        no|        -|        -|   40 (~0%)|  170 (~0%)|    -|
    |   o Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop                 |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|        -|        -|          -|          -|    -|
    |  + dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop                |     -|  1.12|       72|    720.000|         -|       72|     -|        no|        -|   8 (3%)|  326 (~0%)|  372 (~0%)|    -|
    |   o Col_DCT_Loop_DCT_Outer_Loop                               |     -|  7.30|       70|    700.000|         8|        1|    64|       yes|        -|        -|          -|          -|    -|
    |  + dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |     -|  0.79|       67|    670.000|         -|       67|     -|        no|        -|        -|   40 (~0%)|  170 (~0%)|    -|
    |   o Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop                 |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|        -|        -|          -|          -|    -|
    | + write_data                                                  |     -|  0.79|       67|    670.000|         -|       67|     -|        no|        -|        -|   36 (~0%)|  156 (~0%)|    -|
    |  o WR_Loop_Row_WR_Loop_Col                                    |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|        -|        -|          -|          -|    -|
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| input_r_address0  | 6        |
| input_r_q0        | 16       |
| output_r_address0 | 6        |
| output_r_d0       | 16       |
+-------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | short*   |
| output   | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| input    | input_r_address0  | port    | offset   |
| input    | input_r_ce0       | port    |          |
| input    | input_r_q0        | port    |          |
| output   | output_r_address0 | port    | offset   |
| output   | output_r_ce0      | port    |          |
| output   | output_r_we0      | port    |          |
| output   | output_r_d0       | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                          | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + dct                                                         | 16  |        |             |     |        |         |
|  + read_data                                                  | 0   |        |             |     |        |         |
|    add_ln82_1_fu_111_p2                                       | -   |        | add_ln82_1  | add | fabric | 0       |
|    add_ln82_fu_123_p2                                         | -   |        | add_ln82    | add | fabric | 0       |
|    add_ln85_fu_167_p2                                         | -   |        | add_ln85    | add | fabric | 0       |
|    add_ln84_fu_190_p2                                         | -   |        | add_ln84    | add | fabric | 0       |
|  + dct_2d                                                     | 16  |        |             |     |        |         |
|   + dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop               | 8   |        |             |     |        |         |
|     add_ln42_1_fu_345_p2                                      | -   |        | add_ln42_1  | add | fabric | 0       |
|     add_ln42_fu_354_p2                                        | -   |        | add_ln42    | add | fabric | 0       |
|     add_ln24_1_fu_568_p2                                      | -   |        | add_ln24_1  | add | fabric | 0       |
|     mac_muladd_16s_14ns_29s_29_4_1_U7                         | 1   |        | mul_ln21    | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_1_U3                                 | 1   |        | mul_ln21_1  | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_1_U4                                 | 1   |        | mul_ln21_2  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U8                          | 1   |        | mul_ln21_3  | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_1_U5                                 | 1   |        | mul_ln21_4  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U9                          | 1   |        | mul_ln21_5  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_1_U10                        | 1   |        | mul_ln21_6  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_1_U6                         | 1   |        | mul_ln24    | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_1_U7                         | 1   |        | add_ln24_2  | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U8                          | 1   |        | add_ln24_3  | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U9                          | 1   |        | add_ln24_5  | add | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_1_U6                         | 1   |        | add_ln24_6  | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_1_U10                        | 1   |        | add_ln24_7  | add | dsp48  | 3       |
|     add_ln24_8_fu_651_p2                                      | -   |        | add_ln24_8  | add | fabric | 0       |
|     add_ln18_fu_574_p2                                        | -   |        | add_ln18    | add | fabric | 0       |
|   + dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop | 0   |        |             |     |        |         |
|     add_ln49_1_fu_105_p2                                      | -   |        | add_ln49_1  | add | fabric | 0       |
|     add_ln49_fu_117_p2                                        | -   |        | add_ln49    | add | fabric | 0       |
|     add_ln52_fu_194_p2                                        | -   |        | add_ln52    | add | fabric | 0       |
|     add_ln52_1_fu_205_p2                                      | -   |        | add_ln52_1  | add | fabric | 0       |
|     add_ln51_fu_153_p2                                        | -   |        | add_ln51    | add | fabric | 0       |
|   + dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop               | 8   |        |             |     |        |         |
|     add_ln57_1_fu_345_p2                                      | -   |        | add_ln57_1  | add | fabric | 0       |
|     add_ln57_fu_354_p2                                        | -   |        | add_ln57    | add | fabric | 0       |
|     add_ln24_fu_568_p2                                        | -   |        | add_ln24    | add | fabric | 0       |
|     mac_muladd_16s_14ns_29s_29_4_1_U32                        | 1   |        | mul_ln21    | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_1_U28                                | 1   |        | mul_ln21_7  | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_1_U29                                | 1   |        | mul_ln21_8  | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U33                         | 1   |        | mul_ln21_9  | mul | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_1_U30                                | 1   |        | mul_ln21_10 | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U34                         | 1   |        | mul_ln21_11 | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_1_U35                        | 1   |        | mul_ln21_12 | mul | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_1_U31                        | 1   |        | mul_ln24    | mul | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_1_U32                        | 1   |        | add_ln24_9  | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U33                         | 1   |        | add_ln24_10 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_1_U34                         | 1   |        | add_ln24_12 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_1_U31                        | 1   |        | add_ln24_13 | add | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_1_U35                        | 1   |        | add_ln24_14 | add | dsp48  | 3       |
|     add_ln24_15_fu_651_p2                                     | -   |        | add_ln24_15 | add | fabric | 0       |
|     add_ln18_fu_574_p2                                        | -   |        | add_ln18    | add | fabric | 0       |
|   + dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop | 0   |        |             |     |        |         |
|     add_ln64_1_fu_105_p2                                      | -   |        | add_ln64_1  | add | fabric | 0       |
|     add_ln64_fu_117_p2                                        | -   |        | add_ln64    | add | fabric | 0       |
|     add_ln67_fu_187_p2                                        | -   |        | add_ln67    | add | fabric | 0       |
|     add_ln67_1_fu_200_p2                                      | -   |        | add_ln67_1  | add | fabric | 0       |
|     add_ln66_fu_153_p2                                        | -   |        | add_ln66    | add | fabric | 0       |
|  + write_data                                                 | 0   |        |             |     |        |         |
|    add_ln97_1_fu_111_p2                                       | -   |        | add_ln97_1  | add | fabric | 0       |
|    add_ln97_fu_123_p2                                         | -   |        | add_ln97    | add | fabric | 0       |
|    add_ln100_fu_190_p2                                        | -   |        | add_ln100   | add | fabric | 0       |
|    add_ln99_fu_159_p2                                         | -   |        | add_ln99    | add | fabric | 0       |
+---------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------+------+------+--------+-------------------+---------+------+---------+
| Name                   | BRAM | URAM | Pragma | Variable          | Storage | Impl | Latency |
+------------------------+------+------+--------+-------------------+---------+------+---------+
| + dct                  | 17   | 0    |        |                   |         |      |         |
|   buf_2d_in_U          | 1    | -    |        | buf_2d_in         | rom_np  | auto | 1       |
|   buf_2d_out_U         | 1    | -    |        | buf_2d_out        | ram_1p  | auto | 1       |
|  + dct_2d              | 9    | 0    |        |                   |         |      |         |
|    row_outbuf_U        | 1    | -    |        | row_outbuf        | ram_1p  | auto | 1       |
|    col_outbuf_U        | 1    | -    |        | col_outbuf        | ram_1p  | auto | 1       |
|    col_inbuf_U         | 1    | -    |        | col_inbuf         | rom_np  | auto | 1       |
|    dct_coeff_table_0_U | -    | -    |        | dct_coeff_table_0 | rom_1p  | auto | 1       |
|    dct_coeff_table_1_U | -    | -    |        | dct_coeff_table_1 | rom_1p  | auto | 1       |
|    dct_coeff_table_2_U | -    | -    |        | dct_coeff_table_2 | rom_1p  | auto | 1       |
|    dct_coeff_table_3_U | -    | -    |        | dct_coeff_table_3 | rom_1p  | auto | 1       |
|    dct_coeff_table_4_U | -    | -    |        | dct_coeff_table_4 | rom_1p  | auto | 1       |
|    dct_coeff_table_5_U | -    | -    |        | dct_coeff_table_5 | rom_1p  | auto | 1       |
|    dct_coeff_table_6_U | -    | -    |        | dct_coeff_table_6 | rom_1p  | auto | 1       |
|    dct_coeff_table_7_U | -    | -    |        | dct_coeff_table_7 | rom_1p  | auto | 1       |
+------------------------+------+------+--------+-------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+---------+--------------------------------------------------+
| Type   | Options | Location                                         |
+--------+---------+--------------------------------------------------+
| inline | off     | dct_prj/solution1/directives.tcl:7 in dct_2d     |
| inline | off     | dct_prj/solution1/directives.tcl:8 in read_data  |
| inline | off     | dct_prj/solution1/directives.tcl:9 in write_data |
+--------+---------+--------------------------------------------------+


