<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file infinitas_impl1.ncd.
Design name: infinitas
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.0.99.2</big></U></B>
Tue Sep 25 18:44:22 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o infinitas_impl1.twr -gui -msgset C:/lattice/infinitas/promote.xml infinitas_impl1.ncd infinitas_impl1.prf 
Design file:     infinitas_impl1.ncd
Preference file: infinitas_impl1.prf
Device,speed:    LCMXO2-1200HC,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "expBCLK8_c_c" 146.028000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning: 104.646MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "expBCLK8_c_c" 146.028000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.708ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i1  (from expBCLK8_c_c +)
   Destination:    FF         Data in        expMDO1_23  (to expBCLK8_c_c +)

   Delay:               9.423ns  (41.7% logic, 58.3% route), 8 logic levels.

 Constraint Details:

      9.423ns physical path delay SLICE_10 to SLICE_134 exceeds
      6.848ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.715ns) by 2.708ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C20B.CLK to      R7C20B.Q0 SLICE_10 (from expBCLK8_c_c)
ROUTE        21     0.780      R7C20B.Q0 to      R8C20C.A1 n2158
CTOF_DEL    ---     0.408      R8C20C.A1 to      R8C20C.F1 SLICE_141
ROUTE         1     0.546      R8C20C.F1 to      R8C20D.B1 n3040
CTOF_DEL    ---     0.408      R8C20D.B1 to      R8C20D.F1 SLICE_158
ROUTE         7     1.418      R8C20D.F1 to      R8C14A.A1 n2779
C1TOFCO_DE  ---     0.684      R8C14A.A1 to     R8C14A.FCO SLICE_34
ROUTE         1     0.000     R8C14A.FCO to     R8C14B.FCI n2905
FCITOF0_DE  ---     0.450     R8C14B.FCI to      R8C14B.F0 SLICE_30
ROUTE        32     0.926      R8C14B.F0 to      R8C12A.C0 n2216
CTOF_DEL    ---     0.408      R8C12A.C0 to      R8C12A.F0 srDAC4_176_215_251/SLICE_99
ROUTE         1     1.021      R8C12A.F0 to      R7C13B.A1 n2542
CTOOFX_DEL  ---     0.601      R7C13B.A1 to    R7C13B.OFX0 i597/SLICE_151
ROUTE         1     0.805    R7C13B.OFX0 to      R7C15D.B0 n2975
CTOOFX_DEL  ---     0.601      R7C15D.B0 to    R7C15D.OFX0 SLICE_134
ROUTE         1     0.000    R7C15D.OFX0 to     R7C15D.DI0 srDAC1_254 (to expBCLK8_c_c)
                  --------
                    9.423   (41.7% logic, 58.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C20B.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C15D.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.704ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i0  (from expBCLK8_c_c +)
   Destination:    FF         Data in        expMDO1_23  (to expBCLK8_c_c +)

   Delay:               9.419ns  (45.1% logic, 54.9% route), 8 logic levels.

 Constraint Details:

      9.419ns physical path delay SLICE_11 to SLICE_134 exceeds
      6.848ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.715ns) by 2.704ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C20A.CLK to      R7C20A.Q1 SLICE_11 (from expBCLK8_c_c)
ROUTE        27     1.230      R7C20A.Q1 to      R7C12A.B1 n2159
C1TOFCO_DE  ---     0.684      R7C12A.B1 to     R7C12A.FCO SLICE_28
ROUTE         1     0.000     R7C12A.FCO to     R7C12B.FCI n2881
FCITOF0_DE  ---     0.450     R7C12B.FCI to      R7C12B.F0 SLICE_27
ROUTE         1     1.192      R7C12B.F0 to      R8C14A.C1 n2197
C1TOFCO_DE  ---     0.684      R8C14A.C1 to     R8C14A.FCO SLICE_34
ROUTE         1     0.000     R8C14A.FCO to     R8C14B.FCI n2905
FCITOF0_DE  ---     0.450     R8C14B.FCI to      R8C14B.F0 SLICE_30
ROUTE        32     0.926      R8C14B.F0 to      R8C12A.C0 n2216
CTOF_DEL    ---     0.408      R8C12A.C0 to      R8C12A.F0 srDAC4_176_215_251/SLICE_99
ROUTE         1     1.021      R8C12A.F0 to      R7C13B.A1 n2542
CTOOFX_DEL  ---     0.601      R7C13B.A1 to    R7C13B.OFX0 i597/SLICE_151
ROUTE         1     0.805    R7C13B.OFX0 to      R7C15D.B0 n2975
CTOOFX_DEL  ---     0.601      R7C15D.B0 to    R7C15D.OFX0 SLICE_134
ROUTE         1     0.000    R7C15D.OFX0 to     R7C15D.DI0 srDAC1_254 (to expBCLK8_c_c)
                  --------
                    9.419   (45.1% logic, 54.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C20A.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C15D.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.604ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i1  (from expBCLK8_c_c +)
   Destination:    FF         Data in        expMDO1_23  (to expBCLK8_c_c +)

   Delay:               9.319ns  (42.6% logic, 57.4% route), 8 logic levels.

 Constraint Details:

      9.319ns physical path delay SLICE_10 to SLICE_134 exceeds
      6.848ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.715ns) by 2.604ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C20B.CLK to      R7C20B.Q0 SLICE_10 (from expBCLK8_c_c)
ROUTE        21     0.780      R7C20B.Q0 to      R8C20C.A1 n2158
CTOF_DEL    ---     0.408      R8C20C.A1 to      R8C20C.F1 SLICE_141
ROUTE         1     0.546      R8C20C.F1 to      R8C20D.B1 n3040
CTOF_DEL    ---     0.408      R8C20D.B1 to      R8C20D.F1 SLICE_158
ROUTE         7     1.418      R8C20D.F1 to      R8C14A.A1 n2779
C1TOFCO_DE  ---     0.684      R8C14A.A1 to     R8C14A.FCO SLICE_34
ROUTE         1     0.000     R8C14A.FCO to     R8C14B.FCI n2905
FCITOF1_DE  ---     0.495     R8C14B.FCI to      R8C14B.F1 SLICE_30
ROUTE        32     0.777      R8C14B.F1 to      R8C12A.D0 n2215
CTOF_DEL    ---     0.408      R8C12A.D0 to      R8C12A.F0 srDAC4_176_215_251/SLICE_99
ROUTE         1     1.021      R8C12A.F0 to      R7C13B.A1 n2542
CTOOFX_DEL  ---     0.601      R7C13B.A1 to    R7C13B.OFX0 i597/SLICE_151
ROUTE         1     0.805    R7C13B.OFX0 to      R7C15D.B0 n2975
CTOOFX_DEL  ---     0.601      R7C15D.B0 to    R7C15D.OFX0 SLICE_134
ROUTE         1     0.000    R7C15D.OFX0 to     R7C15D.DI0 srDAC1_254 (to expBCLK8_c_c)
                  --------
                    9.319   (42.6% logic, 57.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C20B.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C15D.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.600ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i0  (from expBCLK8_c_c +)
   Destination:    FF         Data in        expMDO1_23  (to expBCLK8_c_c +)

   Delay:               9.315ns  (46.1% logic, 53.9% route), 8 logic levels.

 Constraint Details:

      9.315ns physical path delay SLICE_11 to SLICE_134 exceeds
      6.848ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.715ns) by 2.600ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C20A.CLK to      R7C20A.Q1 SLICE_11 (from expBCLK8_c_c)
ROUTE        27     1.230      R7C20A.Q1 to      R7C12A.B1 n2159
C1TOFCO_DE  ---     0.684      R7C12A.B1 to     R7C12A.FCO SLICE_28
ROUTE         1     0.000     R7C12A.FCO to     R7C12B.FCI n2881
FCITOF0_DE  ---     0.450     R7C12B.FCI to      R7C12B.F0 SLICE_27
ROUTE         1     1.192      R7C12B.F0 to      R8C14A.C1 n2197
C1TOFCO_DE  ---     0.684      R8C14A.C1 to     R8C14A.FCO SLICE_34
ROUTE         1     0.000     R8C14A.FCO to     R8C14B.FCI n2905
FCITOF1_DE  ---     0.495     R8C14B.FCI to      R8C14B.F1 SLICE_30
ROUTE        32     0.777      R8C14B.F1 to      R8C12A.D0 n2215
CTOF_DEL    ---     0.408      R8C12A.D0 to      R8C12A.F0 srDAC4_176_215_251/SLICE_99
ROUTE         1     1.021      R8C12A.F0 to      R7C13B.A1 n2542
CTOOFX_DEL  ---     0.601      R7C13B.A1 to    R7C13B.OFX0 i597/SLICE_151
ROUTE         1     0.805    R7C13B.OFX0 to      R7C15D.B0 n2975
CTOOFX_DEL  ---     0.601      R7C15D.B0 to    R7C15D.OFX0 SLICE_134
ROUTE         1     0.000    R7C15D.OFX0 to     R7C15D.DI0 srDAC1_254 (to expBCLK8_c_c)
                  --------
                    9.315   (46.1% logic, 53.9% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C20A.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C15D.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.593ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i7  (from expBCLK8_c_c +)
   Destination:    FF         Data in        expMDO1_23  (to expBCLK8_c_c +)

   Delay:               9.308ns  (42.2% logic, 57.8% route), 8 logic levels.

 Constraint Details:

      9.308ns physical path delay SLICE_7 to SLICE_134 exceeds
      6.848ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.715ns) by 2.593ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C21A.CLK to      R7C21A.Q0 SLICE_7 (from expBCLK8_c_c)
ROUTE        21     0.860      R7C21A.Q0 to      R8C20D.D0 n2152
CTOF_DEL    ---     0.408      R8C20D.D0 to      R8C20D.F0 SLICE_158
ROUTE         1     0.351      R8C20D.F0 to      R8C20D.C1 n3037
CTOF_DEL    ---     0.408      R8C20D.C1 to      R8C20D.F1 SLICE_158
ROUTE         7     1.418      R8C20D.F1 to      R8C14A.A1 n2779
C1TOFCO_DE  ---     0.684      R8C14A.A1 to     R8C14A.FCO SLICE_34
ROUTE         1     0.000     R8C14A.FCO to     R8C14B.FCI n2905
FCITOF0_DE  ---     0.450     R8C14B.FCI to      R8C14B.F0 SLICE_30
ROUTE        32     0.926      R8C14B.F0 to      R8C12A.C0 n2216
CTOF_DEL    ---     0.408      R8C12A.C0 to      R8C12A.F0 srDAC4_176_215_251/SLICE_99
ROUTE         1     1.021      R8C12A.F0 to      R7C13B.A1 n2542
CTOOFX_DEL  ---     0.601      R7C13B.A1 to    R7C13B.OFX0 i597/SLICE_151
ROUTE         1     0.805    R7C13B.OFX0 to      R7C15D.B0 n2975
CTOOFX_DEL  ---     0.601      R7C15D.B0 to    R7C15D.OFX0 SLICE_134
ROUTE         1     0.000    R7C15D.OFX0 to     R7C15D.DI0 srDAC1_254 (to expBCLK8_c_c)
                  --------
                    9.308   (42.2% logic, 57.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C21A.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C15D.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.592ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i1  (from expBCLK8_c_c +)
   Destination:    FF         Data in        expMDO1_23  (to expBCLK8_c_c +)

   Delay:               9.307ns  (42.2% logic, 57.8% route), 8 logic levels.

 Constraint Details:

      9.307ns physical path delay SLICE_10 to SLICE_134 exceeds
      6.848ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.715ns) by 2.592ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C20B.CLK to      R7C20B.Q0 SLICE_10 (from expBCLK8_c_c)
ROUTE        21     0.780      R7C20B.Q0 to      R8C20C.A1 n2158
CTOF_DEL    ---     0.408      R8C20C.A1 to      R8C20C.F1 SLICE_141
ROUTE         1     0.546      R8C20C.F1 to      R8C20D.B1 n3040
CTOF_DEL    ---     0.408      R8C20D.B1 to      R8C20D.F1 SLICE_158
ROUTE         7     1.418      R8C20D.F1 to      R8C14A.A1 n2779
C1TOFCO_DE  ---     0.684      R8C14A.A1 to     R8C14A.FCO SLICE_34
ROUTE         1     0.000     R8C14A.FCO to     R8C14B.FCI n2905
FCITOF0_DE  ---     0.450     R8C14B.FCI to      R8C14B.F0 SLICE_30
ROUTE        32     1.307      R8C14B.F0 to     R10C16A.C0 n2216
CTOF_DEL    ---     0.408     R10C16A.C0 to     R10C16A.F0 srDAC4_169_197_239/SLICE_95
ROUTE         1     0.588     R10C16A.F0 to      R9C16D.C0 n2520
CTOOFX_DEL  ---     0.601      R9C16D.C0 to    R9C16D.OFX0 i599/SLICE_153
ROUTE         1     0.741    R9C16D.OFX0 to      R7C15D.D1 n2977
CTOOFX_DEL  ---     0.601      R7C15D.D1 to    R7C15D.OFX0 SLICE_134
ROUTE         1     0.000    R7C15D.OFX0 to     R7C15D.DI0 srDAC1_254 (to expBCLK8_c_c)
                  --------
                    9.307   (42.2% logic, 57.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C20B.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C15D.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.588ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i0  (from expBCLK8_c_c +)
   Destination:    FF         Data in        expMDO1_23  (to expBCLK8_c_c +)

   Delay:               9.303ns  (45.6% logic, 54.4% route), 8 logic levels.

 Constraint Details:

      9.303ns physical path delay SLICE_11 to SLICE_134 exceeds
      6.848ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.715ns) by 2.588ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C20A.CLK to      R7C20A.Q1 SLICE_11 (from expBCLK8_c_c)
ROUTE        27     1.230      R7C20A.Q1 to      R7C12A.B1 n2159
C1TOFCO_DE  ---     0.684      R7C12A.B1 to     R7C12A.FCO SLICE_28
ROUTE         1     0.000     R7C12A.FCO to     R7C12B.FCI n2881
FCITOF0_DE  ---     0.450     R7C12B.FCI to      R7C12B.F0 SLICE_27
ROUTE         1     1.192      R7C12B.F0 to      R8C14A.C1 n2197
C1TOFCO_DE  ---     0.684      R8C14A.C1 to     R8C14A.FCO SLICE_34
ROUTE         1     0.000     R8C14A.FCO to     R8C14B.FCI n2905
FCITOF0_DE  ---     0.450     R8C14B.FCI to      R8C14B.F0 SLICE_30
ROUTE        32     1.307      R8C14B.F0 to     R10C16A.C0 n2216
CTOF_DEL    ---     0.408     R10C16A.C0 to     R10C16A.F0 srDAC4_169_197_239/SLICE_95
ROUTE         1     0.588     R10C16A.F0 to      R9C16D.C0 n2520
CTOOFX_DEL  ---     0.601      R9C16D.C0 to    R9C16D.OFX0 i599/SLICE_153
ROUTE         1     0.741    R9C16D.OFX0 to      R7C15D.D1 n2977
CTOOFX_DEL  ---     0.601      R7C15D.D1 to    R7C15D.OFX0 SLICE_134
ROUTE         1     0.000    R7C15D.OFX0 to     R7C15D.DI0 srDAC1_254 (to expBCLK8_c_c)
                  --------
                    9.303   (45.6% logic, 54.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C20A.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C15D.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.573ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC2_reg_278__i0  (from expBCLK8_c_c +)
   Destination:    FF         Data in        expMDO2_25  (to expBCLK8_c_c +)

   Delay:               9.288ns  (45.7% logic, 54.3% route), 8 logic levels.

 Constraint Details:

      9.288ns physical path delay SLICE_16 to SLICE_135 exceeds
      6.848ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.715ns) by 2.573ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367    R10C19A.CLK to     R10C19A.Q1 SLICE_16 (from expBCLK8_c_c)
ROUTE        28     1.057     R10C19A.Q1 to      R8C19A.A1 n2091
C1TOFCO_DE  ---     0.684      R8C19A.A1 to     R8C19A.FCO SLICE_36
ROUTE         1     0.000     R8C19A.FCO to     R8C19B.FCI n2877
FCITOF0_DE  ---     0.450     R8C19B.FCI to      R8C19B.F0 SLICE_33
ROUTE         1     1.244      R8C19B.F0 to      R2C19A.C1 n2129
C1TOFCO_DE  ---     0.684      R2C19A.C1 to     R2C19A.FCO SLICE_1
ROUTE         1     0.000     R2C19A.FCO to     R2C19B.FCI n2901
FCITOF0_DE  ---     0.450     R2C19B.FCI to      R2C19B.F0 SLICE_0
ROUTE        32     1.289      R2C19B.F0 to      R4C17A.C1 n2148
CTOF_DEL    ---     0.408      R4C17A.C1 to      R4C17A.F1 srDAC2_73_117/SLICE_59
ROUTE         1     0.501      R4C17A.F1 to      R2C17D.D1 n2327
CTOOFX_DEL  ---     0.601      R2C17D.D1 to    R2C17D.OFX0 i566/SLICE_152
ROUTE         1     0.952    R2C17D.OFX0 to      R3C19D.C0 n2944
CTOOFX_DEL  ---     0.601      R3C19D.C0 to    R3C19D.OFX0 SLICE_135
ROUTE         1     0.000    R3C19D.OFX0 to     R3C19D.DI0 srDAC2_254 (to expBCLK8_c_c)
                  --------
                    9.288   (45.7% logic, 54.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to    R10C19A.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R3C19D.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.560ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i3  (from expBCLK8_c_c +)
   Destination:    FF         Data in        expMDO1_23  (to expBCLK8_c_c +)

   Delay:               9.275ns  (42.3% logic, 57.7% route), 8 logic levels.

 Constraint Details:

      9.275ns physical path delay SLICE_9 to SLICE_134 exceeds
      6.848ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.715ns) by 2.560ns

 Physical Path Details:

      Data path SLICE_9 to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C20C.CLK to      R7C20C.Q0 SLICE_9 (from expBCLK8_c_c)
ROUTE        21     0.632      R7C20C.Q0 to      R8C20C.C1 n2156
CTOF_DEL    ---     0.408      R8C20C.C1 to      R8C20C.F1 SLICE_141
ROUTE         1     0.546      R8C20C.F1 to      R8C20D.B1 n3040
CTOF_DEL    ---     0.408      R8C20D.B1 to      R8C20D.F1 SLICE_158
ROUTE         7     1.418      R8C20D.F1 to      R8C14A.A1 n2779
C1TOFCO_DE  ---     0.684      R8C14A.A1 to     R8C14A.FCO SLICE_34
ROUTE         1     0.000     R8C14A.FCO to     R8C14B.FCI n2905
FCITOF0_DE  ---     0.450     R8C14B.FCI to      R8C14B.F0 SLICE_30
ROUTE        32     0.926      R8C14B.F0 to      R8C12A.C0 n2216
CTOF_DEL    ---     0.408      R8C12A.C0 to      R8C12A.F0 srDAC4_176_215_251/SLICE_99
ROUTE         1     1.021      R8C12A.F0 to      R7C13B.A1 n2542
CTOOFX_DEL  ---     0.601      R7C13B.A1 to    R7C13B.OFX0 i597/SLICE_151
ROUTE         1     0.805    R7C13B.OFX0 to      R7C15D.B0 n2975
CTOOFX_DEL  ---     0.601      R7C15D.B0 to    R7C15D.OFX0 SLICE_134
ROUTE         1     0.000    R7C15D.OFX0 to     R7C15D.DI0 srDAC1_254 (to expBCLK8_c_c)
                  --------
                    9.275   (42.3% logic, 57.7% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C20C.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C15D.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.555ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i1  (from expBCLK8_c_c +)
   Destination:    FF         Data in        expMDO4_29  (to expBCLK8_c_c +)

   Delay:               9.270ns  (42.4% logic, 57.6% route), 8 logic levels.

 Constraint Details:

      9.270ns physical path delay SLICE_10 to SLICE_137 exceeds
      6.848ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 6.715ns) by 2.555ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.367     R7C20B.CLK to      R7C20B.Q0 SLICE_10 (from expBCLK8_c_c)
ROUTE        21     0.780      R7C20B.Q0 to      R8C20C.A1 n2158
CTOF_DEL    ---     0.408      R8C20C.A1 to      R8C20C.F1 SLICE_141
ROUTE         1     0.546      R8C20C.F1 to      R8C20D.B1 n3040
CTOF_DEL    ---     0.408      R8C20D.B1 to      R8C20D.F1 SLICE_158
ROUTE         7     1.418      R8C20D.F1 to      R8C14A.A1 n2779
C1TOFCO_DE  ---     0.684      R8C14A.A1 to     R8C14A.FCO SLICE_34
ROUTE         1     0.000     R8C14A.FCO to     R8C14B.FCI n2905
FCITOF0_DE  ---     0.450     R8C14B.FCI to      R8C14B.F0 SLICE_30
ROUTE        32     0.944      R8C14B.F0 to      R8C17A.C1 n2216
CTOF_DEL    ---     0.408      R8C17A.C1 to      R8C17A.F1 srDAC4_183_227/SLICE_91
ROUTE         1     0.610      R8C17A.F1 to      R8C15D.C1 n2496
CTOOFX_DEL  ---     0.601      R8C15D.C1 to    R8C15D.OFX0 i611/SLICE_142
ROUTE         1     1.045    R8C15D.OFX0 to      R7C14D.B0 n2989
CTOOFX_DEL  ---     0.601      R7C14D.B0 to    R7C14D.OFX0 SLICE_137
ROUTE         1     0.000    R7C14D.OFX0 to     R7C14D.DI0 srDAC4_254 (to expBCLK8_c_c)
                  --------
                    9.270   (42.4% logic, 57.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C20B.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     3.873       57.PADDI to     R7C14D.CLK expBCLK8_c_c
                  --------
                    3.873   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 104.646MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "expBCLK8_c_c" 146.028000 |             |             |
MHz ;                                   |  146.028 MHz|  104.646 MHz|   8 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2779">n2779</a>                                   |       7|    1405|     34.30%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=srDAC1_254">srDAC1_254</a>                              |       1|    1190|     29.05%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2773">n2773</a>                                   |       7|    1178|     28.76%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=srDAC4_254">srDAC4_254</a>                              |       1|    1083|     26.44%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=srDAC2_254">srDAC2_254</a>                              |       1|     949|     23.17%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2215">n2215</a>                                   |      32|     897|     21.90%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=srDAC3_254">srDAC3_254</a>                              |       1|     874|     21.34%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2905">n2905</a>                                   |       1|     811|     19.80%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2147">n2147</a>                                   |      32|     772|     18.85%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2901">n2901</a>                                   |       1|     695|     16.97%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n3040">n3040</a>                                   |       1|     668|     16.31%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n3039">n3039</a>                                   |       2|     574|     14.01%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2216">n2216</a>                                   |      32|     563|     13.75%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2158">n2158</a>                                   |      21|     516|     12.60%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2148">n2148</a>                                   |      32|     494|     12.06%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2159">n2159</a>                                   |      27|     490|     11.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2906">n2906</a>                                   |       1|     434|     10.60%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: expBCLK8_c_c   Source: xBCLK.PAD   Loads: 56
   Covered under: FREQUENCY NET "expBCLK8_c_c" 146.028000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4096  Score: 6339374
Cumulative negative slack: 6339374

Constraints cover 10752 paths, 1 nets, and 1129 connections (87.05% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.0.99.2</big></U></B>
Tue Sep 25 18:44:22 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o infinitas_impl1.twr -gui -msgset C:/lattice/infinitas/promote.xml infinitas_impl1.ncd infinitas_impl1.prf 
Design file:     infinitas_impl1.ncd
Preference file: infinitas_impl1.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "expBCLK8_c_c" 146.028000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "expBCLK8_c_c" 146.028000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.344ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i1  (from expBCLK8_c_c +)
   Destination:    FF         Data in        srDAC4_169_197/RAM0  (to expBCLK8_c_c +)
                   FF                        srDAC4_169_197/RAM0

   Delay:               0.475ns  (28.0% logic, 72.0% route), 2 logic levels.

 Constraint Details:

      0.475ns physical path delay SLICE_10 to srDAC4_169_197/SLICE_81 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.344ns

 Physical Path Details:

      Data path SLICE_10 to srDAC4_169_197/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C20B.CLK to      R7C20B.Q0 SLICE_10 (from expBCLK8_c_c)
ROUTE        21     0.342      R7C20B.Q0 to      R7C16C.B0 n2158
ZERO_DEL    ---     0.000      R7C16C.B0 to   R7C16C.WADO1 srDAC4_169_197/SLICE_80
ROUTE         1     0.000   R7C16C.WADO1 to    R7C16A.WAD1 srDAC4_169_197/WAD1_INT (to expBCLK8_c_c)
                  --------
                    0.475   (28.0% logic, 72.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R7C20B.CLK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to srDAC4_169_197/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R7C16A.WCK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.368ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i0  (from expBCLK8_c_c +)
   Destination:    FF         Data in        srDAC4_169_197_233_257/RAM0  (to expBCLK8_c_c +)
                   FF                        srDAC4_169_197_233_257/RAM0

   Delay:               0.499ns  (26.7% logic, 73.3% route), 2 logic levels.

 Constraint Details:

      0.499ns physical path delay SLICE_11 to srDAC4_169_197_233_257/SLICE_101 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.368ns

 Physical Path Details:

      Data path SLICE_11 to srDAC4_169_197_233_257/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C20A.CLK to      R7C20A.Q1 SLICE_11 (from expBCLK8_c_c)
ROUTE        27     0.366      R7C20A.Q1 to      R9C17C.A0 n2159
ZERO_DEL    ---     0.000      R9C17C.A0 to   R9C17C.WADO0 srDAC4_169_197_233_257/SLICE_100
ROUTE         2     0.000   R9C17C.WADO0 to    R9C17A.WAD0 srDAC4_169_197_233_257/WAD0_INT (to expBCLK8_c_c)
                  --------
                    0.499   (26.7% logic, 73.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R7C20A.CLK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to srDAC4_169_197_233_257/SLICE_101:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R9C17A.WCK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.368ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i0  (from expBCLK8_c_c +)
   Destination:    FF         Data in        srDAC4_183_227/RAM0  (to expBCLK8_c_c +)
                   FF                        srDAC4_183_227/RAM0

   Delay:               0.499ns  (26.7% logic, 73.3% route), 2 logic levels.

 Constraint Details:

      0.499ns physical path delay SLICE_11 to srDAC4_183_227/SLICE_91 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.368ns

 Physical Path Details:

      Data path SLICE_11 to srDAC4_183_227/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C20A.CLK to      R7C20A.Q1 SLICE_11 (from expBCLK8_c_c)
ROUTE        27     0.366      R7C20A.Q1 to      R8C17C.A0 n2159
ZERO_DEL    ---     0.000      R8C17C.A0 to   R8C17C.WADO0 srDAC4_183_227/SLICE_90
ROUTE         2     0.000   R8C17C.WADO0 to    R8C17A.WAD0 srDAC4_183_227/WAD0_INT (to expBCLK8_c_c)
                  --------
                    0.499   (26.7% logic, 73.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R7C20A.CLK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to srDAC4_183_227/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R8C17A.WCK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.368ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i3  (from expBCLK8_c_c +)
   Destination:    FF         Data in        srDAC4_169_197/RAM0  (to expBCLK8_c_c +)
                   FF                        srDAC4_169_197/RAM0

   Delay:               0.499ns  (26.7% logic, 73.3% route), 2 logic levels.

 Constraint Details:

      0.499ns physical path delay SLICE_9 to srDAC4_169_197/SLICE_81 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.368ns

 Physical Path Details:

      Data path SLICE_9 to srDAC4_169_197/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C20C.CLK to      R7C20C.Q0 SLICE_9 (from expBCLK8_c_c)
ROUTE        21     0.366      R7C20C.Q0 to      R7C16C.D0 n2156
ZERO_DEL    ---     0.000      R7C16C.D0 to   R7C16C.WADO3 srDAC4_169_197/SLICE_80
ROUTE         1     0.000   R7C16C.WADO3 to    R7C16A.WAD3 srDAC4_169_197/WAD3_INT (to expBCLK8_c_c)
                  --------
                    0.499   (26.7% logic, 73.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R7C20C.CLK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to srDAC4_169_197/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R7C16A.WCK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.369ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i2  (from expBCLK8_c_c +)
   Destination:    FF         Data in        srDAC4_169_197/RAM0  (to expBCLK8_c_c +)
                   FF                        srDAC4_169_197/RAM0

   Delay:               0.500ns  (26.6% logic, 73.4% route), 2 logic levels.

 Constraint Details:

      0.500ns physical path delay SLICE_10 to srDAC4_169_197/SLICE_81 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.369ns

 Physical Path Details:

      Data path SLICE_10 to srDAC4_169_197/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C20B.CLK to      R7C20B.Q1 SLICE_10 (from expBCLK8_c_c)
ROUTE        21     0.367      R7C20B.Q1 to      R7C16C.C0 n2157
ZERO_DEL    ---     0.000      R7C16C.C0 to   R7C16C.WADO2 srDAC4_169_197/SLICE_80
ROUTE         1     0.000   R7C16C.WADO2 to    R7C16A.WAD2 srDAC4_169_197/WAD2_INT (to expBCLK8_c_c)
                  --------
                    0.500   (26.6% logic, 73.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R7C20B.CLK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to srDAC4_169_197/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R7C16A.WCK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i0  (from expBCLK8_c_c +)
   Destination:    FF         Data in        srDAC4_169_203/RAM0  (to expBCLK8_c_c +)
                   FF                        srDAC4_169_203/RAM0

   Delay:               0.503ns  (26.4% logic, 73.6% route), 2 logic levels.

 Constraint Details:

      0.503ns physical path delay SLICE_11 to srDAC4_169_203/SLICE_83 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.372ns

 Physical Path Details:

      Data path SLICE_11 to srDAC4_169_203/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C20A.CLK to      R7C20A.Q1 SLICE_11 (from expBCLK8_c_c)
ROUTE        27     0.370      R7C20A.Q1 to      R9C14C.A0 n2159
ZERO_DEL    ---     0.000      R9C14C.A0 to   R9C14C.WADO0 srDAC4_169_203/SLICE_82
ROUTE         2     0.000   R9C14C.WADO0 to    R9C14A.WAD0 srDAC4_169_203/WAD0_INT (to expBCLK8_c_c)
                  --------
                    0.503   (26.4% logic, 73.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R7C20A.CLK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to srDAC4_169_203/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R9C14A.WCK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.373ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC2_reg_278__i0  (from expBCLK8_c_c +)
   Destination:    FF         Data in        srDAC2_66_111/RAM0  (to expBCLK8_c_c +)
                   FF                        srDAC2_66_111/RAM0

   Delay:               0.504ns  (26.4% logic, 73.6% route), 2 logic levels.

 Constraint Details:

      0.504ns physical path delay SLICE_16 to srDAC2_66_111/SLICE_57 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.373ns

 Physical Path Details:

      Data path SLICE_16 to srDAC2_66_111/SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C19A.CLK to     R10C19A.Q1 SLICE_16 (from expBCLK8_c_c)
ROUTE        28     0.371     R10C19A.Q1 to      R3C19C.A0 n2091
ZERO_DEL    ---     0.000      R3C19C.A0 to   R3C19C.WADO0 srDAC2_66_111/SLICE_56
ROUTE         2     0.000   R3C19C.WADO0 to    R3C19A.WAD0 srDAC2_66_111/WAD0_INT (to expBCLK8_c_c)
                  --------
                    0.504   (26.4% logic, 73.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to    R10C19A.CLK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to srDAC2_66_111/SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R3C19A.WCK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i7  (from expBCLK8_c_c +)
   Destination:    FF         Data in        srDAC4_reg_279__i7  (to expBCLK8_c_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_7 to SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C21A.CLK to      R7C21A.Q0 SLICE_7 (from expBCLK8_c_c)
ROUTE        21     0.132      R7C21A.Q0 to      R7C21A.A0 n2152
CTOF_DEL    ---     0.101      R7C21A.A0 to      R7C21A.F0 SLICE_7
ROUTE         1     0.000      R7C21A.F0 to     R7C21A.DI0 n30_adj_8 (to expBCLK8_c_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R7C21A.CLK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R7C21A.CLK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i4  (from expBCLK8_c_c +)
   Destination:    FF         Data in        srDAC4_reg_279__i4  (to expBCLK8_c_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_9 to SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_9 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C20C.CLK to      R7C20C.Q1 SLICE_9 (from expBCLK8_c_c)
ROUTE        21     0.132      R7C20C.Q1 to      R7C20C.A1 n2155
CTOF_DEL    ---     0.101      R7C20C.A1 to      R7C20C.F1 SLICE_9
ROUTE         1     0.000      R7C20C.F1 to     R7C20C.DI1 n33_adj_5 (to expBCLK8_c_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R7C20C.CLK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R7C20C.CLK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              srDAC4_reg_279__i0  (from expBCLK8_c_c +)
   Destination:    FF         Data in        srDAC4_reg_279__i0  (to expBCLK8_c_c +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C20A.CLK to      R7C20A.Q1 SLICE_11 (from expBCLK8_c_c)
ROUTE        27     0.133      R7C20A.Q1 to      R7C20A.A1 n2159
CTOF_DEL    ---     0.101      R7C20A.A1 to      R7C20A.F1 SLICE_11
ROUTE         1     0.000      R7C20A.F1 to     R7C20A.DI1 n37_adj_1 (to expBCLK8_c_c)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path xBCLK to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R7C20A.CLK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path xBCLK to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        56     1.682       57.PADDI to     R7C20A.CLK expBCLK8_c_c
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "expBCLK8_c_c" 146.028000 |             |             |
MHz ;                                   |     0.000 ns|     0.344 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: expBCLK8_c_c   Source: xBCLK.PAD   Loads: 56
   Covered under: FREQUENCY NET "expBCLK8_c_c" 146.028000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 10752 paths, 1 nets, and 1129 connections (87.05% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 6339374 (setup), 0 (hold)
Cumulative negative slack: 6339374 (6339374+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
