###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       195841   # Number of WRITE/WRITEP commands
num_reads_done                 =       494843   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       409628   # Number of read row buffer hits
num_read_cmds                  =       494844   # Number of READ/READP commands
num_writes_done                =       195860   # Number of read requests issued
num_write_row_hits             =       143881   # Number of write row buffer hits
num_act_cmds                   =       137587   # Number of ACT commands
num_pre_cmds                   =       137562   # Number of PRE commands
num_ondemand_pres              =       115336   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9451264   # Cyles of rank active rank.0
rank_active_cycles.1           =      9109634   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       548736   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       890366   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       638765   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6667   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2387   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1750   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          837   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1253   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2061   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2649   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3697   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         7539   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23114   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           30   # Write cmd latency (cycles)
write_latency[20-39]           =          741   # Write cmd latency (cycles)
write_latency[40-59]           =         1443   # Write cmd latency (cycles)
write_latency[60-79]           =         3722   # Write cmd latency (cycles)
write_latency[80-99]           =         7511   # Write cmd latency (cycles)
write_latency[100-119]         =        10312   # Write cmd latency (cycles)
write_latency[120-139]         =        14249   # Write cmd latency (cycles)
write_latency[140-159]         =        14535   # Write cmd latency (cycles)
write_latency[160-179]         =        14203   # Write cmd latency (cycles)
write_latency[180-199]         =        13999   # Write cmd latency (cycles)
write_latency[200-]            =       115096   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       236581   # Read request latency (cycles)
read_latency[40-59]            =        73647   # Read request latency (cycles)
read_latency[60-79]            =        65054   # Read request latency (cycles)
read_latency[80-99]            =        20648   # Read request latency (cycles)
read_latency[100-119]          =        14440   # Read request latency (cycles)
read_latency[120-139]          =        11128   # Read request latency (cycles)
read_latency[140-159]          =         7943   # Read request latency (cycles)
read_latency[160-179]          =         6302   # Read request latency (cycles)
read_latency[180-199]          =         4962   # Read request latency (cycles)
read_latency[200-]             =        54137   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.77638e+08   # Write energy
read_energy                    =  1.99521e+09   # Read energy
act_energy                     =  3.76438e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.63393e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.27376e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89759e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68441e+09   # Active standby energy rank.1
average_read_latency           =      96.0989   # Average read request latency (cycles)
average_interarrival           =      14.4777   # Average request interarrival latency (cycles)
total_energy                   =  1.63267e+10   # Total energy (pJ)
average_power                  =      1632.67   # Average power (mW)
average_bandwidth              =        5.894   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       225338   # Number of WRITE/WRITEP commands
num_reads_done                 =       524840   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       433484   # Number of read row buffer hits
num_read_cmds                  =       524843   # Number of READ/READP commands
num_writes_done                =       225346   # Number of read requests issued
num_write_row_hits             =       167776   # Number of write row buffer hits
num_act_cmds                   =       149494   # Number of ACT commands
num_pre_cmds                   =       149466   # Number of PRE commands
num_ondemand_pres              =       126648   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9334799   # Cyles of rank active rank.0
rank_active_cycles.1           =      9277124   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       665201   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       722876   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       700028   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5175   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2247   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1665   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          845   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1209   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2074   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2561   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3771   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         7725   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22891   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           19   # Write cmd latency (cycles)
write_latency[20-39]           =          803   # Write cmd latency (cycles)
write_latency[40-59]           =         1562   # Write cmd latency (cycles)
write_latency[60-79]           =         4405   # Write cmd latency (cycles)
write_latency[80-99]           =         9387   # Write cmd latency (cycles)
write_latency[100-119]         =        12707   # Write cmd latency (cycles)
write_latency[120-139]         =        15901   # Write cmd latency (cycles)
write_latency[140-159]         =        15222   # Write cmd latency (cycles)
write_latency[160-179]         =        15926   # Write cmd latency (cycles)
write_latency[180-199]         =        15688   # Write cmd latency (cycles)
write_latency[200-]            =       133718   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       233149   # Read request latency (cycles)
read_latency[40-59]            =        77808   # Read request latency (cycles)
read_latency[60-79]            =        71944   # Read request latency (cycles)
read_latency[80-99]            =        24145   # Read request latency (cycles)
read_latency[100-119]          =        16151   # Read request latency (cycles)
read_latency[120-139]          =        12921   # Read request latency (cycles)
read_latency[140-159]          =         9130   # Read request latency (cycles)
read_latency[160-179]          =         7237   # Read request latency (cycles)
read_latency[180-199]          =         6016   # Read request latency (cycles)
read_latency[200-]             =        66338   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.12489e+09   # Write energy
read_energy                    =  2.11617e+09   # Read energy
act_energy                     =  4.09016e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.19296e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.4698e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82491e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78893e+09   # Active standby energy rank.1
average_read_latency           =      107.592   # Average read request latency (cycles)
average_interarrival           =      13.3299   # Average request interarrival latency (cycles)
total_energy                   =  1.66348e+10   # Total energy (pJ)
average_power                  =      1663.48   # Average power (mW)
average_bandwidth              =      6.40159   # Average bandwidth
