{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682474566788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682474566789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 18:02:46 2023 " "Processing started: Tue Apr 25 18:02:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682474566789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474566789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474566789 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682474567231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682474567231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_MEM-DATA_BEHAVIOR " "Found design unit 1: DATA_MEM-DATA_BEHAVIOR" {  } { { "DATA_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576338 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEM " "Found entity 1: DATA_MEM" {  } { { "DATA_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ins_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INS_MEM-INS_MEM_BEHAVIOR " "Found design unit 1: INS_MEM-INS_MEM_BEHAVIOR" {  } { { "INS_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INS_MEM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576340 ""} { "Info" "ISGN_ENTITY_NAME" "1 INS_MEM " "Found entity 1: INS_MEM" {  } { { "INS_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INS_MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shlone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shlone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHLONE-SHLONE_BEHAVIOR " "Found design unit 1: SHLONE-SHLONE_BEHAVIOR" {  } { { "SHLONE.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SHLONE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576342 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHLONE " "Found entity 1: SHLONE" {  } { { "SHLONE.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SHLONE.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sgnext6x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sgnext6x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SGNEXT6x16-SGN_BEHAVIOR " "Found design unit 1: SGNEXT6x16-SGN_BEHAVIOR" {  } { { "SGNEXT6X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SGNEXT6X16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576345 ""} { "Info" "ISGN_ENTITY_NAME" "1 SGNEXT6x16 " "Found entity 1: SGNEXT6x16" {  } { { "SGNEXT6X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SGNEXT6X16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16-REG16_BEHAVIORAL " "Found design unit 1: REG16-REG16_BEHAVIORAL" {  } { { "REG16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576347 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "REG16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8x16-REG8x16_BEHAVIORAL " "Found design unit 1: REG8x16-REG8x16_BEHAVIORAL" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576349 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8x16 " "Found entity 1: REG8x16" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-REG8_BEHAVIORAL " "Found design unit 1: REG8-REG8_BEHAVIORAL" {  } { { "REG8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576352 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Found entity 1: REG8" {  } { { "REG8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pinv4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pinv4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PINV4-PINV4_BEHAVIORAL " "Found design unit 1: PINV4-PINV4_BEHAVIORAL" {  } { { "PINV4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576354 ""} { "Info" "ISGN_ENTITY_NAME" "1 PINV4 " "Found entity 1: PINV4" {  } { { "PINV4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcjmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcjmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCJMP-PCJMP_BEHAVIOR " "Found design unit 1: PCJMP-PCJMP_BEHAVIOR" {  } { { "PCJMP.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PCJMP.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576356 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCJMP " "Found entity 1: PCJMP" {  } { { "PCJMP.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PCJMP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8x16-MUX8x16_BEHAVIORAL " "Found design unit 1: MUX8x16-MUX8x16_BEHAVIORAL" {  } { { "MUX8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576358 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8x16 " "Found entity 1: MUX8x16" {  } { { "MUX8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4x4-MUX4x4_BEHAVIORAL " "Found design unit 1: MUX4x4-MUX4x4_BEHAVIORAL" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576360 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4x4 " "Found entity 1: MUX4x4" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x16-behavior " "Found design unit 1: mux3x16-behavior" {  } { { "MUX3x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX3x16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576363 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x16 " "Found entity 1: mux3x16" {  } { { "MUX3x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX3x16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X16-MUX2X16_BEHAVIOR " "Found design unit 1: MUX2X16-MUX2X16_BEHAVIOR" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576365 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X16 " "Found entity 1: MUX2X16" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X3-MUX2X3_BEHAVIOR " "Found design unit 1: MUX2X3-MUX2X3_BEHAVIOR" {  } { { "MUX2X3.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576368 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X3 " "Found entity 1: MUX2X3" {  } { { "MUX2X3.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inctwo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inctwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INCTWO-INCTWO_BEHAVIOR " "Found design unit 1: INCTWO-INCTWO_BEHAVIOR" {  } { { "INCTWO.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576370 ""} { "Info" "ISGN_ENTITY_NAME" "1 INCTWO " "Found entity 1: INCTWO" {  } { { "INCTWO.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd5x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcd5x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD5X32-DCD5X32_BEHAVIOR " "Found design unit 1: DCD5X32-DCD5X32_BEHAVIOR" {  } { { "DCD5X32.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD5X32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576372 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD5x32 " "Found entity 1: DCD5x32" {  } { { "DCD5X32.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD5X32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd4x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcd4x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD4X16-DCD_BEHAVIOR " "Found design unit 1: DCD4X16-DCD_BEHAVIOR" {  } { { "DCD4x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD4x16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576375 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD4X16 " "Found entity 1: DCD4X16" {  } { { "DCD4x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD4x16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcd3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD3x8-DCD3x8_BEHAVIORAL " "Found design unit 1: DCD3x8-DCD3x8_BEHAVIORAL" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576377 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD3x8 " "Found entity 1: DCD3x8" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwor4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bwor4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BWOR4-BWOR4_BEHAVIORAL " "Found design unit 1: BWOR4-BWOR4_BEHAVIORAL" {  } { { "BWOR4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWOR4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576379 ""} { "Info" "ISGN_ENTITY_NAME" "1 BWOR4 " "Found entity 1: BWOR4" {  } { { "BWOR4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWOR4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwand4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bwand4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BWAND4-BWAND4_BEHAVIORAL " "Found design unit 1: BWAND4-BWAND4_BEHAVIORAL" {  } { { "BWAND4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWAND4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576381 ""} { "Info" "ISGN_ENTITY_NAME" "1 BWAND4 " "Found entity 1: BWAND4" {  } { { "BWAND4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWAND4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU16-ALU16_BEHAVIOR " "Found design unit 1: ALU16-ALU16_BEHAVIOR" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576384 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Found entity 1: ALU16" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4-ALU4_BEHAVIOR " "Found design unit 1: ALU4-ALU4_BEHAVIOR" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576386 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU4 " "Found entity 1: ALU4" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD16-ADD16_BEHAVIOR " "Found design unit 1: ADD16-ADD16_BEHAVIOR" {  } { { "ADD16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576388 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD16 " "Found entity 1: ADD16" {  } { { "ADD16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD4-ADD4logic " "Found design unit 1: ADD4-ADD4logic" {  } { { "ADD4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576390 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD4 " "Found entity 1: ADD4" {  } { { "ADD4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_BEHAVIOR " "Found design unit 1: PC-PC_BEHAVIOR" {  } { { "PC.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576392 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-CONTROL_BE " "Found design unit 1: CONTROL-CONTROL_BE" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576394 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplev.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplev.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLev " "Found entity 1: topLev" {  } { { "topLev.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/topLev.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file level2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Level2 " "Found entity 1: Level2" {  } { { "Level2.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file level3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Level3 " "Found entity 1: Level3" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682474576398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.vhd 0 0 " "Found 0 design units, including 0 entities, in source file hexdisplay.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474576400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADD4 " "Elaborating entity \"ADD4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682474576441 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682474576869 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682474577232 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682474577232 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682474577253 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682474577253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682474577253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682474577253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682474577267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 18:02:57 2023 " "Processing ended: Tue Apr 25 18:02:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682474577267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682474577267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682474577267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682474577267 ""}
