$date
	Sun Oct 23 08:42:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#192932
b1101 !
1"
#192934
b1101 &
b1101 %
1$
#192935
0"
#192938
b101000 &
b101000 %
#192942
b10100 &
b10100 %
#192946
b1010 &
b1010 %
#192950
b101 &
b101 %
#192954
b10000 &
b10000 %
#192958
b1000 &
b1000 %
#192962
b100 &
b100 %
#192966
b10 &
b10 %
#192970
b1 &
b1 %
1#
#192974
b0 &
0#
b0 %
0$
#1194572
b110 !
1"
#1194574
b110 &
b110 %
1$
#1194575
0"
#1194578
b11 &
b11 %
#1194582
b1010 &
b1010 %
#1194586
b101 &
b101 %
#1194590
b10000 &
b10000 %
#1194594
b1000 &
b1000 %
#1194598
b100 &
b100 %
#1194602
b10 &
b10 %
#1194606
b1 &
1#
b1 %
#1194610
b0 &
b0 %
0#
0$
#2137899
b1111 !
1"
#2137902
b1111 &
b1111 %
1$
#2137903
0"
#2137906
b101110 &
b101110 %
#2137910
b10111 &
b10111 %
#2137914
b1000110 &
b1000110 %
#2137918
b100011 &
b100011 %
#2137922
b1101010 &
b1101010 %
#2137926
b110101 &
b110101 %
#2137930
b10100000 &
b10100000 %
#2137934
b1010000 &
b1010000 %
#2137938
b101000 &
b101000 %
#2137942
b10100 &
b10100 %
#2137946
b1010 &
b1010 %
#2137950
b101 &
b101 %
#2137954
b10000 &
b10000 %
#2137958
b1000 &
b1000 %
#2137962
b100 &
b100 %
#2137966
b10 &
b10 %
#2137970
b1 &
b1 %
1#
#2137974
b0 &
0#
b0 %
0$
#4500012
