WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1255631 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 35 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1255631 cumulative IPC: 3.982 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 17351825 heartbeat IPC: 0.5763 cumulative IPC: 0.3106 (Simulation time: 00 hr 03 min 54 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 16096197 cumulative IPC: 0.3106 (Simulation time: 00 hr 03 min 54 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 16096197 cumulative IPC: 0.3106 (Simulation time: 00 hr 03 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_340B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.3106 instructions: 5000002 cycles: 16096197
CPU 0 Branch Prediction Accuracy: 94.45% MPKI: 13.28 Average ROB Occupancy at Mispredict: 60.12
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0.0262
BRANCH_CONDITIONAL: 13.2
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.0348
BRANCH_RETURN: 0.0212

LLC TOTAL        ACCESS:     188185 HIT:      83526 MISS:     104659
LLC LOAD         ACCESS:     105751 HIT:      26342 MISS:      79409
LLC RFO          ACCESS:      14519 HIT:       1516 MISS:      13003
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      51027 HIT:      50975 MISS:         52
LLC TRANSLATION  ACCESS:      16888 HIT:       4693 MISS:      12195
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 386.1 cycles
cpu0_DTLB TOTAL        ACCESS:    1510463 HIT:    1379733 MISS:     130730
cpu0_DTLB LOAD         ACCESS:    1510463 HIT:    1379733 MISS:     130730
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 55.77 cycles
cpu0_ITLB TOTAL        ACCESS:     204055 HIT:     203791 MISS:        264
cpu0_ITLB LOAD         ACCESS:     204055 HIT:     203791 MISS:        264
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 63.69 cycles
cpu0_L1D TOTAL        ACCESS:    1890184 HIT:    1571587 MISS:     318597
cpu0_L1D LOAD         ACCESS:     996995 HIT:     802048 MISS:     194947
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     866098 HIT:     766895 MISS:      99203
cpu0_L1D TRANSLATION  ACCESS:      27091 HIT:       2644 MISS:      24447
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 136.4 cycles
cpu0_L1I TOTAL        ACCESS:     221226 HIT:     220850 MISS:        376
cpu0_L1I LOAD         ACCESS:     221226 HIT:     220850 MISS:        376
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 93.94 cycles
cpu0_L2C TOTAL        ACCESS:     218537 HIT:      81122 MISS:     137415
cpu0_L2C LOAD         ACCESS:     120498 HIT:      14747 MISS:     105751
cpu0_L2C RFO          ACCESS:      16075 HIT:       1556 MISS:      14519
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      57581 HIT:      57324 MISS:        257
cpu0_L2C TRANSLATION  ACCESS:      24383 HIT:       7495 MISS:      16888
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 314.8 cycles
cpu0_STLB TOTAL        ACCESS:      90881 HIT:      64935 MISS:      25946
cpu0_STLB LOAD         ACCESS:      90881 HIT:      64935 MISS:      25946
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 271.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11921
  ROW_BUFFER_MISS:      92611
 AVG DBUS CONGESTED CYCLE: 3.95
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        136
  FULL:      42238
