
bin_a.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f74  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08007104  08007104  00017104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007274  08007274  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08007274  08007274  00017274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800727c  0800727c  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800727c  0800727c  0001727c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007280  08007280  00017280  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08007284  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002008c  2**0
                  CONTENTS
 10 .bss          00000548  2000008c  2000008c  0002008c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200005d4  200005d4  0002008c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001811f  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003563  00000000  00000000  000381db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fe8  00000000  00000000  0003b740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e70  00000000  00000000  0003c728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023ec7  00000000  00000000  0003d598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014e10  00000000  00000000  0006145f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdaaf  00000000  00000000  0007626f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00143d1e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000049a4  00000000  00000000  00143d74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080070ec 	.word	0x080070ec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	080070ec 	.word	0x080070ec

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b96e 	b.w	8000da0 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	4604      	mov	r4, r0
 8000ae4:	468c      	mov	ip, r1
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f040 8083 	bne.w	8000bf2 <__udivmoddi4+0x116>
 8000aec:	428a      	cmp	r2, r1
 8000aee:	4617      	mov	r7, r2
 8000af0:	d947      	bls.n	8000b82 <__udivmoddi4+0xa6>
 8000af2:	fab2 f282 	clz	r2, r2
 8000af6:	b142      	cbz	r2, 8000b0a <__udivmoddi4+0x2e>
 8000af8:	f1c2 0020 	rsb	r0, r2, #32
 8000afc:	fa24 f000 	lsr.w	r0, r4, r0
 8000b00:	4091      	lsls	r1, r2
 8000b02:	4097      	lsls	r7, r2
 8000b04:	ea40 0c01 	orr.w	ip, r0, r1
 8000b08:	4094      	lsls	r4, r2
 8000b0a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b0e:	0c23      	lsrs	r3, r4, #16
 8000b10:	fbbc f6f8 	udiv	r6, ip, r8
 8000b14:	fa1f fe87 	uxth.w	lr, r7
 8000b18:	fb08 c116 	mls	r1, r8, r6, ip
 8000b1c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b20:	fb06 f10e 	mul.w	r1, r6, lr
 8000b24:	4299      	cmp	r1, r3
 8000b26:	d909      	bls.n	8000b3c <__udivmoddi4+0x60>
 8000b28:	18fb      	adds	r3, r7, r3
 8000b2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b2e:	f080 8119 	bcs.w	8000d64 <__udivmoddi4+0x288>
 8000b32:	4299      	cmp	r1, r3
 8000b34:	f240 8116 	bls.w	8000d64 <__udivmoddi4+0x288>
 8000b38:	3e02      	subs	r6, #2
 8000b3a:	443b      	add	r3, r7
 8000b3c:	1a5b      	subs	r3, r3, r1
 8000b3e:	b2a4      	uxth	r4, r4
 8000b40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b44:	fb08 3310 	mls	r3, r8, r0, r3
 8000b48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b4c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b50:	45a6      	cmp	lr, r4
 8000b52:	d909      	bls.n	8000b68 <__udivmoddi4+0x8c>
 8000b54:	193c      	adds	r4, r7, r4
 8000b56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b5a:	f080 8105 	bcs.w	8000d68 <__udivmoddi4+0x28c>
 8000b5e:	45a6      	cmp	lr, r4
 8000b60:	f240 8102 	bls.w	8000d68 <__udivmoddi4+0x28c>
 8000b64:	3802      	subs	r0, #2
 8000b66:	443c      	add	r4, r7
 8000b68:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b6c:	eba4 040e 	sub.w	r4, r4, lr
 8000b70:	2600      	movs	r6, #0
 8000b72:	b11d      	cbz	r5, 8000b7c <__udivmoddi4+0xa0>
 8000b74:	40d4      	lsrs	r4, r2
 8000b76:	2300      	movs	r3, #0
 8000b78:	e9c5 4300 	strd	r4, r3, [r5]
 8000b7c:	4631      	mov	r1, r6
 8000b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b82:	b902      	cbnz	r2, 8000b86 <__udivmoddi4+0xaa>
 8000b84:	deff      	udf	#255	; 0xff
 8000b86:	fab2 f282 	clz	r2, r2
 8000b8a:	2a00      	cmp	r2, #0
 8000b8c:	d150      	bne.n	8000c30 <__udivmoddi4+0x154>
 8000b8e:	1bcb      	subs	r3, r1, r7
 8000b90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b94:	fa1f f887 	uxth.w	r8, r7
 8000b98:	2601      	movs	r6, #1
 8000b9a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ba4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ba8:	fb08 f30c 	mul.w	r3, r8, ip
 8000bac:	428b      	cmp	r3, r1
 8000bae:	d907      	bls.n	8000bc0 <__udivmoddi4+0xe4>
 8000bb0:	1879      	adds	r1, r7, r1
 8000bb2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bb6:	d202      	bcs.n	8000bbe <__udivmoddi4+0xe2>
 8000bb8:	428b      	cmp	r3, r1
 8000bba:	f200 80e9 	bhi.w	8000d90 <__udivmoddi4+0x2b4>
 8000bbe:	4684      	mov	ip, r0
 8000bc0:	1ac9      	subs	r1, r1, r3
 8000bc2:	b2a3      	uxth	r3, r4
 8000bc4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bc8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000bcc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000bd0:	fb08 f800 	mul.w	r8, r8, r0
 8000bd4:	45a0      	cmp	r8, r4
 8000bd6:	d907      	bls.n	8000be8 <__udivmoddi4+0x10c>
 8000bd8:	193c      	adds	r4, r7, r4
 8000bda:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bde:	d202      	bcs.n	8000be6 <__udivmoddi4+0x10a>
 8000be0:	45a0      	cmp	r8, r4
 8000be2:	f200 80d9 	bhi.w	8000d98 <__udivmoddi4+0x2bc>
 8000be6:	4618      	mov	r0, r3
 8000be8:	eba4 0408 	sub.w	r4, r4, r8
 8000bec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf0:	e7bf      	b.n	8000b72 <__udivmoddi4+0x96>
 8000bf2:	428b      	cmp	r3, r1
 8000bf4:	d909      	bls.n	8000c0a <__udivmoddi4+0x12e>
 8000bf6:	2d00      	cmp	r5, #0
 8000bf8:	f000 80b1 	beq.w	8000d5e <__udivmoddi4+0x282>
 8000bfc:	2600      	movs	r6, #0
 8000bfe:	e9c5 0100 	strd	r0, r1, [r5]
 8000c02:	4630      	mov	r0, r6
 8000c04:	4631      	mov	r1, r6
 8000c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c0a:	fab3 f683 	clz	r6, r3
 8000c0e:	2e00      	cmp	r6, #0
 8000c10:	d14a      	bne.n	8000ca8 <__udivmoddi4+0x1cc>
 8000c12:	428b      	cmp	r3, r1
 8000c14:	d302      	bcc.n	8000c1c <__udivmoddi4+0x140>
 8000c16:	4282      	cmp	r2, r0
 8000c18:	f200 80b8 	bhi.w	8000d8c <__udivmoddi4+0x2b0>
 8000c1c:	1a84      	subs	r4, r0, r2
 8000c1e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c22:	2001      	movs	r0, #1
 8000c24:	468c      	mov	ip, r1
 8000c26:	2d00      	cmp	r5, #0
 8000c28:	d0a8      	beq.n	8000b7c <__udivmoddi4+0xa0>
 8000c2a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c2e:	e7a5      	b.n	8000b7c <__udivmoddi4+0xa0>
 8000c30:	f1c2 0320 	rsb	r3, r2, #32
 8000c34:	fa20 f603 	lsr.w	r6, r0, r3
 8000c38:	4097      	lsls	r7, r2
 8000c3a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c3e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c42:	40d9      	lsrs	r1, r3
 8000c44:	4330      	orrs	r0, r6
 8000c46:	0c03      	lsrs	r3, r0, #16
 8000c48:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c4c:	fa1f f887 	uxth.w	r8, r7
 8000c50:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c54:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c58:	fb06 f108 	mul.w	r1, r6, r8
 8000c5c:	4299      	cmp	r1, r3
 8000c5e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x19c>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c6a:	f080 808d 	bcs.w	8000d88 <__udivmoddi4+0x2ac>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 808a 	bls.w	8000d88 <__udivmoddi4+0x2ac>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b281      	uxth	r1, r0
 8000c7c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c80:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c88:	fb00 f308 	mul.w	r3, r0, r8
 8000c8c:	428b      	cmp	r3, r1
 8000c8e:	d907      	bls.n	8000ca0 <__udivmoddi4+0x1c4>
 8000c90:	1879      	adds	r1, r7, r1
 8000c92:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c96:	d273      	bcs.n	8000d80 <__udivmoddi4+0x2a4>
 8000c98:	428b      	cmp	r3, r1
 8000c9a:	d971      	bls.n	8000d80 <__udivmoddi4+0x2a4>
 8000c9c:	3802      	subs	r0, #2
 8000c9e:	4439      	add	r1, r7
 8000ca0:	1acb      	subs	r3, r1, r3
 8000ca2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000ca6:	e778      	b.n	8000b9a <__udivmoddi4+0xbe>
 8000ca8:	f1c6 0c20 	rsb	ip, r6, #32
 8000cac:	fa03 f406 	lsl.w	r4, r3, r6
 8000cb0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000cb4:	431c      	orrs	r4, r3
 8000cb6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000cba:	fa01 f306 	lsl.w	r3, r1, r6
 8000cbe:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000cc2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000cc6:	431f      	orrs	r7, r3
 8000cc8:	0c3b      	lsrs	r3, r7, #16
 8000cca:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cce:	fa1f f884 	uxth.w	r8, r4
 8000cd2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cd6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000cda:	fb09 fa08 	mul.w	sl, r9, r8
 8000cde:	458a      	cmp	sl, r1
 8000ce0:	fa02 f206 	lsl.w	r2, r2, r6
 8000ce4:	fa00 f306 	lsl.w	r3, r0, r6
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x220>
 8000cea:	1861      	adds	r1, r4, r1
 8000cec:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cf0:	d248      	bcs.n	8000d84 <__udivmoddi4+0x2a8>
 8000cf2:	458a      	cmp	sl, r1
 8000cf4:	d946      	bls.n	8000d84 <__udivmoddi4+0x2a8>
 8000cf6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cfa:	4421      	add	r1, r4
 8000cfc:	eba1 010a 	sub.w	r1, r1, sl
 8000d00:	b2bf      	uxth	r7, r7
 8000d02:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d06:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d0a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d0e:	fb00 f808 	mul.w	r8, r0, r8
 8000d12:	45b8      	cmp	r8, r7
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x24a>
 8000d16:	19e7      	adds	r7, r4, r7
 8000d18:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d1c:	d22e      	bcs.n	8000d7c <__udivmoddi4+0x2a0>
 8000d1e:	45b8      	cmp	r8, r7
 8000d20:	d92c      	bls.n	8000d7c <__udivmoddi4+0x2a0>
 8000d22:	3802      	subs	r0, #2
 8000d24:	4427      	add	r7, r4
 8000d26:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d2a:	eba7 0708 	sub.w	r7, r7, r8
 8000d2e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d32:	454f      	cmp	r7, r9
 8000d34:	46c6      	mov	lr, r8
 8000d36:	4649      	mov	r1, r9
 8000d38:	d31a      	bcc.n	8000d70 <__udivmoddi4+0x294>
 8000d3a:	d017      	beq.n	8000d6c <__udivmoddi4+0x290>
 8000d3c:	b15d      	cbz	r5, 8000d56 <__udivmoddi4+0x27a>
 8000d3e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d42:	eb67 0701 	sbc.w	r7, r7, r1
 8000d46:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d4a:	40f2      	lsrs	r2, r6
 8000d4c:	ea4c 0202 	orr.w	r2, ip, r2
 8000d50:	40f7      	lsrs	r7, r6
 8000d52:	e9c5 2700 	strd	r2, r7, [r5]
 8000d56:	2600      	movs	r6, #0
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	462e      	mov	r6, r5
 8000d60:	4628      	mov	r0, r5
 8000d62:	e70b      	b.n	8000b7c <__udivmoddi4+0xa0>
 8000d64:	4606      	mov	r6, r0
 8000d66:	e6e9      	b.n	8000b3c <__udivmoddi4+0x60>
 8000d68:	4618      	mov	r0, r3
 8000d6a:	e6fd      	b.n	8000b68 <__udivmoddi4+0x8c>
 8000d6c:	4543      	cmp	r3, r8
 8000d6e:	d2e5      	bcs.n	8000d3c <__udivmoddi4+0x260>
 8000d70:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d74:	eb69 0104 	sbc.w	r1, r9, r4
 8000d78:	3801      	subs	r0, #1
 8000d7a:	e7df      	b.n	8000d3c <__udivmoddi4+0x260>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	e7d2      	b.n	8000d26 <__udivmoddi4+0x24a>
 8000d80:	4660      	mov	r0, ip
 8000d82:	e78d      	b.n	8000ca0 <__udivmoddi4+0x1c4>
 8000d84:	4681      	mov	r9, r0
 8000d86:	e7b9      	b.n	8000cfc <__udivmoddi4+0x220>
 8000d88:	4666      	mov	r6, ip
 8000d8a:	e775      	b.n	8000c78 <__udivmoddi4+0x19c>
 8000d8c:	4630      	mov	r0, r6
 8000d8e:	e74a      	b.n	8000c26 <__udivmoddi4+0x14a>
 8000d90:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d94:	4439      	add	r1, r7
 8000d96:	e713      	b.n	8000bc0 <__udivmoddi4+0xe4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	443c      	add	r4, r7
 8000d9c:	e724      	b.n	8000be8 <__udivmoddi4+0x10c>
 8000d9e:	bf00      	nop

08000da0 <__aeabi_idiv0>:
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop

08000da4 <En>:
		delay_us(2000);
		HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
	}
}
void En (uint8_t en)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	71fb      	strb	r3, [r7, #7]
	if(en == 1)
 8000dae:	79fb      	ldrb	r3, [r7, #7]
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d109      	bne.n	8000dc8 <En+0x24>
	{
		delay_us(2000);
 8000db4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000db8:	f004 fb6e 	bl	8005498 <delay_us>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	2110      	movs	r1, #16
 8000dc0:	4809      	ldr	r0, [pc, #36]	; (8000de8 <En+0x44>)
 8000dc2:	f001 ff97 	bl	8002cf4 <HAL_GPIO_WritePin>
	else if(en == 0)
	{
		delay_us(2000);
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
	}
}
 8000dc6:	e00b      	b.n	8000de0 <En+0x3c>
	else if(en == 0)
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d108      	bne.n	8000de0 <En+0x3c>
		delay_us(2000);
 8000dce:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000dd2:	f004 fb61 	bl	8005498 <delay_us>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2110      	movs	r1, #16
 8000dda:	4803      	ldr	r0, [pc, #12]	; (8000de8 <En+0x44>)
 8000ddc:	f001 ff8a 	bl	8002cf4 <HAL_GPIO_WritePin>
}
 8000de0:	bf00      	nop
 8000de2:	3708      	adds	r7, #8
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	40020000 	.word	0x40020000

08000dec <HAL_TIM_OC_DelayElapsedCallback>:
    tim_count=__HAL_TIM_GET_COUNTER(&Sevor_motor_tim);
    __HAL_TIM_SET_COMPARE(&Sevor_motor_tim,Secor_motor_Channle,tim_count+g_srd.step_delay/2);  /* 设置定时器比较值 */
    HAL_TIM_OC_Start_IT(&Sevor_motor_tim,TIM_CHANNEL_1);                                 /* 使能定时器通道 */
}
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
//	uint16_t VAL = 0;
	__IO uint32_t tim_count = 0;
 8000df4:	2300      	movs	r3, #0
 8000df6:	613b      	str	r3, [r7, #16]
	__IO uint32_t tmp = 0;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	60fb      	str	r3, [r7, #12]
	uint16_t new_step_delay = 0; /* 保存新（下）一个延时周期 */
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	82fb      	strh	r3, [r7, #22]
	__IO static uint16_t last_accel_delay = 0; /* 加速过程中最后一次延时（脉冲周期） */
	__IO static uint32_t step_count = 0; /* 总移动步数计数器*/
	__IO static int32_t rest = 0; /* 记录new_step_delay中的余数，提高下一步计算的精度 */
	__IO static uint8_t i = 0; /* 定时器使用翻转模式，需要进入两次中断才输出一个完整脉冲 */
	if(htim->Instance == TIM2)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e08:	f040 8126 	bne.w	8001058 <HAL_TIM_OC_DelayElapsedCallback+0x26c>
//			pulse -- ;
//			if(pulse == 0) HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_1);
//		}
//		VAL = __HAL_TIM_GET_COMPARE(&htim2,TIM_CHANNEL_1);
//		__HAL_TIM_SetCompare(&htim2,TIM_CHANNEL_1,(VAL+Sevor_ccr)%0xFFFF); //修改比较值
		tim_count = __HAL_TIM_GET_COUNTER(&Sevor_motor_tim);
 8000e0c:	4b94      	ldr	r3, [pc, #592]	; (8001060 <HAL_TIM_OC_DelayElapsedCallback+0x274>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e12:	613b      	str	r3, [r7, #16]
		tmp = tim_count + g_srd.step_delay / 2; /* 整个C值里边是需要翻转两次的所以需要除以2 */
 8000e14:	4b93      	ldr	r3, [pc, #588]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	0fda      	lsrs	r2, r3, #31
 8000e1a:	4413      	add	r3, r2
 8000e1c:	105b      	asrs	r3, r3, #1
 8000e1e:	461a      	mov	r2, r3
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	4413      	add	r3, r2
 8000e24:	60fb      	str	r3, [r7, #12]
		__HAL_TIM_SET_COMPARE(&Sevor_motor_tim, Secor_motor_Channle, tmp);
 8000e26:	4b8e      	ldr	r3, [pc, #568]	; (8001060 <HAL_TIM_OC_DelayElapsedCallback+0x274>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	68fa      	ldr	r2, [r7, #12]
 8000e2c:	635a      	str	r2, [r3, #52]	; 0x34

		i++; /* 定时器中断次数计数值 */
 8000e2e:	4b8e      	ldr	r3, [pc, #568]	; (8001068 <HAL_TIM_OC_DelayElapsedCallback+0x27c>)
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	3301      	adds	r3, #1
 8000e36:	b2da      	uxtb	r2, r3
 8000e38:	4b8b      	ldr	r3, [pc, #556]	; (8001068 <HAL_TIM_OC_DelayElapsedCallback+0x27c>)
 8000e3a:	701a      	strb	r2, [r3, #0]
		if (i == 2) /* 2次，说明已经输出一个完整脉冲 */
 8000e3c:	4b8a      	ldr	r3, [pc, #552]	; (8001068 <HAL_TIM_OC_DelayElapsedCallback+0x27c>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	f040 8108 	bne.w	8001058 <HAL_TIM_OC_DelayElapsedCallback+0x26c>
		{
			i = 0; /* 清零定时器中断次数计数值 */
 8000e48:	4b87      	ldr	r3, [pc, #540]	; (8001068 <HAL_TIM_OC_DelayElapsedCallback+0x27c>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	701a      	strb	r2, [r3, #0]
			switch (g_srd.run_state) /* 加减速曲线阶段 */
 8000e4e:	4b85      	ldr	r3, [pc, #532]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	2b03      	cmp	r3, #3
 8000e56:	f200 80fc 	bhi.w	8001052 <HAL_TIM_OC_DelayElapsedCallback+0x266>
 8000e5a:	a201      	add	r2, pc, #4	; (adr r2, 8000e60 <HAL_TIM_OC_DelayElapsedCallback+0x74>)
 8000e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e60:	08000e71 	.word	0x08000e71
 8000e64:	08000e93 	.word	0x08000e93
 8000e68:	08000fb5 	.word	0x08000fb5
 8000e6c:	08000f59 	.word	0x08000f59
			{
			case STOP:
				step_count = 0; /* 清零步数计数器 */
 8000e70:	4b7e      	ldr	r3, [pc, #504]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	601a      	str	r2, [r3, #0]
				rest = 0; /* 清零余值 */
 8000e76:	4b7e      	ldr	r3, [pc, #504]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
				/* 关闭通道*/
				HAL_TIM_OC_Stop_IT(&Sevor_motor_tim, Secor_motor_Channle);
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4878      	ldr	r0, [pc, #480]	; (8001060 <HAL_TIM_OC_DelayElapsedCallback+0x274>)
 8000e80:	f002 fbde 	bl	8003640 <HAL_TIM_OC_Stop_IT>
				En(EN_OFF);
 8000e84:	2001      	movs	r0, #1
 8000e86:	f7ff ff8d 	bl	8000da4 <En>
				g_motion_sta = 0; /* 电机为停止状态  */
 8000e8a:	4b7a      	ldr	r3, [pc, #488]	; (8001074 <HAL_TIM_OC_DelayElapsedCallback+0x288>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	701a      	strb	r2, [r3, #0]
				break;
 8000e90:	e0df      	b.n	8001052 <HAL_TIM_OC_DelayElapsedCallback+0x266>

			case ACCEL:
				g_add_pulse_count++; /* 只用于记录相对位置转动了多少度 */
 8000e92:	4b79      	ldr	r3, [pc, #484]	; (8001078 <HAL_TIM_OC_DelayElapsedCallback+0x28c>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	3301      	adds	r3, #1
 8000e98:	4a77      	ldr	r2, [pc, #476]	; (8001078 <HAL_TIM_OC_DelayElapsedCallback+0x28c>)
 8000e9a:	6013      	str	r3, [r2, #0]
				step_count++; /* 步数加1*/
 8000e9c:	4b73      	ldr	r3, [pc, #460]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	4a72      	ldr	r2, [pc, #456]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000ea4:	6013      	str	r3, [r2, #0]
				if (g_srd.dir == CW) {
 8000ea6:	4b6f      	ldr	r3, [pc, #444]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ea8:	785b      	ldrb	r3, [r3, #1]
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d105      	bne.n	8000ebc <HAL_TIM_OC_DelayElapsedCallback+0xd0>
					g_step_position++; /* 绝对位置加1  记录绝对位置转动多少度*/
 8000eb0:	4b72      	ldr	r3, [pc, #456]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	4a71      	ldr	r2, [pc, #452]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000eb8:	6013      	str	r3, [r2, #0]
 8000eba:	e004      	b.n	8000ec6 <HAL_TIM_OC_DelayElapsedCallback+0xda>
				} else {
					g_step_position--; /* 绝对位置减1*/
 8000ebc:	4b6f      	ldr	r3, [pc, #444]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	3b01      	subs	r3, #1
 8000ec2:	4a6e      	ldr	r2, [pc, #440]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000ec4:	6013      	str	r3, [r2, #0]
				}
				g_srd.accel_count++; /* 加速计数值加1*/
 8000ec6:	4b67      	ldr	r3, [pc, #412]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ec8:	695b      	ldr	r3, [r3, #20]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	4a65      	ldr	r2, [pc, #404]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ece:	6153      	str	r3, [r2, #20]
				new_step_delay = g_srd.step_delay
 8000ed0:	4b64      	ldr	r3, [pc, #400]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ed2:	685b      	ldr	r3, [r3, #4]
						- (((2 * g_srd.step_delay) + rest)
 8000ed4:	b29a      	uxth	r2, r3
 8000ed6:	4b63      	ldr	r3, [pc, #396]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	0059      	lsls	r1, r3, #1
 8000edc:	4b64      	ldr	r3, [pc, #400]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4419      	add	r1, r3
								/ (4 * g_srd.accel_count + 1));/* 计算新(下)一步脉冲周期(时间间隔) */
 8000ee2:	4b60      	ldr	r3, [pc, #384]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ee4:	695b      	ldr	r3, [r3, #20]
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	3301      	adds	r3, #1
 8000eea:	fb91 f3f3 	sdiv	r3, r1, r3
						- (((2 * g_srd.step_delay) + rest)
 8000eee:	b29b      	uxth	r3, r3
				new_step_delay = g_srd.step_delay
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	82fb      	strh	r3, [r7, #22]
				rest = ((2 * g_srd.step_delay) + rest)
 8000ef4:	4b5b      	ldr	r3, [pc, #364]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	005a      	lsls	r2, r3, #1
 8000efa:	4b5d      	ldr	r3, [pc, #372]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4413      	add	r3, r2
						% (4 * g_srd.accel_count + 1); /* 计算余数，下次计算补上余数，减少误差 */
 8000f00:	4a58      	ldr	r2, [pc, #352]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f02:	6952      	ldr	r2, [r2, #20]
 8000f04:	0092      	lsls	r2, r2, #2
 8000f06:	3201      	adds	r2, #1
 8000f08:	fb93 f1f2 	sdiv	r1, r3, r2
 8000f0c:	fb02 f201 	mul.w	r2, r2, r1
 8000f10:	1a9b      	subs	r3, r3, r2
				rest = ((2 * g_srd.step_delay) + rest)
 8000f12:	4a57      	ldr	r2, [pc, #348]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 8000f14:	6013      	str	r3, [r2, #0]
				if (step_count >= g_srd.decel_start) /* 检查是否到了需要减速的步数 */
 8000f16:	4b53      	ldr	r3, [pc, #332]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f18:	689a      	ldr	r2, [r3, #8]
 8000f1a:	4b54      	ldr	r3, [pc, #336]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d807      	bhi.n	8000f32 <HAL_TIM_OC_DelayElapsedCallback+0x146>
				{
					g_srd.accel_count = g_srd.decel_val; /* 加速计数值为减速阶段计数值的初始值 */
 8000f22:	4b50      	ldr	r3, [pc, #320]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f24:	68db      	ldr	r3, [r3, #12]
 8000f26:	4a4f      	ldr	r2, [pc, #316]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f28:	6153      	str	r3, [r2, #20]
					g_srd.run_state = DECEL; /* 下个脉冲进入减速阶段 */
 8000f2a:	4b4e      	ldr	r3, [pc, #312]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	701a      	strb	r2, [r3, #0]
					last_accel_delay = new_step_delay; /* 保存加速过程中最后一次延时（脉冲周期）*/
					new_step_delay = g_srd.min_delay; /* 使用min_delay（对应最大速度speed）*/
					rest = 0; /* 清零余值 */
					g_srd.run_state = RUN; /* 设置为匀速运行状态 */
				}
				break;
 8000f30:	e08a      	b.n	8001048 <HAL_TIM_OC_DelayElapsedCallback+0x25c>
				} else if (new_step_delay <= g_srd.min_delay) /* 检查是否到达期望的最大速度 计数值越小速度越快，当你的速度和最大速度相等或更快就进入匀速*/
 8000f32:	8afa      	ldrh	r2, [r7, #22]
 8000f34:	4b4b      	ldr	r3, [pc, #300]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f36:	691b      	ldr	r3, [r3, #16]
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	f300 8085 	bgt.w	8001048 <HAL_TIM_OC_DelayElapsedCallback+0x25c>
					last_accel_delay = new_step_delay; /* 保存加速过程中最后一次延时（脉冲周期）*/
 8000f3e:	4a50      	ldr	r2, [pc, #320]	; (8001080 <HAL_TIM_OC_DelayElapsedCallback+0x294>)
 8000f40:	8afb      	ldrh	r3, [r7, #22]
 8000f42:	8013      	strh	r3, [r2, #0]
					new_step_delay = g_srd.min_delay; /* 使用min_delay（对应最大速度speed）*/
 8000f44:	4b47      	ldr	r3, [pc, #284]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f46:	691b      	ldr	r3, [r3, #16]
 8000f48:	82fb      	strh	r3, [r7, #22]
					rest = 0; /* 清零余值 */
 8000f4a:	4b49      	ldr	r3, [pc, #292]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
					g_srd.run_state = RUN; /* 设置为匀速运行状态 */
 8000f50:	4b44      	ldr	r3, [pc, #272]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f52:	2203      	movs	r2, #3
 8000f54:	701a      	strb	r2, [r3, #0]
				break;
 8000f56:	e077      	b.n	8001048 <HAL_TIM_OC_DelayElapsedCallback+0x25c>

			case RUN:
				g_add_pulse_count++;
 8000f58:	4b47      	ldr	r3, [pc, #284]	; (8001078 <HAL_TIM_OC_DelayElapsedCallback+0x28c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	4a46      	ldr	r2, [pc, #280]	; (8001078 <HAL_TIM_OC_DelayElapsedCallback+0x28c>)
 8000f60:	6013      	str	r3, [r2, #0]
				step_count++; /* 步数加1 */
 8000f62:	4b42      	ldr	r3, [pc, #264]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	3301      	adds	r3, #1
 8000f68:	4a40      	ldr	r2, [pc, #256]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000f6a:	6013      	str	r3, [r2, #0]
				if (g_srd.dir == CW) {
 8000f6c:	4b3d      	ldr	r3, [pc, #244]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f6e:	785b      	ldrb	r3, [r3, #1]
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d105      	bne.n	8000f82 <HAL_TIM_OC_DelayElapsedCallback+0x196>
					g_step_position++; /* 绝对位置加1 */
 8000f76:	4b41      	ldr	r3, [pc, #260]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	4a3f      	ldr	r2, [pc, #252]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000f7e:	6013      	str	r3, [r2, #0]
 8000f80:	e004      	b.n	8000f8c <HAL_TIM_OC_DelayElapsedCallback+0x1a0>
				} else {
					g_step_position--; /* 绝对位置减1*/
 8000f82:	4b3e      	ldr	r3, [pc, #248]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	3b01      	subs	r3, #1
 8000f88:	4a3c      	ldr	r2, [pc, #240]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000f8a:	6013      	str	r3, [r2, #0]
				}
				new_step_delay = g_srd.min_delay; /* 使用min_delay（对应最大速度speed）*/
 8000f8c:	4b35      	ldr	r3, [pc, #212]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f8e:	691b      	ldr	r3, [r3, #16]
 8000f90:	82fb      	strh	r3, [r7, #22]
				if (step_count >= g_srd.decel_start) /* 需要开始减速 */
 8000f92:	4b34      	ldr	r3, [pc, #208]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000f94:	689a      	ldr	r2, [r3, #8]
 8000f96:	4b35      	ldr	r3, [pc, #212]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	d856      	bhi.n	800104c <HAL_TIM_OC_DelayElapsedCallback+0x260>
				{
					g_srd.accel_count = g_srd.decel_val; /* 减速步数做为加速计数值 */
 8000f9e:	4b31      	ldr	r3, [pc, #196]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000fa0:	68db      	ldr	r3, [r3, #12]
 8000fa2:	4a30      	ldr	r2, [pc, #192]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000fa4:	6153      	str	r3, [r2, #20]
					new_step_delay = last_accel_delay; /* 加阶段最后的延时做为减速阶段的起始延时(脉冲周期) */
 8000fa6:	4b36      	ldr	r3, [pc, #216]	; (8001080 <HAL_TIM_OC_DelayElapsedCallback+0x294>)
 8000fa8:	881b      	ldrh	r3, [r3, #0]
 8000faa:	82fb      	strh	r3, [r7, #22]
					g_srd.run_state = DECEL; /* 状态改变为减速 */
 8000fac:	4b2d      	ldr	r3, [pc, #180]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000fae:	2202      	movs	r2, #2
 8000fb0:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000fb2:	e04b      	b.n	800104c <HAL_TIM_OC_DelayElapsedCallback+0x260>

			case DECEL:
				step_count++; /* 步数加1 */
 8000fb4:	4b2d      	ldr	r3, [pc, #180]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	4a2c      	ldr	r2, [pc, #176]	; (800106c <HAL_TIM_OC_DelayElapsedCallback+0x280>)
 8000fbc:	6013      	str	r3, [r2, #0]
				g_add_pulse_count++;
 8000fbe:	4b2e      	ldr	r3, [pc, #184]	; (8001078 <HAL_TIM_OC_DelayElapsedCallback+0x28c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	4a2c      	ldr	r2, [pc, #176]	; (8001078 <HAL_TIM_OC_DelayElapsedCallback+0x28c>)
 8000fc6:	6013      	str	r3, [r2, #0]
				if (g_srd.dir == CW) {
 8000fc8:	4b26      	ldr	r3, [pc, #152]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000fca:	785b      	ldrb	r3, [r3, #1]
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d105      	bne.n	8000fde <HAL_TIM_OC_DelayElapsedCallback+0x1f2>
					g_step_position++; /* 绝对位置加1 */
 8000fd2:	4b2a      	ldr	r3, [pc, #168]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	4a28      	ldr	r2, [pc, #160]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000fda:	6013      	str	r3, [r2, #0]
 8000fdc:	e004      	b.n	8000fe8 <HAL_TIM_OC_DelayElapsedCallback+0x1fc>
				} else {
					g_step_position--; /* 绝对位置减1 */
 8000fde:	4b27      	ldr	r3, [pc, #156]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	3b01      	subs	r3, #1
 8000fe4:	4a25      	ldr	r2, [pc, #148]	; (800107c <HAL_TIM_OC_DelayElapsedCallback+0x290>)
 8000fe6:	6013      	str	r3, [r2, #0]
				}
				g_srd.accel_count++;
 8000fe8:	4b1e      	ldr	r3, [pc, #120]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000fea:	695b      	ldr	r3, [r3, #20]
 8000fec:	3301      	adds	r3, #1
 8000fee:	4a1d      	ldr	r2, [pc, #116]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ff0:	6153      	str	r3, [r2, #20]
				new_step_delay = g_srd.step_delay
 8000ff2:	4b1c      	ldr	r3, [pc, #112]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ff4:	685b      	ldr	r3, [r3, #4]
						- (((2 * g_srd.step_delay) + rest)
 8000ff6:	b29a      	uxth	r2, r3
 8000ff8:	4b1a      	ldr	r3, [pc, #104]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	0059      	lsls	r1, r3, #1
 8000ffe:	4b1c      	ldr	r3, [pc, #112]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4419      	add	r1, r3
								/ (4 * g_srd.accel_count + 1)); /* 计算新(下)一步脉冲周期(时间间隔) */
 8001004:	4b17      	ldr	r3, [pc, #92]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8001006:	695b      	ldr	r3, [r3, #20]
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	3301      	adds	r3, #1
 800100c:	fb91 f3f3 	sdiv	r3, r1, r3
						- (((2 * g_srd.step_delay) + rest)
 8001010:	b29b      	uxth	r3, r3
				new_step_delay = g_srd.step_delay
 8001012:	1ad3      	subs	r3, r2, r3
 8001014:	82fb      	strh	r3, [r7, #22]
				rest = ((2 * g_srd.step_delay) + rest)
 8001016:	4b13      	ldr	r3, [pc, #76]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	005a      	lsls	r2, r3, #1
 800101c:	4b14      	ldr	r3, [pc, #80]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4413      	add	r3, r2
						% (4 * g_srd.accel_count + 1); /* 计算余数，下次计算补上余数，减少误差 */
 8001022:	4a10      	ldr	r2, [pc, #64]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8001024:	6952      	ldr	r2, [r2, #20]
 8001026:	0092      	lsls	r2, r2, #2
 8001028:	3201      	adds	r2, #1
 800102a:	fb93 f1f2 	sdiv	r1, r3, r2
 800102e:	fb02 f201 	mul.w	r2, r2, r1
 8001032:	1a9b      	subs	r3, r3, r2
				rest = ((2 * g_srd.step_delay) + rest)
 8001034:	4a0e      	ldr	r2, [pc, #56]	; (8001070 <HAL_TIM_OC_DelayElapsedCallback+0x284>)
 8001036:	6013      	str	r3, [r2, #0]

				/* 检查是否为最后一步 */
				if (g_srd.accel_count >= 0) /* 判断减速步数是否从负值加到0是的话 减速完成 */
 8001038:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 800103a:	695b      	ldr	r3, [r3, #20]
 800103c:	2b00      	cmp	r3, #0
 800103e:	db07      	blt.n	8001050 <HAL_TIM_OC_DelayElapsedCallback+0x264>
				{
					g_srd.run_state = STOP;
 8001040:	4b08      	ldr	r3, [pc, #32]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8001042:	2200      	movs	r2, #0
 8001044:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001046:	e003      	b.n	8001050 <HAL_TIM_OC_DelayElapsedCallback+0x264>
				break;
 8001048:	bf00      	nop
 800104a:	e002      	b.n	8001052 <HAL_TIM_OC_DelayElapsedCallback+0x266>
				break;
 800104c:	bf00      	nop
 800104e:	e000      	b.n	8001052 <HAL_TIM_OC_DelayElapsedCallback+0x266>
				break;
 8001050:	bf00      	nop
			}
			g_srd.step_delay = new_step_delay; /* 为下个(新的)延时(脉冲周期)赋值 */
 8001052:	8afb      	ldrh	r3, [r7, #22]
 8001054:	4a03      	ldr	r2, [pc, #12]	; (8001064 <HAL_TIM_OC_DelayElapsedCallback+0x278>)
 8001056:	6053      	str	r3, [r2, #4]
		}
	}
}
 8001058:	bf00      	nop
 800105a:	3718      	adds	r7, #24
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	200001d8 	.word	0x200001d8
 8001064:	20000000 	.word	0x20000000
 8001068:	200000b4 	.word	0x200000b4
 800106c:	200000b8 	.word	0x200000b8
 8001070:	200000bc 	.word	0x200000bc
 8001074:	200000ac 	.word	0x200000ac
 8001078:	200000b0 	.word	0x200000b0
 800107c:	200000a8 	.word	0x200000a8
 8001080:	200000c0 	.word	0x200000c0

08001084 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08c      	sub	sp, #48	; 0x30
 8001088:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108a:	f107 031c 	add.w	r3, r7, #28
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]
 8001096:	60da      	str	r2, [r3, #12]
 8001098:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800109a:	2300      	movs	r3, #0
 800109c:	61bb      	str	r3, [r7, #24]
 800109e:	4b9c      	ldr	r3, [pc, #624]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a2:	4a9b      	ldr	r2, [pc, #620]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010a4:	f043 0310 	orr.w	r3, r3, #16
 80010a8:	6313      	str	r3, [r2, #48]	; 0x30
 80010aa:	4b99      	ldr	r3, [pc, #612]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ae:	f003 0310 	and.w	r3, r3, #16
 80010b2:	61bb      	str	r3, [r7, #24]
 80010b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	617b      	str	r3, [r7, #20]
 80010ba:	4b95      	ldr	r3, [pc, #596]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010be:	4a94      	ldr	r2, [pc, #592]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010c0:	f043 0304 	orr.w	r3, r3, #4
 80010c4:	6313      	str	r3, [r2, #48]	; 0x30
 80010c6:	4b92      	ldr	r3, [pc, #584]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ca:	f003 0304 	and.w	r3, r3, #4
 80010ce:	617b      	str	r3, [r7, #20]
 80010d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	613b      	str	r3, [r7, #16]
 80010d6:	4b8e      	ldr	r3, [pc, #568]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010da:	4a8d      	ldr	r2, [pc, #564]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010e0:	6313      	str	r3, [r2, #48]	; 0x30
 80010e2:	4b8b      	ldr	r3, [pc, #556]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010ea:	613b      	str	r3, [r7, #16]
 80010ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	4b87      	ldr	r3, [pc, #540]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f6:	4a86      	ldr	r2, [pc, #536]	; (8001310 <MX_GPIO_Init+0x28c>)
 80010f8:	f043 0301 	orr.w	r3, r3, #1
 80010fc:	6313      	str	r3, [r2, #48]	; 0x30
 80010fe:	4b84      	ldr	r3, [pc, #528]	; (8001310 <MX_GPIO_Init+0x28c>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	60bb      	str	r3, [r7, #8]
 800110e:	4b80      	ldr	r3, [pc, #512]	; (8001310 <MX_GPIO_Init+0x28c>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	4a7f      	ldr	r2, [pc, #508]	; (8001310 <MX_GPIO_Init+0x28c>)
 8001114:	f043 0302 	orr.w	r3, r3, #2
 8001118:	6313      	str	r3, [r2, #48]	; 0x30
 800111a:	4b7d      	ldr	r3, [pc, #500]	; (8001310 <MX_GPIO_Init+0x28c>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	f003 0302 	and.w	r3, r3, #2
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	607b      	str	r3, [r7, #4]
 800112a:	4b79      	ldr	r3, [pc, #484]	; (8001310 <MX_GPIO_Init+0x28c>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	4a78      	ldr	r2, [pc, #480]	; (8001310 <MX_GPIO_Init+0x28c>)
 8001130:	f043 0308 	orr.w	r3, r3, #8
 8001134:	6313      	str	r3, [r2, #48]	; 0x30
 8001136:	4b76      	ldr	r3, [pc, #472]	; (8001310 <MX_GPIO_Init+0x28c>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113a:	f003 0308 	and.w	r3, r3, #8
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN1_Pin|DIR1_Pin|DIR2_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	21d0      	movs	r1, #208	; 0xd0
 8001146:	4873      	ldr	r0, [pc, #460]	; (8001314 <MX_GPIO_Init+0x290>)
 8001148:	f001 fdd4 	bl	8002cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 800114c:	2200      	movs	r2, #0
 800114e:	2110      	movs	r1, #16
 8001150:	4871      	ldr	r0, [pc, #452]	; (8001318 <MX_GPIO_Init+0x294>)
 8001152:	f001 fdcf 	bl	8002cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8001156:	2200      	movs	r2, #0
 8001158:	2101      	movs	r1, #1
 800115a:	4870      	ldr	r0, [pc, #448]	; (800131c <MX_GPIO_Init+0x298>)
 800115c:	f001 fdca 	bl	8002cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR3_GPIO_Port, DIR3_Pin, GPIO_PIN_RESET);
 8001160:	2200      	movs	r2, #0
 8001162:	2180      	movs	r1, #128	; 0x80
 8001164:	486e      	ldr	r0, [pc, #440]	; (8001320 <MX_GPIO_Init+0x29c>)
 8001166:	f001 fdc5 	bl	8002cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800116a:	2201      	movs	r2, #1
 800116c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001170:	486a      	ldr	r0, [pc, #424]	; (800131c <MX_GPIO_Init+0x298>)
 8001172:	f001 fdbf 	bl	8002cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, IN1_Pin|IN2_Pin|EN_Pin, GPIO_PIN_RESET);
 8001176:	2200      	movs	r2, #0
 8001178:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 800117c:	4869      	ldr	r0, [pc, #420]	; (8001324 <MX_GPIO_Init+0x2a0>)
 800117e:	f001 fdb9 	bl	8002cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(KEY_GPIO_Port, KEY_Pin, GPIO_PIN_SET);
 8001182:	2201      	movs	r2, #1
 8001184:	2140      	movs	r1, #64	; 0x40
 8001186:	4867      	ldr	r0, [pc, #412]	; (8001324 <MX_GPIO_Init+0x2a0>)
 8001188:	f001 fdb4 	bl	8002cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = Sensor1_Pin|Sensor2_Pin|Sensor3_Pin;
 800118c:	231c      	movs	r3, #28
 800118e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001190:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001194:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001196:	2302      	movs	r3, #2
 8001198:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800119a:	f107 031c 	add.w	r3, r7, #28
 800119e:	4619      	mov	r1, r3
 80011a0:	485f      	ldr	r0, [pc, #380]	; (8001320 <MX_GPIO_Init+0x29c>)
 80011a2:	f001 fbf3 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = EN1_Pin|DIR1_Pin|DIR2_Pin;
 80011a6:	23d0      	movs	r3, #208	; 0xd0
 80011a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011aa:	2301      	movs	r3, #1
 80011ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ae:	2300      	movs	r3, #0
 80011b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011b2:	2302      	movs	r3, #2
 80011b4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b6:	f107 031c 	add.w	r3, r7, #28
 80011ba:	4619      	mov	r1, r3
 80011bc:	4855      	ldr	r0, [pc, #340]	; (8001314 <MX_GPIO_Init+0x290>)
 80011be:	f001 fbe5 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN2_Pin;
 80011c2:	2310      	movs	r3, #16
 80011c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c6:	2301      	movs	r3, #1
 80011c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011ce:	2302      	movs	r3, #2
 80011d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(EN2_GPIO_Port, &GPIO_InitStruct);
 80011d2:	f107 031c 	add.w	r3, r7, #28
 80011d6:	4619      	mov	r1, r3
 80011d8:	484f      	ldr	r0, [pc, #316]	; (8001318 <MX_GPIO_Init+0x294>)
 80011da:	f001 fbd7 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = EN3_Pin|LED_Pin;
 80011de:	f248 0301 	movw	r3, #32769	; 0x8001
 80011e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e4:	2301      	movs	r3, #1
 80011e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011ec:	2302      	movs	r3, #2
 80011ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f0:	f107 031c 	add.w	r3, r7, #28
 80011f4:	4619      	mov	r1, r3
 80011f6:	4849      	ldr	r0, [pc, #292]	; (800131c <MX_GPIO_Init+0x298>)
 80011f8:	f001 fbc8 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIR3_Pin;
 80011fc:	2380      	movs	r3, #128	; 0x80
 80011fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001200:	2301      	movs	r3, #1
 8001202:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001204:	2300      	movs	r3, #0
 8001206:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001208:	2302      	movs	r3, #2
 800120a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(DIR3_GPIO_Port, &GPIO_InitStruct);
 800120c:	f107 031c 	add.w	r3, r7, #28
 8001210:	4619      	mov	r1, r3
 8001212:	4843      	ldr	r0, [pc, #268]	; (8001320 <MX_GPIO_Init+0x29c>)
 8001214:	f001 fbba 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin;
 8001218:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800121c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121e:	2301      	movs	r3, #1
 8001220:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001226:	2302      	movs	r3, #2
 8001228:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800122a:	f107 031c 	add.w	r3, r7, #28
 800122e:	4619      	mov	r1, r3
 8001230:	483c      	ldr	r0, [pc, #240]	; (8001324 <MX_GPIO_Init+0x2a0>)
 8001232:	f001 fbab 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN_Pin;
 8001236:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800123a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123c:	2301      	movs	r3, #1
 800123e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001244:	2303      	movs	r3, #3
 8001246:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(EN_GPIO_Port, &GPIO_InitStruct);
 8001248:	f107 031c 	add.w	r3, r7, #28
 800124c:	4619      	mov	r1, r3
 800124e:	4835      	ldr	r0, [pc, #212]	; (8001324 <MX_GPIO_Init+0x2a0>)
 8001250:	f001 fb9c 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8001254:	2340      	movs	r3, #64	; 0x40
 8001256:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001258:	2301      	movs	r3, #1
 800125a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001260:	2300      	movs	r3, #0
 8001262:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8001264:	f107 031c 	add.w	r3, r7, #28
 8001268:	4619      	mov	r1, r3
 800126a:	482e      	ldr	r0, [pc, #184]	; (8001324 <MX_GPIO_Init+0x2a0>)
 800126c:	f001 fb8e 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Sensor4_Pin;
 8001270:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001274:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001276:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800127a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800127c:	2302      	movs	r3, #2
 800127e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Sensor4_GPIO_Port, &GPIO_InitStruct);
 8001280:	f107 031c 	add.w	r3, r7, #28
 8001284:	4619      	mov	r1, r3
 8001286:	4825      	ldr	r0, [pc, #148]	; (800131c <MX_GPIO_Init+0x298>)
 8001288:	f001 fb80 	bl	800298c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800128c:	2303      	movs	r3, #3
 800128e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001290:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001294:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001296:	2302      	movs	r3, #2
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800129a:	f107 031c 	add.w	r3, r7, #28
 800129e:	4619      	mov	r1, r3
 80012a0:	481f      	ldr	r0, [pc, #124]	; (8001320 <MX_GPIO_Init+0x29c>)
 80012a2:	f001 fb73 	bl	800298c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2100      	movs	r1, #0
 80012aa:	2006      	movs	r0, #6
 80012ac:	f001 faa5 	bl	80027fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80012b0:	2006      	movs	r0, #6
 80012b2:	f001 fabe 	bl	8002832 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80012b6:	2200      	movs	r2, #0
 80012b8:	2100      	movs	r1, #0
 80012ba:	2007      	movs	r0, #7
 80012bc:	f001 fa9d 	bl	80027fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80012c0:	2007      	movs	r0, #7
 80012c2:	f001 fab6 	bl	8002832 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 2, 0);
 80012c6:	2200      	movs	r2, #0
 80012c8:	2102      	movs	r1, #2
 80012ca:	2008      	movs	r0, #8
 80012cc:	f001 fa95 	bl	80027fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80012d0:	2008      	movs	r0, #8
 80012d2:	f001 faae 	bl	8002832 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2102      	movs	r1, #2
 80012da:	2009      	movs	r0, #9
 80012dc:	f001 fa8d 	bl	80027fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80012e0:	2009      	movs	r0, #9
 80012e2:	f001 faa6 	bl	8002832 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 2, 0);
 80012e6:	2200      	movs	r2, #0
 80012e8:	2102      	movs	r1, #2
 80012ea:	200a      	movs	r0, #10
 80012ec:	f001 fa85 	bl	80027fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80012f0:	200a      	movs	r0, #10
 80012f2:	f001 fa9e 	bl	8002832 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2102      	movs	r1, #2
 80012fa:	2017      	movs	r0, #23
 80012fc:	f001 fa7d 	bl	80027fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001300:	2017      	movs	r0, #23
 8001302:	f001 fa96 	bl	8002832 <HAL_NVIC_EnableIRQ>

}
 8001306:	bf00      	nop
 8001308:	3730      	adds	r7, #48	; 0x30
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40023800 	.word	0x40023800
 8001314:	40020000 	.word	0x40020000
 8001318:	40020800 	.word	0x40020800
 800131c:	40020400 	.word	0x40020400
 8001320:	40021000 	.word	0x40021000
 8001324:	40020c00 	.word	0x40020c00

08001328 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {// 外部中断回调函数
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	80fb      	strh	r3, [r7, #6]
//	} else {
//	    Red[3] = 0;  // 未检测到满载，清除标志
//	}

    // 传送带掉落检测
    if (GPIO_Pin == GPIO_PIN_1) {  // 检测到一级光栅信号
 8001332:	88fb      	ldrh	r3, [r7, #6]
 8001334:	2b02      	cmp	r3, #2
 8001336:	d11b      	bne.n	8001370 <HAL_GPIO_EXTI_Callback+0x48>
        // 获取当前时间
        uint32_t current_time = HAL_GetTick();
 8001338:	f001 f954 	bl	80025e4 <HAL_GetTick>
 800133c:	60f8      	str	r0, [r7, #12]

        // 检查是否超过了去抖动延时时间
        if ((current_time - last_debounce_time) >= debounce_delay) {
 800133e:	4b20      	ldr	r3, [pc, #128]	; (80013c0 <HAL_GPIO_EXTI_Callback+0x98>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	68fa      	ldr	r2, [r7, #12]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	220a      	movs	r2, #10
 8001348:	4293      	cmp	r3, r2
 800134a:	d311      	bcc.n	8001370 <HAL_GPIO_EXTI_Callback+0x48>
            // 记录当前时间
            last_debounce_time = current_time;
 800134c:	4a1c      	ldr	r2, [pc, #112]	; (80013c0 <HAL_GPIO_EXTI_Callback+0x98>)
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	6013      	str	r3, [r2, #0]

            // 再次检测引脚状态
            if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_1) == GPIO_PIN_RESET) {
 8001352:	2102      	movs	r1, #2
 8001354:	481b      	ldr	r0, [pc, #108]	; (80013c4 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001356:	f001 fcb5 	bl	8002cc4 <HAL_GPIO_ReadPin>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d107      	bne.n	8001370 <HAL_GPIO_EXTI_Callback+0x48>
                // 执行相应的动作
            	dj4();
 8001360:	f004 f980 	bl	8005664 <dj4>
                stop1 = 1;
 8001364:	4b18      	ldr	r3, [pc, #96]	; (80013c8 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001366:	2201      	movs	r2, #1
 8001368:	701a      	strb	r2, [r3, #0]
                // 清除中断标志
                __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_1);
 800136a:	4b18      	ldr	r3, [pc, #96]	; (80013cc <HAL_GPIO_EXTI_Callback+0xa4>)
 800136c:	2202      	movs	r2, #2
 800136e:	615a      	str	r2, [r3, #20]
            }
        }
    }

    if (GPIO_Pin == GPIO_PIN_0) {  // 检测到二级光栅信号
 8001370:	88fb      	ldrh	r3, [r7, #6]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d11f      	bne.n	80013b6 <HAL_GPIO_EXTI_Callback+0x8e>
        // 获取当前时间
        uint32_t current_time = HAL_GetTick();
 8001376:	f001 f935 	bl	80025e4 <HAL_GetTick>
 800137a:	60b8      	str	r0, [r7, #8]

        // 检查是否超过了去抖动延时时间
        if ((current_time - last_debounce_time) >= debounce_delay) {
 800137c:	4b10      	ldr	r3, [pc, #64]	; (80013c0 <HAL_GPIO_EXTI_Callback+0x98>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	68ba      	ldr	r2, [r7, #8]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	220a      	movs	r2, #10
 8001386:	4293      	cmp	r3, r2
 8001388:	d315      	bcc.n	80013b6 <HAL_GPIO_EXTI_Callback+0x8e>
            // 记录当前时间
            last_debounce_time = current_time;
 800138a:	4a0d      	ldr	r2, [pc, #52]	; (80013c0 <HAL_GPIO_EXTI_Callback+0x98>)
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	6013      	str	r3, [r2, #0]

            // 再次检测引脚状态
            if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_0) == GPIO_PIN_RESET) {
 8001390:	2101      	movs	r1, #1
 8001392:	480c      	ldr	r0, [pc, #48]	; (80013c4 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001394:	f001 fc96 	bl	8002cc4 <HAL_GPIO_ReadPin>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d10b      	bne.n	80013b6 <HAL_GPIO_EXTI_Callback+0x8e>
                // 执行相应的动作
                stop3 = 1;
 800139e:	4b0c      	ldr	r3, [pc, #48]	; (80013d0 <HAL_GPIO_EXTI_Callback+0xa8>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	701a      	strb	r2, [r3, #0]
                stop2 = 1;
 80013a4:	4b0b      	ldr	r3, [pc, #44]	; (80013d4 <HAL_GPIO_EXTI_Callback+0xac>)
 80013a6:	2201      	movs	r2, #1
 80013a8:	701a      	strb	r2, [r3, #0]
                send_flag = 1; // 设置发送标志
 80013aa:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <HAL_GPIO_EXTI_Callback+0xb0>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	701a      	strb	r2, [r3, #0]
                // 清除中断标志
                __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
 80013b0:	4b06      	ldr	r3, [pc, #24]	; (80013cc <HAL_GPIO_EXTI_Callback+0xa4>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	615a      	str	r2, [r3, #20]
            }
        }
    }
}
 80013b6:	bf00      	nop
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	200000dc 	.word	0x200000dc
 80013c4:	40021000 	.word	0x40021000
 80013c8:	200000ce 	.word	0x200000ce
 80013cc:	40013c00 	.word	0x40013c00
 80013d0:	200000d0 	.word	0x200000d0
 80013d4:	200000cf 	.word	0x200000cf
 80013d8:	200000d8 	.word	0x200000d8

080013dc <is_valid_data>:

// 定义全局缓冲区
RingBuffer rx_buffer;

// 数据校验函数
uint8_t is_valid_data(uint8_t data) {
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	71fb      	strb	r3, [r7, #7]
    return (data == '1' || data == '6' || data == '3' || data == '4' || data == '5' || data == '8');
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	2b31      	cmp	r3, #49	; 0x31
 80013ea:	d00e      	beq.n	800140a <is_valid_data+0x2e>
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	2b36      	cmp	r3, #54	; 0x36
 80013f0:	d00b      	beq.n	800140a <is_valid_data+0x2e>
 80013f2:	79fb      	ldrb	r3, [r7, #7]
 80013f4:	2b33      	cmp	r3, #51	; 0x33
 80013f6:	d008      	beq.n	800140a <is_valid_data+0x2e>
 80013f8:	79fb      	ldrb	r3, [r7, #7]
 80013fa:	2b34      	cmp	r3, #52	; 0x34
 80013fc:	d005      	beq.n	800140a <is_valid_data+0x2e>
 80013fe:	79fb      	ldrb	r3, [r7, #7]
 8001400:	2b35      	cmp	r3, #53	; 0x35
 8001402:	d002      	beq.n	800140a <is_valid_data+0x2e>
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	2b38      	cmp	r3, #56	; 0x38
 8001408:	d101      	bne.n	800140e <is_valid_data+0x32>
 800140a:	2301      	movs	r3, #1
 800140c:	e000      	b.n	8001410 <is_valid_data+0x34>
 800140e:	2300      	movs	r3, #0
 8001410:	b2db      	uxtb	r3, r3
}
 8001412:	4618      	mov	r0, r3
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
	...

08001420 <HAL_UART_RxCpltCallback>:

// USART2接收中断回调函数
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
    if (huart == &huart2) {
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	4a18      	ldr	r2, [pc, #96]	; (800148c <HAL_UART_RxCpltCallback+0x6c>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d11a      	bne.n	8001466 <HAL_UART_RxCpltCallback+0x46>
        HAL_UART_Receive_IT(&huart2, (uint8_t*)box, 1);
 8001430:	2201      	movs	r2, #1
 8001432:	4917      	ldr	r1, [pc, #92]	; (8001490 <HAL_UART_RxCpltCallback+0x70>)
 8001434:	4815      	ldr	r0, [pc, #84]	; (800148c <HAL_UART_RxCpltCallback+0x6c>)
 8001436:	f003 f947 	bl	80046c8 <HAL_UART_Receive_IT>
        uint8_t received_data = box[0];  // 读取接收到的数据
 800143a:	4b15      	ldr	r3, [pc, #84]	; (8001490 <HAL_UART_RxCpltCallback+0x70>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	73fb      	strb	r3, [r7, #15]
        // 检查数据是否合法
        if (is_valid_data(received_data)) {
 8001440:	7bfb      	ldrb	r3, [r7, #15]
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff ffca 	bl	80013dc <is_valid_data>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d01a      	beq.n	8001484 <HAL_UART_RxCpltCallback+0x64>
            // 将合法数据存入缓冲区
            if (!RingBuffer_Write(&rx_buffer, received_data)) {
 800144e:	7bfb      	ldrb	r3, [r7, #15]
 8001450:	4619      	mov	r1, r3
 8001452:	4810      	ldr	r0, [pc, #64]	; (8001494 <HAL_UART_RxCpltCallback+0x74>)
 8001454:	f004 fb14 	bl	8005a80 <RingBuffer_Write>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d112      	bne.n	8001484 <HAL_UART_RxCpltCallback+0x64>
                // 缓冲区已满，可以添加错误处理逻辑
                printf("Buffer is full!\n");
 800145e:	480e      	ldr	r0, [pc, #56]	; (8001498 <HAL_UART_RxCpltCallback+0x78>)
 8001460:	f004 fd2c 	bl	8005ebc <puts>
        }
    } else if (huart->Instance == TJC_UART_INS) {
        write1ByteToRingBuffer(RxBuffer[0]);
        HAL_UART_Receive_IT(&TJC_UART, RxBuffer, 1);  // 重新使能串口1接收中断
    }
}
 8001464:	e00e      	b.n	8001484 <HAL_UART_RxCpltCallback+0x64>
    } else if (huart->Instance == TJC_UART_INS) {
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a0c      	ldr	r2, [pc, #48]	; (800149c <HAL_UART_RxCpltCallback+0x7c>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d109      	bne.n	8001484 <HAL_UART_RxCpltCallback+0x64>
        write1ByteToRingBuffer(RxBuffer[0]);
 8001470:	4b0b      	ldr	r3, [pc, #44]	; (80014a0 <HAL_UART_RxCpltCallback+0x80>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	4618      	mov	r0, r3
 8001476:	f004 fc35 	bl	8005ce4 <write1ByteToRingBuffer>
        HAL_UART_Receive_IT(&TJC_UART, RxBuffer, 1);  // 重新使能串口1接收中断
 800147a:	2201      	movs	r2, #1
 800147c:	4908      	ldr	r1, [pc, #32]	; (80014a0 <HAL_UART_RxCpltCallback+0x80>)
 800147e:	4809      	ldr	r0, [pc, #36]	; (80014a4 <HAL_UART_RxCpltCallback+0x84>)
 8001480:	f003 f922 	bl	80046c8 <HAL_UART_Receive_IT>
}
 8001484:	bf00      	nop
 8001486:	3710      	adds	r7, #16
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20000380 	.word	0x20000380
 8001490:	200000c4 	.word	0x200000c4
 8001494:	200000ec 	.word	0x200000ec
 8001498:	08007104 	.word	0x08007104
 800149c:	40011000 	.word	0x40011000
 80014a0:	200003c8 	.word	0x200003c8
 80014a4:	2000033c 	.word	0x2000033c

080014a8 <ProcessBufferData>:

// 处理缓冲区数据
void ProcessBufferData(void) {
 80014a8:	b590      	push	{r4, r7, lr}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
    uint8_t data;
    while (RingBuffer_Read(&rx_buffer, &data)) {  // 从缓冲区读取数据
 80014ae:	e0f3      	b.n	8001698 <ProcessBufferData+0x1f0>
        printf("Received data: %c, is_valid: %d\n", data, is_valid_data(data));  // 打印调试信息
 80014b0:	79fb      	ldrb	r3, [r7, #7]
 80014b2:	461c      	mov	r4, r3
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff ff90 	bl	80013dc <is_valid_data>
 80014bc:	4603      	mov	r3, r0
 80014be:	461a      	mov	r2, r3
 80014c0:	4621      	mov	r1, r4
 80014c2:	487c      	ldr	r0, [pc, #496]	; (80016b4 <ProcessBufferData+0x20c>)
 80014c4:	f004 fc74 	bl	8005db0 <iprintf>
        if (is_valid_data(data)) {  // 检查数据是否合法
 80014c8:	79fb      	ldrb	r3, [r7, #7]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff ff86 	bl	80013dc <is_valid_data>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	f000 80df 	beq.w	8001696 <ProcessBufferData+0x1ee>
            switch (data) {  // 根据数据执行舵机控制
 80014d8:	79fb      	ldrb	r3, [r7, #7]
 80014da:	3b31      	subs	r3, #49	; 0x31
 80014dc:	2b07      	cmp	r3, #7
 80014de:	f200 80db 	bhi.w	8001698 <ProcessBufferData+0x1f0>
 80014e2:	a201      	add	r2, pc, #4	; (adr r2, 80014e8 <ProcessBufferData+0x40>)
 80014e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014e8:	08001509 	.word	0x08001509
 80014ec:	08001699 	.word	0x08001699
 80014f0:	08001527 	.word	0x08001527
 80014f4:	0800163b 	.word	0x0800163b
 80014f8:	080015df 	.word	0x080015df
 80014fc:	08001583 	.word	0x08001583
 8001500:	08001699 	.word	0x08001699
 8001504:	08001519 	.word	0x08001519
                case '1':
                    HAL_UART_Transmit(&huart2, (uint8_t*)tr, 1, 1000);
 8001508:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800150c:	2201      	movs	r2, #1
 800150e:	496a      	ldr	r1, [pc, #424]	; (80016b8 <ProcessBufferData+0x210>)
 8001510:	486a      	ldr	r0, [pc, #424]	; (80016bc <ProcessBufferData+0x214>)
 8001512:	f003 f802 	bl	800451a <HAL_UART_Transmit>
                    break;
 8001516:	e0bf      	b.n	8001698 <ProcessBufferData+0x1f0>
                case '8':
                    rab[0] = box[0];
 8001518:	4b69      	ldr	r3, [pc, #420]	; (80016c0 <ProcessBufferData+0x218>)
 800151a:	781a      	ldrb	r2, [r3, #0]
 800151c:	4b69      	ldr	r3, [pc, #420]	; (80016c4 <ProcessBufferData+0x21c>)
 800151e:	701a      	strb	r2, [r3, #0]
                    rubbish();
 8001520:	f004 fb0e 	bl	8005b40 <rubbish>
                    break;
 8001524:	e0b8      	b.n	8001698 <ProcessBufferData+0x1f0>
                case '3':
                    on();
 8001526:	f004 fa5b 	bl	80059e0 <on>
                    delay_us(1000000);
 800152a:	4867      	ldr	r0, [pc, #412]	; (80016c8 <ProcessBufferData+0x220>)
 800152c:	f003 ffb4 	bl	8005498 <delay_us>
                    Servo_Control_down(12);
 8001530:	200c      	movs	r0, #12
 8001532:	f004 f93d 	bl	80057b0 <Servo_Control_down>
                    delay_us(20000);
 8001536:	f644 6020 	movw	r0, #20000	; 0x4e20
 800153a:	f003 ffad 	bl	8005498 <delay_us>
                    Servo_Control_up(15);
 800153e:	200f      	movs	r0, #15
 8001540:	f004 f8fe 	bl	8005740 <Servo_Control_up>
                    delay_us(1000000);
 8001544:	4860      	ldr	r0, [pc, #384]	; (80016c8 <ProcessBufferData+0x220>)
 8001546:	f003 ffa7 	bl	8005498 <delay_us>
                    Servo_Control_up(45);
 800154a:	202d      	movs	r0, #45	; 0x2d
 800154c:	f004 f8f8 	bl	8005740 <Servo_Control_up>
                    delay_us(20000);
 8001550:	f644 6020 	movw	r0, #20000	; 0x4e20
 8001554:	f003 ffa0 	bl	8005498 <delay_us>
                    Servo_Control_down(45);
 8001558:	202d      	movs	r0, #45	; 0x2d
 800155a:	f004 f929 	bl	80057b0 <Servo_Control_down>
                    delay_us(1000000);
 800155e:	485a      	ldr	r0, [pc, #360]	; (80016c8 <ProcessBufferData+0x220>)
 8001560:	f003 ff9a 	bl	8005498 <delay_us>
                    off();
 8001564:	f004 fa5a 	bl	8005a1c <off>
                    stop1 = 0;
 8001568:	4b58      	ldr	r3, [pc, #352]	; (80016cc <ProcessBufferData+0x224>)
 800156a:	2200      	movs	r2, #0
 800156c:	701a      	strb	r2, [r3, #0]
                    stop2 = 0;
 800156e:	4b58      	ldr	r3, [pc, #352]	; (80016d0 <ProcessBufferData+0x228>)
 8001570:	2200      	movs	r2, #0
 8001572:	701a      	strb	r2, [r3, #0]
                    rab[0] = box[0];
 8001574:	4b52      	ldr	r3, [pc, #328]	; (80016c0 <ProcessBufferData+0x218>)
 8001576:	781a      	ldrb	r2, [r3, #0]
 8001578:	4b52      	ldr	r3, [pc, #328]	; (80016c4 <ProcessBufferData+0x21c>)
 800157a:	701a      	strb	r2, [r3, #0]
                    rubbish();
 800157c:	f004 fae0 	bl	8005b40 <rubbish>
                    break;
 8001580:	e08a      	b.n	8001698 <ProcessBufferData+0x1f0>
                case '6':
                    on();
 8001582:	f004 fa2d 	bl	80059e0 <on>
                    delay_us(1000000);
 8001586:	4850      	ldr	r0, [pc, #320]	; (80016c8 <ProcessBufferData+0x220>)
 8001588:	f003 ff86 	bl	8005498 <delay_us>
                    Servo_Control_down(90);
 800158c:	205a      	movs	r0, #90	; 0x5a
 800158e:	f004 f90f 	bl	80057b0 <Servo_Control_down>
                    delay_us(20000);
 8001592:	f644 6020 	movw	r0, #20000	; 0x4e20
 8001596:	f003 ff7f 	bl	8005498 <delay_us>
                    Servo_Control_up(85);
 800159a:	2055      	movs	r0, #85	; 0x55
 800159c:	f004 f8d0 	bl	8005740 <Servo_Control_up>
                    delay_us(1000000);
 80015a0:	4849      	ldr	r0, [pc, #292]	; (80016c8 <ProcessBufferData+0x220>)
 80015a2:	f003 ff79 	bl	8005498 <delay_us>
                    Servo_Control_up(45);
 80015a6:	202d      	movs	r0, #45	; 0x2d
 80015a8:	f004 f8ca 	bl	8005740 <Servo_Control_up>
                    delay_us(20000);
 80015ac:	f644 6020 	movw	r0, #20000	; 0x4e20
 80015b0:	f003 ff72 	bl	8005498 <delay_us>
                    Servo_Control_down(45);
 80015b4:	202d      	movs	r0, #45	; 0x2d
 80015b6:	f004 f8fb 	bl	80057b0 <Servo_Control_down>
                    delay_us(1000000);
 80015ba:	4843      	ldr	r0, [pc, #268]	; (80016c8 <ProcessBufferData+0x220>)
 80015bc:	f003 ff6c 	bl	8005498 <delay_us>
                    off();
 80015c0:	f004 fa2c 	bl	8005a1c <off>
                    stop1 = 0;
 80015c4:	4b41      	ldr	r3, [pc, #260]	; (80016cc <ProcessBufferData+0x224>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	701a      	strb	r2, [r3, #0]
                    stop2 = 0;
 80015ca:	4b41      	ldr	r3, [pc, #260]	; (80016d0 <ProcessBufferData+0x228>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	701a      	strb	r2, [r3, #0]
                    rab[0] = box[0];
 80015d0:	4b3b      	ldr	r3, [pc, #236]	; (80016c0 <ProcessBufferData+0x218>)
 80015d2:	781a      	ldrb	r2, [r3, #0]
 80015d4:	4b3b      	ldr	r3, [pc, #236]	; (80016c4 <ProcessBufferData+0x21c>)
 80015d6:	701a      	strb	r2, [r3, #0]
                    rubbish();
 80015d8:	f004 fab2 	bl	8005b40 <rubbish>
                    break;
 80015dc:	e05c      	b.n	8001698 <ProcessBufferData+0x1f0>
                case '5':
                    on();
 80015de:	f004 f9ff 	bl	80059e0 <on>
                    delay_us(1000000);
 80015e2:	4839      	ldr	r0, [pc, #228]	; (80016c8 <ProcessBufferData+0x220>)
 80015e4:	f003 ff58 	bl	8005498 <delay_us>
                    Servo_Control_down(12);
 80015e8:	200c      	movs	r0, #12
 80015ea:	f004 f8e1 	bl	80057b0 <Servo_Control_down>
                    delay_us(20000);
 80015ee:	f644 6020 	movw	r0, #20000	; 0x4e20
 80015f2:	f003 ff51 	bl	8005498 <delay_us>
                    Servo_Control_up(75);
 80015f6:	204b      	movs	r0, #75	; 0x4b
 80015f8:	f004 f8a2 	bl	8005740 <Servo_Control_up>
                    delay_us(1000000);
 80015fc:	4832      	ldr	r0, [pc, #200]	; (80016c8 <ProcessBufferData+0x220>)
 80015fe:	f003 ff4b 	bl	8005498 <delay_us>
                    Servo_Control_up(45);
 8001602:	202d      	movs	r0, #45	; 0x2d
 8001604:	f004 f89c 	bl	8005740 <Servo_Control_up>
                    delay_us(20000);
 8001608:	f644 6020 	movw	r0, #20000	; 0x4e20
 800160c:	f003 ff44 	bl	8005498 <delay_us>
                    Servo_Control_down(45);
 8001610:	202d      	movs	r0, #45	; 0x2d
 8001612:	f004 f8cd 	bl	80057b0 <Servo_Control_down>
                    delay_us(1000000);
 8001616:	482c      	ldr	r0, [pc, #176]	; (80016c8 <ProcessBufferData+0x220>)
 8001618:	f003 ff3e 	bl	8005498 <delay_us>
                    off();
 800161c:	f004 f9fe 	bl	8005a1c <off>
                    stop1 = 0;
 8001620:	4b2a      	ldr	r3, [pc, #168]	; (80016cc <ProcessBufferData+0x224>)
 8001622:	2200      	movs	r2, #0
 8001624:	701a      	strb	r2, [r3, #0]
                    stop2 = 0;
 8001626:	4b2a      	ldr	r3, [pc, #168]	; (80016d0 <ProcessBufferData+0x228>)
 8001628:	2200      	movs	r2, #0
 800162a:	701a      	strb	r2, [r3, #0]
                    rab[0] = box[0];
 800162c:	4b24      	ldr	r3, [pc, #144]	; (80016c0 <ProcessBufferData+0x218>)
 800162e:	781a      	ldrb	r2, [r3, #0]
 8001630:	4b24      	ldr	r3, [pc, #144]	; (80016c4 <ProcessBufferData+0x21c>)
 8001632:	701a      	strb	r2, [r3, #0]
                    rubbish();
 8001634:	f004 fa84 	bl	8005b40 <rubbish>
                    break;
 8001638:	e02e      	b.n	8001698 <ProcessBufferData+0x1f0>
                case '4':
                    on();
 800163a:	f004 f9d1 	bl	80059e0 <on>
                    delay_us(1000000);
 800163e:	4822      	ldr	r0, [pc, #136]	; (80016c8 <ProcessBufferData+0x220>)
 8001640:	f003 ff2a 	bl	8005498 <delay_us>
                    Servo_Control_down(90);
 8001644:	205a      	movs	r0, #90	; 0x5a
 8001646:	f004 f8b3 	bl	80057b0 <Servo_Control_down>
                    delay_us(20000);
 800164a:	f644 6020 	movw	r0, #20000	; 0x4e20
 800164e:	f003 ff23 	bl	8005498 <delay_us>
                    Servo_Control_up(15);
 8001652:	200f      	movs	r0, #15
 8001654:	f004 f874 	bl	8005740 <Servo_Control_up>
                    delay_us(1000000);
 8001658:	481b      	ldr	r0, [pc, #108]	; (80016c8 <ProcessBufferData+0x220>)
 800165a:	f003 ff1d 	bl	8005498 <delay_us>
                    Servo_Control_up(45);
 800165e:	202d      	movs	r0, #45	; 0x2d
 8001660:	f004 f86e 	bl	8005740 <Servo_Control_up>
                    delay_us(20000);
 8001664:	f644 6020 	movw	r0, #20000	; 0x4e20
 8001668:	f003 ff16 	bl	8005498 <delay_us>
                    Servo_Control_down(45);
 800166c:	202d      	movs	r0, #45	; 0x2d
 800166e:	f004 f89f 	bl	80057b0 <Servo_Control_down>
                    delay_us(1000000);
 8001672:	4815      	ldr	r0, [pc, #84]	; (80016c8 <ProcessBufferData+0x220>)
 8001674:	f003 ff10 	bl	8005498 <delay_us>
                    off();
 8001678:	f004 f9d0 	bl	8005a1c <off>
                    stop1 = 0;
 800167c:	4b13      	ldr	r3, [pc, #76]	; (80016cc <ProcessBufferData+0x224>)
 800167e:	2200      	movs	r2, #0
 8001680:	701a      	strb	r2, [r3, #0]
                    stop2 = 0;
 8001682:	4b13      	ldr	r3, [pc, #76]	; (80016d0 <ProcessBufferData+0x228>)
 8001684:	2200      	movs	r2, #0
 8001686:	701a      	strb	r2, [r3, #0]
                    rab[0] = box[0];
 8001688:	4b0d      	ldr	r3, [pc, #52]	; (80016c0 <ProcessBufferData+0x218>)
 800168a:	781a      	ldrb	r2, [r3, #0]
 800168c:	4b0d      	ldr	r3, [pc, #52]	; (80016c4 <ProcessBufferData+0x21c>)
 800168e:	701a      	strb	r2, [r3, #0]
                    rubbish();
 8001690:	f004 fa56 	bl	8005b40 <rubbish>
                    break;
 8001694:	e000      	b.n	8001698 <ProcessBufferData+0x1f0>
                default:
                    break;
            }
        }
 8001696:	bf00      	nop
    while (RingBuffer_Read(&rx_buffer, &data)) {  // 从缓冲区读取数据
 8001698:	1dfb      	adds	r3, r7, #7
 800169a:	4619      	mov	r1, r3
 800169c:	480d      	ldr	r0, [pc, #52]	; (80016d4 <ProcessBufferData+0x22c>)
 800169e:	f004 fa1e 	bl	8005ade <RingBuffer_Read>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	f47f af03 	bne.w	80014b0 <ProcessBufferData+0x8>
    }
}
 80016aa:	bf00      	nop
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd90      	pop	{r4, r7, pc}
 80016b4:	08007114 	.word	0x08007114
 80016b8:	20000018 	.word	0x20000018
 80016bc:	20000380 	.word	0x20000380
 80016c0:	200000c4 	.word	0x200000c4
 80016c4:	200000c8 	.word	0x200000c8
 80016c8:	000f4240 	.word	0x000f4240
 80016cc:	200000ce 	.word	0x200000ce
 80016d0:	200000cf 	.word	0x200000cf
 80016d4:	200000ec 	.word	0x200000ec

080016d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016dc:	f000 ff1c 	bl	8002518 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016e0:	f000 f8d4 	bl	800188c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016e4:	f7ff fcce 	bl	8001084 <MX_GPIO_Init>
  MX_TIM3_Init();
 80016e8:	f000 fba8 	bl	8001e3c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80016ec:	f000 fda0 	bl	8002230 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80016f0:	f000 fdc8 	bl	8002284 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80016f4:	f000 fdf0 	bl	80022d8 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 80016f8:	f000 faa0 	bl	8001c3c <MX_TIM1_Init>
  MX_TIM9_Init();
 80016fc:	f000 fc02 	bl	8001f04 <MX_TIM9_Init>
  MX_TIM2_Init();
 8001700:	f000 fb44 	bl	8001d8c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
    HAL_UART_Receive_IT(&huart2, (uint8_t*)box, 1);
 8001704:	2201      	movs	r2, #1
 8001706:	494c      	ldr	r1, [pc, #304]	; (8001838 <main+0x160>)
 8001708:	484c      	ldr	r0, [pc, #304]	; (800183c <main+0x164>)
 800170a:	f002 ffdd 	bl	80046c8 <HAL_UART_Receive_IT>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800170e:	2100      	movs	r1, #0
 8001710:	484b      	ldr	r0, [pc, #300]	; (8001840 <main+0x168>)
 8001712:	f002 f8a3 	bl	800385c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001716:	210c      	movs	r1, #12
 8001718:	4849      	ldr	r0, [pc, #292]	; (8001840 <main+0x168>)
 800171a:	f002 f89f 	bl	800385c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800171e:	2100      	movs	r1, #0
 8001720:	4848      	ldr	r0, [pc, #288]	; (8001844 <main+0x16c>)
 8001722:	f002 f89b 	bl	800385c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001726:	2104      	movs	r1, #4
 8001728:	4846      	ldr	r0, [pc, #280]	; (8001844 <main+0x16c>)
 800172a:	f002 f897 	bl	800385c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800172e:	2108      	movs	r1, #8
 8001730:	4844      	ldr	r0, [pc, #272]	; (8001844 <main+0x16c>)
 8001732:	f002 f893 	bl	800385c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001736:	210c      	movs	r1, #12
 8001738:	4842      	ldr	r0, [pc, #264]	; (8001844 <main+0x16c>)
 800173a:	f002 f88f 	bl	800385c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 800173e:	2100      	movs	r1, #0
 8001740:	4841      	ldr	r0, [pc, #260]	; (8001848 <main+0x170>)
 8001742:	f002 f88b 	bl	800385c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 8001746:	2104      	movs	r1, #4
 8001748:	483f      	ldr	r0, [pc, #252]	; (8001848 <main+0x170>)
 800174a:	f002 f887 	bl	800385c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800174e:	2100      	movs	r1, #0
 8001750:	483e      	ldr	r0, [pc, #248]	; (800184c <main+0x174>)
 8001752:	f002 f883 	bl	800385c <HAL_TIM_PWM_Start>

    initRingBuffer();  // 初始化环形缓冲区
 8001756:	f004 fab3 	bl	8005cc0 <initRingBuffer>
    HAL_UART_Receive_IT(&TJC_UART, RxBuffer, 1);  // 打开串口接收中断
 800175a:	2201      	movs	r2, #1
 800175c:	493c      	ldr	r1, [pc, #240]	; (8001850 <main+0x178>)
 800175e:	483d      	ldr	r0, [pc, #244]	; (8001854 <main+0x17c>)
 8001760:	f002 ffb2 	bl	80046c8 <HAL_UART_Receive_IT>

    // 初始化缓冲区
    RingBuffer_Init(&rx_buffer);
 8001764:	483c      	ldr	r0, [pc, #240]	; (8001858 <main+0x180>)
 8001766:	f004 f979 	bl	8005a5c <RingBuffer_Init>
    // 启动USART2接收中断
    HAL_UART_Receive_IT(&huart2, (uint8_t*)box, 1);
 800176a:	2201      	movs	r2, #1
 800176c:	4932      	ldr	r1, [pc, #200]	; (8001838 <main+0x160>)
 800176e:	4833      	ldr	r0, [pc, #204]	; (800183c <main+0x164>)
 8001770:	f002 ffaa 	bl	80046c8 <HAL_UART_Receive_IT>

    Servo_Control_up(45);
 8001774:	202d      	movs	r0, #45	; 0x2d
 8001776:	f003 ffe3 	bl	8005740 <Servo_Control_up>
    delay_us(20000);
 800177a:	f644 6020 	movw	r0, #20000	; 0x4e20
 800177e:	f003 fe8b 	bl	8005498 <delay_us>
    Servo_Control_down(45);
 8001782:	202d      	movs	r0, #45	; 0x2d
 8001784:	f004 f814 	bl	80057b0 <Servo_Control_down>
    delay_us(1000000);
 8001788:	4834      	ldr	r0, [pc, #208]	; (800185c <main+0x184>)
 800178a:	f003 fe85 	bl	8005498 <delay_us>
    off();
 800178e:	f004 f945 	bl	8005a1c <off>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1) {
            // 处理USART2缓冲区数据
            ProcessBufferData();
 8001792:	f7ff fe89 	bl	80014a8 <ProcessBufferData>

            // 播放视频
            sprintf(str, "click m20,1");
 8001796:	4932      	ldr	r1, [pc, #200]	; (8001860 <main+0x188>)
 8001798:	4832      	ldr	r0, [pc, #200]	; (8001864 <main+0x18c>)
 800179a:	f004 fb97 	bl	8005ecc <siprintf>
            tjc_send_string(str);
 800179e:	4831      	ldr	r0, [pc, #196]	; (8001864 <main+0x18c>)
 80017a0:	f004 fa6e 	bl	8005c80 <tjc_send_string>

            if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_6) == GPIO_PIN_RESET) { // 按键处理
 80017a4:	2140      	movs	r1, #64	; 0x40
 80017a6:	4830      	ldr	r0, [pc, #192]	; (8001868 <main+0x190>)
 80017a8:	f001 fa8c 	bl	8002cc4 <HAL_GPIO_ReadPin>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d1ef      	bne.n	8001792 <main+0xba>

                if (send_flag) {
 80017b2:	4b2e      	ldr	r3, [pc, #184]	; (800186c <main+0x194>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d009      	beq.n	80017d0 <main+0xf8>
                    HAL_UART_Transmit(&huart2, (uint8_t*)tr, 1, 1000);
 80017bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017c0:	2201      	movs	r2, #1
 80017c2:	492b      	ldr	r1, [pc, #172]	; (8001870 <main+0x198>)
 80017c4:	481d      	ldr	r0, [pc, #116]	; (800183c <main+0x164>)
 80017c6:	f002 fea8 	bl	800451a <HAL_UART_Transmit>
                    send_flag = 0;
 80017ca:	4b28      	ldr	r3, [pc, #160]	; (800186c <main+0x194>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	701a      	strb	r2, [r3, #0]
                }

                // 传送带控制
                if (stop1 == 0) {
 80017d0:	4b28      	ldr	r3, [pc, #160]	; (8001874 <main+0x19c>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d101      	bne.n	80017dc <main+0x104>
                    dj1();
 80017d8:	f003 fec2 	bl	8005560 <dj1>
                }
                if (stop2 == 0) {
 80017dc:	4b26      	ldr	r3, [pc, #152]	; (8001878 <main+0x1a0>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d103      	bne.n	80017ec <main+0x114>
                	dj2();
 80017e4:	f003 fee4 	bl	80055b0 <dj2>
                	dj3();
 80017e8:	f003 ff14 	bl	8005614 <dj3>
                }
                if (stop3) {
 80017ec:	4b23      	ldr	r3, [pc, #140]	; (800187c <main+0x1a4>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d006      	beq.n	8001802 <main+0x12a>
                	dj5();
 80017f4:	f003 ff44 	bl	8005680 <dj5>
                	dj6();
 80017f8:	f003 ff50 	bl	800569c <dj6>
                	stop3 = 0;
 80017fc:	4b1f      	ldr	r3, [pc, #124]	; (800187c <main+0x1a4>)
 80017fe:	2200      	movs	r2, #0
 8001800:	701a      	strb	r2, [r3, #0]
                }

                full0();
 8001802:	f003 ff59 	bl	80056b8 <full0>

                if (flag == 5) {
 8001806:	4b1e      	ldr	r3, [pc, #120]	; (8001880 <main+0x1a8>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2b05      	cmp	r3, #5
 800180c:	d1c1      	bne.n	8001792 <main+0xba>
                    // 推杆压缩控制
                    Forward();
 800180e:	f003 fe5f 	bl	80054d0 <Forward>
                    delay_us(1200000);
 8001812:	481c      	ldr	r0, [pc, #112]	; (8001884 <main+0x1ac>)
 8001814:	f003 fe40 	bl	8005498 <delay_us>
                    Stop();
 8001818:	f003 fe8a 	bl	8005530 <Stop>
                    delay_us(1000000);
 800181c:	480f      	ldr	r0, [pc, #60]	; (800185c <main+0x184>)
 800181e:	f003 fe3b 	bl	8005498 <delay_us>
                    Back();
 8001822:	f003 fe6d 	bl	8005500 <Back>
                    delay_us(1100000);
 8001826:	4818      	ldr	r0, [pc, #96]	; (8001888 <main+0x1b0>)
 8001828:	f003 fe36 	bl	8005498 <delay_us>
                    Stop();
 800182c:	f003 fe80 	bl	8005530 <Stop>
                    flag = 0;
 8001830:	4b13      	ldr	r3, [pc, #76]	; (8001880 <main+0x1a8>)
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]
            ProcessBufferData();
 8001836:	e7ac      	b.n	8001792 <main+0xba>
 8001838:	200000c4 	.word	0x200000c4
 800183c:	20000380 	.word	0x20000380
 8001840:	200001d8 	.word	0x200001d8
 8001844:	20000220 	.word	0x20000220
 8001848:	20000268 	.word	0x20000268
 800184c:	200002b0 	.word	0x200002b0
 8001850:	200003c8 	.word	0x200003c8
 8001854:	2000033c 	.word	0x2000033c
 8001858:	200000ec 	.word	0x200000ec
 800185c:	000f4240 	.word	0x000f4240
 8001860:	08007138 	.word	0x08007138
 8001864:	20000174 	.word	0x20000174
 8001868:	40020c00 	.word	0x40020c00
 800186c:	200000d8 	.word	0x200000d8
 8001870:	20000018 	.word	0x20000018
 8001874:	200000ce 	.word	0x200000ce
 8001878:	200000cf 	.word	0x200000cf
 800187c:	200000d0 	.word	0x200000d0
 8001880:	200000d4 	.word	0x200000d4
 8001884:	00124f80 	.word	0x00124f80
 8001888:	0010c8e0 	.word	0x0010c8e0

0800188c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b094      	sub	sp, #80	; 0x50
 8001890:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001892:	f107 0320 	add.w	r3, r7, #32
 8001896:	2230      	movs	r2, #48	; 0x30
 8001898:	2100      	movs	r1, #0
 800189a:	4618      	mov	r0, r3
 800189c:	f004 fa80 	bl	8005da0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018a0:	f107 030c 	add.w	r3, r7, #12
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	60da      	str	r2, [r3, #12]
 80018ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b0:	2300      	movs	r3, #0
 80018b2:	60bb      	str	r3, [r7, #8]
 80018b4:	4b27      	ldr	r3, [pc, #156]	; (8001954 <SystemClock_Config+0xc8>)
 80018b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b8:	4a26      	ldr	r2, [pc, #152]	; (8001954 <SystemClock_Config+0xc8>)
 80018ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018be:	6413      	str	r3, [r2, #64]	; 0x40
 80018c0:	4b24      	ldr	r3, [pc, #144]	; (8001954 <SystemClock_Config+0xc8>)
 80018c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018c8:	60bb      	str	r3, [r7, #8]
 80018ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018cc:	2300      	movs	r3, #0
 80018ce:	607b      	str	r3, [r7, #4]
 80018d0:	4b21      	ldr	r3, [pc, #132]	; (8001958 <SystemClock_Config+0xcc>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a20      	ldr	r2, [pc, #128]	; (8001958 <SystemClock_Config+0xcc>)
 80018d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018da:	6013      	str	r3, [r2, #0]
 80018dc:	4b1e      	ldr	r3, [pc, #120]	; (8001958 <SystemClock_Config+0xcc>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018e4:	607b      	str	r3, [r7, #4]
 80018e6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018e8:	2301      	movs	r3, #1
 80018ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018f0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018f2:	2302      	movs	r3, #2
 80018f4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80018fc:	2304      	movs	r3, #4
 80018fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001900:	2348      	movs	r3, #72	; 0x48
 8001902:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001904:	2302      	movs	r3, #2
 8001906:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001908:	2304      	movs	r3, #4
 800190a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800190c:	f107 0320 	add.w	r3, r7, #32
 8001910:	4618      	mov	r0, r3
 8001912:	f001 fa21 	bl	8002d58 <HAL_RCC_OscConfig>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800191c:	f000 f81e 	bl	800195c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001920:	230f      	movs	r3, #15
 8001922:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001924:	2302      	movs	r3, #2
 8001926:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001928:	2300      	movs	r3, #0
 800192a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800192c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001930:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001932:	2300      	movs	r3, #0
 8001934:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001936:	f107 030c 	add.w	r3, r7, #12
 800193a:	2102      	movs	r1, #2
 800193c:	4618      	mov	r0, r3
 800193e:	f001 fc83 	bl	8003248 <HAL_RCC_ClockConfig>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001948:	f000 f808 	bl	800195c <Error_Handler>
  }
}
 800194c:	bf00      	nop
 800194e:	3750      	adds	r7, #80	; 0x50
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40023800 	.word	0x40023800
 8001958:	40007000 	.word	0x40007000

0800195c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001960:	b672      	cpsid	i
}
 8001962:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8001964:	e7fe      	b.n	8001964 <Error_Handler+0x8>
	...

08001968 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	607b      	str	r3, [r7, #4]
 8001972:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <HAL_MspInit+0x4c>)
 8001974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001976:	4a0f      	ldr	r2, [pc, #60]	; (80019b4 <HAL_MspInit+0x4c>)
 8001978:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800197c:	6453      	str	r3, [r2, #68]	; 0x44
 800197e:	4b0d      	ldr	r3, [pc, #52]	; (80019b4 <HAL_MspInit+0x4c>)
 8001980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001982:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001986:	607b      	str	r3, [r7, #4]
 8001988:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	603b      	str	r3, [r7, #0]
 800198e:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <HAL_MspInit+0x4c>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001992:	4a08      	ldr	r2, [pc, #32]	; (80019b4 <HAL_MspInit+0x4c>)
 8001994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001998:	6413      	str	r3, [r2, #64]	; 0x40
 800199a:	4b06      	ldr	r3, [pc, #24]	; (80019b4 <HAL_MspInit+0x4c>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a2:	603b      	str	r3, [r7, #0]
 80019a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019a6:	bf00      	nop
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	40023800 	.word	0x40023800

080019b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019bc:	e7fe      	b.n	80019bc <NMI_Handler+0x4>

080019be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019be:	b480      	push	{r7}
 80019c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019c2:	e7fe      	b.n	80019c2 <HardFault_Handler+0x4>

080019c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019c8:	e7fe      	b.n	80019c8 <MemManage_Handler+0x4>

080019ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019ca:	b480      	push	{r7}
 80019cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019ce:	e7fe      	b.n	80019ce <BusFault_Handler+0x4>

080019d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019d4:	e7fe      	b.n	80019d4 <UsageFault_Handler+0x4>

080019d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019da:	bf00      	nop
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr

080019f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019f2:	b480      	push	{r7}
 80019f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a04:	f000 fdda 	bl	80025bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a08:	bf00      	nop
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EN3_Pin);
 8001a10:	2001      	movs	r0, #1
 8001a12:	f001 f989 	bl	8002d28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(STEP3_Pin);
 8001a1e:	2002      	movs	r0, #2
 8001a20:	f001 f982 	bl	8002d28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001a24:	bf00      	nop
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Sensor1_Pin);
 8001a2c:	2004      	movs	r0, #4
 8001a2e:	f001 f97b 	bl	8002d28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}

08001a36 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Sensor2_Pin);
 8001a3a:	2008      	movs	r0, #8
 8001a3c:	f001 f974 	bl	8002d28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001a40:	bf00      	nop
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Sensor3_Pin);
 8001a48:	2010      	movs	r0, #16
 8001a4a:	f001 f96d 	bl	8002d28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001a4e:	bf00      	nop
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Sensor4_Pin);
 8001a56:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a5a:	f001 f965 	bl	8002d28 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}
	...

08001a64 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001a68:	4803      	ldr	r0, [pc, #12]	; (8001a78 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8001a6a:	f001 ffbf 	bl	80039ec <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8001a6e:	4803      	ldr	r0, [pc, #12]	; (8001a7c <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8001a70:	f001 ffbc 	bl	80039ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001a74:	bf00      	nop
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	20000220 	.word	0x20000220
 8001a7c:	20000268 	.word	0x20000268

08001a80 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001a84:	4802      	ldr	r0, [pc, #8]	; (8001a90 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001a86:	f001 ffb1 	bl	80039ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	20000220 	.word	0x20000220

08001a94 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a98:	4802      	ldr	r0, [pc, #8]	; (8001aa4 <USART1_IRQHandler+0x10>)
 8001a9a:	f002 fe45 	bl	8004728 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	2000033c 	.word	0x2000033c

08001aa8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001aac:	4802      	ldr	r0, [pc, #8]	; (8001ab8 <USART2_IRQHandler+0x10>)
 8001aae:	f002 fe3b 	bl	8004728 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000380 	.word	0x20000380

08001abc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001ac0:	4802      	ldr	r0, [pc, #8]	; (8001acc <USART3_IRQHandler+0x10>)
 8001ac2:	f002 fe31 	bl	8004728 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	200002f8 	.word	0x200002f8

08001ad0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	60f8      	str	r0, [r7, #12]
 8001ad8:	60b9      	str	r1, [r7, #8]
 8001ada:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001adc:	2300      	movs	r3, #0
 8001ade:	617b      	str	r3, [r7, #20]
 8001ae0:	e00a      	b.n	8001af8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ae2:	f3af 8000 	nop.w
 8001ae6:	4601      	mov	r1, r0
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	1c5a      	adds	r2, r3, #1
 8001aec:	60ba      	str	r2, [r7, #8]
 8001aee:	b2ca      	uxtb	r2, r1
 8001af0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	3301      	adds	r3, #1
 8001af6:	617b      	str	r3, [r7, #20]
 8001af8:	697a      	ldr	r2, [r7, #20]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	dbf0      	blt.n	8001ae2 <_read+0x12>
	}

return len;
 8001b00:	687b      	ldr	r3, [r7, #4]
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3718      	adds	r7, #24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b086      	sub	sp, #24
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	60f8      	str	r0, [r7, #12]
 8001b12:	60b9      	str	r1, [r7, #8]
 8001b14:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
 8001b1a:	e009      	b.n	8001b30 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	1c5a      	adds	r2, r3, #1
 8001b20:	60ba      	str	r2, [r7, #8]
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	617b      	str	r3, [r7, #20]
 8001b30:	697a      	ldr	r2, [r7, #20]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	dbf1      	blt.n	8001b1c <_write+0x12>
	}
	return len;
 8001b38:	687b      	ldr	r3, [r7, #4]
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <_close>:

int _close(int file)
{
 8001b42:	b480      	push	{r7}
 8001b44:	b083      	sub	sp, #12
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
	return -1;
 8001b4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr

08001b5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	b083      	sub	sp, #12
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]
 8001b62:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b6a:	605a      	str	r2, [r3, #4]
	return 0;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr

08001b7a <_isatty>:

int _isatty(int file)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b083      	sub	sp, #12
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
	return 1;
 8001b82:	2301      	movs	r3, #1
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b085      	sub	sp, #20
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]
	return 0;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3714      	adds	r7, #20
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
	...

08001bac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bb4:	4a14      	ldr	r2, [pc, #80]	; (8001c08 <_sbrk+0x5c>)
 8001bb6:	4b15      	ldr	r3, [pc, #84]	; (8001c0c <_sbrk+0x60>)
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bc0:	4b13      	ldr	r3, [pc, #76]	; (8001c10 <_sbrk+0x64>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d102      	bne.n	8001bce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bc8:	4b11      	ldr	r3, [pc, #68]	; (8001c10 <_sbrk+0x64>)
 8001bca:	4a12      	ldr	r2, [pc, #72]	; (8001c14 <_sbrk+0x68>)
 8001bcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bce:	4b10      	ldr	r3, [pc, #64]	; (8001c10 <_sbrk+0x64>)
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d207      	bcs.n	8001bec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bdc:	f004 f8b6 	bl	8005d4c <__errno>
 8001be0:	4603      	mov	r3, r0
 8001be2:	220c      	movs	r2, #12
 8001be4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001be6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bea:	e009      	b.n	8001c00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bec:	4b08      	ldr	r3, [pc, #32]	; (8001c10 <_sbrk+0x64>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bf2:	4b07      	ldr	r3, [pc, #28]	; (8001c10 <_sbrk+0x64>)
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	4a05      	ldr	r2, [pc, #20]	; (8001c10 <_sbrk+0x64>)
 8001bfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3718      	adds	r7, #24
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	20020000 	.word	0x20020000
 8001c0c:	00000400 	.word	0x00000400
 8001c10:	200000e0 	.word	0x200000e0
 8001c14:	200005d8 	.word	0x200005d8

08001c18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c1c:	4b06      	ldr	r3, [pc, #24]	; (8001c38 <SystemInit+0x20>)
 8001c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c22:	4a05      	ldr	r2, [pc, #20]	; (8001c38 <SystemInit+0x20>)
 8001c24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	e000ed00 	.word	0xe000ed00

08001c3c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim9;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b092      	sub	sp, #72	; 0x48
 8001c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c42:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	605a      	str	r2, [r3, #4]
 8001c56:	609a      	str	r2, [r3, #8]
 8001c58:	60da      	str	r2, [r3, #12]
 8001c5a:	611a      	str	r2, [r3, #16]
 8001c5c:	615a      	str	r2, [r3, #20]
 8001c5e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c60:	1d3b      	adds	r3, r7, #4
 8001c62:	2220      	movs	r2, #32
 8001c64:	2100      	movs	r1, #0
 8001c66:	4618      	mov	r0, r3
 8001c68:	f004 f89a 	bl	8005da0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c6c:	4b45      	ldr	r3, [pc, #276]	; (8001d84 <MX_TIM1_Init+0x148>)
 8001c6e:	4a46      	ldr	r2, [pc, #280]	; (8001d88 <MX_TIM1_Init+0x14c>)
 8001c70:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7200-1;
 8001c72:	4b44      	ldr	r3, [pc, #272]	; (8001d84 <MX_TIM1_Init+0x148>)
 8001c74:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001c78:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c7a:	4b42      	ldr	r3, [pc, #264]	; (8001d84 <MX_TIM1_Init+0x148>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 8001c80:	4b40      	ldr	r3, [pc, #256]	; (8001d84 <MX_TIM1_Init+0x148>)
 8001c82:	22c8      	movs	r2, #200	; 0xc8
 8001c84:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c86:	4b3f      	ldr	r3, [pc, #252]	; (8001d84 <MX_TIM1_Init+0x148>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c8c:	4b3d      	ldr	r3, [pc, #244]	; (8001d84 <MX_TIM1_Init+0x148>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c92:	4b3c      	ldr	r3, [pc, #240]	; (8001d84 <MX_TIM1_Init+0x148>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c98:	483a      	ldr	r0, [pc, #232]	; (8001d84 <MX_TIM1_Init+0x148>)
 8001c9a:	f001 fd8f 	bl	80037bc <HAL_TIM_PWM_Init>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001ca4:	f7ff fe5a 	bl	800195c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cac:	2300      	movs	r3, #0
 8001cae:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cb0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4833      	ldr	r0, [pc, #204]	; (8001d84 <MX_TIM1_Init+0x148>)
 8001cb8:	f002 fb00 	bl	80042bc <HAL_TIMEx_MasterConfigSynchronization>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001cc2:	f7ff fe4b 	bl	800195c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cc6:	2360      	movs	r3, #96	; 0x60
 8001cc8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ce2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	4619      	mov	r1, r3
 8001cea:	4826      	ldr	r0, [pc, #152]	; (8001d84 <MX_TIM1_Init+0x148>)
 8001cec:	f001 ff86 	bl	8003bfc <HAL_TIM_PWM_ConfigChannel>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001cf6:	f7ff fe31 	bl	800195c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cfe:	2204      	movs	r2, #4
 8001d00:	4619      	mov	r1, r3
 8001d02:	4820      	ldr	r0, [pc, #128]	; (8001d84 <MX_TIM1_Init+0x148>)
 8001d04:	f001 ff7a 	bl	8003bfc <HAL_TIM_PWM_ConfigChannel>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001d0e:	f7ff fe25 	bl	800195c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d16:	2208      	movs	r2, #8
 8001d18:	4619      	mov	r1, r3
 8001d1a:	481a      	ldr	r0, [pc, #104]	; (8001d84 <MX_TIM1_Init+0x148>)
 8001d1c:	f001 ff6e 	bl	8003bfc <HAL_TIM_PWM_ConfigChannel>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8001d26:	f7ff fe19 	bl	800195c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d2e:	220c      	movs	r2, #12
 8001d30:	4619      	mov	r1, r3
 8001d32:	4814      	ldr	r0, [pc, #80]	; (8001d84 <MX_TIM1_Init+0x148>)
 8001d34:	f001 ff62 	bl	8003bfc <HAL_TIM_PWM_ConfigChannel>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001d3e:	f7ff fe0d 	bl	800195c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d42:	2300      	movs	r3, #0
 8001d44:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d46:	2300      	movs	r3, #0
 8001d48:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d52:	2300      	movs	r3, #0
 8001d54:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d5a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d60:	1d3b      	adds	r3, r7, #4
 8001d62:	4619      	mov	r1, r3
 8001d64:	4807      	ldr	r0, [pc, #28]	; (8001d84 <MX_TIM1_Init+0x148>)
 8001d66:	f002 fb25 	bl	80043b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8001d70:	f7ff fdf4 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d74:	4803      	ldr	r0, [pc, #12]	; (8001d84 <MX_TIM1_Init+0x148>)
 8001d76:	f000 f98d 	bl	8002094 <HAL_TIM_MspPostInit>

}
 8001d7a:	bf00      	nop
 8001d7c:	3748      	adds	r7, #72	; 0x48
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000220 	.word	0x20000220
 8001d88:	40010000 	.word	0x40010000

08001d8c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08a      	sub	sp, #40	; 0x28
 8001d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d92:	f107 0320 	add.w	r3, r7, #32
 8001d96:	2200      	movs	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d9c:	1d3b      	adds	r3, r7, #4
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	605a      	str	r2, [r3, #4]
 8001da4:	609a      	str	r2, [r3, #8]
 8001da6:	60da      	str	r2, [r3, #12]
 8001da8:	611a      	str	r2, [r3, #16]
 8001daa:	615a      	str	r2, [r3, #20]
 8001dac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001dae:	4b22      	ldr	r3, [pc, #136]	; (8001e38 <MX_TIM2_Init+0xac>)
 8001db0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001db4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001db6:	4b20      	ldr	r3, [pc, #128]	; (8001e38 <MX_TIM2_Init+0xac>)
 8001db8:	2247      	movs	r2, #71	; 0x47
 8001dba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dbc:	4b1e      	ldr	r3, [pc, #120]	; (8001e38 <MX_TIM2_Init+0xac>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 200-1;
 8001dc2:	4b1d      	ldr	r3, [pc, #116]	; (8001e38 <MX_TIM2_Init+0xac>)
 8001dc4:	22c7      	movs	r2, #199	; 0xc7
 8001dc6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dc8:	4b1b      	ldr	r3, [pc, #108]	; (8001e38 <MX_TIM2_Init+0xac>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dce:	4b1a      	ldr	r3, [pc, #104]	; (8001e38 <MX_TIM2_Init+0xac>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001dd4:	4818      	ldr	r0, [pc, #96]	; (8001e38 <MX_TIM2_Init+0xac>)
 8001dd6:	f001 fcf1 	bl	80037bc <HAL_TIM_PWM_Init>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001de0:	f7ff fdbc 	bl	800195c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001de4:	2300      	movs	r3, #0
 8001de6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001de8:	2300      	movs	r3, #0
 8001dea:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001dec:	f107 0320 	add.w	r3, r7, #32
 8001df0:	4619      	mov	r1, r3
 8001df2:	4811      	ldr	r0, [pc, #68]	; (8001e38 <MX_TIM2_Init+0xac>)
 8001df4:	f002 fa62 	bl	80042bc <HAL_TIMEx_MasterConfigSynchronization>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001dfe:	f7ff fdad 	bl	800195c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e02:	2360      	movs	r3, #96	; 0x60
 8001e04:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e06:	2300      	movs	r3, #0
 8001e08:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e12:	1d3b      	adds	r3, r7, #4
 8001e14:	2200      	movs	r2, #0
 8001e16:	4619      	mov	r1, r3
 8001e18:	4807      	ldr	r0, [pc, #28]	; (8001e38 <MX_TIM2_Init+0xac>)
 8001e1a:	f001 feef 	bl	8003bfc <HAL_TIM_PWM_ConfigChannel>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001e24:	f7ff fd9a 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001e28:	4803      	ldr	r0, [pc, #12]	; (8001e38 <MX_TIM2_Init+0xac>)
 8001e2a:	f000 f933 	bl	8002094 <HAL_TIM_MspPostInit>

}
 8001e2e:	bf00      	nop
 8001e30:	3728      	adds	r7, #40	; 0x28
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	200002b0 	.word	0x200002b0

08001e3c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b08a      	sub	sp, #40	; 0x28
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e42:	f107 0320 	add.w	r3, r7, #32
 8001e46:	2200      	movs	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e4c:	1d3b      	adds	r3, r7, #4
 8001e4e:	2200      	movs	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
 8001e52:	605a      	str	r2, [r3, #4]
 8001e54:	609a      	str	r2, [r3, #8]
 8001e56:	60da      	str	r2, [r3, #12]
 8001e58:	611a      	str	r2, [r3, #16]
 8001e5a:	615a      	str	r2, [r3, #20]
 8001e5c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e5e:	4b27      	ldr	r3, [pc, #156]	; (8001efc <MX_TIM3_Init+0xc0>)
 8001e60:	4a27      	ldr	r2, [pc, #156]	; (8001f00 <MX_TIM3_Init+0xc4>)
 8001e62:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8001e64:	4b25      	ldr	r3, [pc, #148]	; (8001efc <MX_TIM3_Init+0xc0>)
 8001e66:	2247      	movs	r2, #71	; 0x47
 8001e68:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e6a:	4b24      	ldr	r3, [pc, #144]	; (8001efc <MX_TIM3_Init+0xc0>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200-1;
 8001e70:	4b22      	ldr	r3, [pc, #136]	; (8001efc <MX_TIM3_Init+0xc0>)
 8001e72:	22c7      	movs	r2, #199	; 0xc7
 8001e74:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e76:	4b21      	ldr	r3, [pc, #132]	; (8001efc <MX_TIM3_Init+0xc0>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e7c:	4b1f      	ldr	r3, [pc, #124]	; (8001efc <MX_TIM3_Init+0xc0>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001e82:	481e      	ldr	r0, [pc, #120]	; (8001efc <MX_TIM3_Init+0xc0>)
 8001e84:	f001 fc9a 	bl	80037bc <HAL_TIM_PWM_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001e8e:	f7ff fd65 	bl	800195c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e92:	2300      	movs	r3, #0
 8001e94:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e96:	2300      	movs	r3, #0
 8001e98:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e9a:	f107 0320 	add.w	r3, r7, #32
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4816      	ldr	r0, [pc, #88]	; (8001efc <MX_TIM3_Init+0xc0>)
 8001ea2:	f002 fa0b 	bl	80042bc <HAL_TIMEx_MasterConfigSynchronization>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8001eac:	f7ff fd56 	bl	800195c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eb0:	2360      	movs	r3, #96	; 0x60
 8001eb2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ec0:	1d3b      	adds	r3, r7, #4
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	480d      	ldr	r0, [pc, #52]	; (8001efc <MX_TIM3_Init+0xc0>)
 8001ec8:	f001 fe98 	bl	8003bfc <HAL_TIM_PWM_ConfigChannel>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001ed2:	f7ff fd43 	bl	800195c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ed6:	1d3b      	adds	r3, r7, #4
 8001ed8:	220c      	movs	r2, #12
 8001eda:	4619      	mov	r1, r3
 8001edc:	4807      	ldr	r0, [pc, #28]	; (8001efc <MX_TIM3_Init+0xc0>)
 8001ede:	f001 fe8d 	bl	8003bfc <HAL_TIM_PWM_ConfigChannel>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001ee8:	f7ff fd38 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001eec:	4803      	ldr	r0, [pc, #12]	; (8001efc <MX_TIM3_Init+0xc0>)
 8001eee:	f000 f8d1 	bl	8002094 <HAL_TIM_MspPostInit>

}
 8001ef2:	bf00      	nop
 8001ef4:	3728      	adds	r7, #40	; 0x28
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	200001d8 	.word	0x200001d8
 8001f00:	40000400 	.word	0x40000400

08001f04 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b088      	sub	sp, #32
 8001f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f0a:	1d3b      	adds	r3, r7, #4
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	605a      	str	r2, [r3, #4]
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	60da      	str	r2, [r3, #12]
 8001f16:	611a      	str	r2, [r3, #16]
 8001f18:	615a      	str	r2, [r3, #20]
 8001f1a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001f1c:	4b1f      	ldr	r3, [pc, #124]	; (8001f9c <MX_TIM9_Init+0x98>)
 8001f1e:	4a20      	ldr	r2, [pc, #128]	; (8001fa0 <MX_TIM9_Init+0x9c>)
 8001f20:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 7200-1;
 8001f22:	4b1e      	ldr	r3, [pc, #120]	; (8001f9c <MX_TIM9_Init+0x98>)
 8001f24:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001f28:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f2a:	4b1c      	ldr	r3, [pc, #112]	; (8001f9c <MX_TIM9_Init+0x98>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 200-1;
 8001f30:	4b1a      	ldr	r3, [pc, #104]	; (8001f9c <MX_TIM9_Init+0x98>)
 8001f32:	22c7      	movs	r2, #199	; 0xc7
 8001f34:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f36:	4b19      	ldr	r3, [pc, #100]	; (8001f9c <MX_TIM9_Init+0x98>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f3c:	4b17      	ldr	r3, [pc, #92]	; (8001f9c <MX_TIM9_Init+0x98>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001f42:	4816      	ldr	r0, [pc, #88]	; (8001f9c <MX_TIM9_Init+0x98>)
 8001f44:	f001 fc3a 	bl	80037bc <HAL_TIM_PWM_Init>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 8001f4e:	f7ff fd05 	bl	800195c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f52:	2360      	movs	r3, #96	; 0x60
 8001f54:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f56:	2300      	movs	r3, #0
 8001f58:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f62:	1d3b      	adds	r3, r7, #4
 8001f64:	2200      	movs	r2, #0
 8001f66:	4619      	mov	r1, r3
 8001f68:	480c      	ldr	r0, [pc, #48]	; (8001f9c <MX_TIM9_Init+0x98>)
 8001f6a:	f001 fe47 	bl	8003bfc <HAL_TIM_PWM_ConfigChannel>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 8001f74:	f7ff fcf2 	bl	800195c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f78:	1d3b      	adds	r3, r7, #4
 8001f7a:	2204      	movs	r2, #4
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4807      	ldr	r0, [pc, #28]	; (8001f9c <MX_TIM9_Init+0x98>)
 8001f80:	f001 fe3c 	bl	8003bfc <HAL_TIM_PWM_ConfigChannel>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 8001f8a:	f7ff fce7 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001f8e:	4803      	ldr	r0, [pc, #12]	; (8001f9c <MX_TIM9_Init+0x98>)
 8001f90:	f000 f880 	bl	8002094 <HAL_TIM_MspPostInit>

}
 8001f94:	bf00      	nop
 8001f96:	3720      	adds	r7, #32
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	20000268 	.word	0x20000268
 8001fa0:	40014000 	.word	0x40014000

08001fa4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a34      	ldr	r2, [pc, #208]	; (8002084 <HAL_TIM_PWM_MspInit+0xe0>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d11e      	bne.n	8001ff4 <HAL_TIM_PWM_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	617b      	str	r3, [r7, #20]
 8001fba:	4b33      	ldr	r3, [pc, #204]	; (8002088 <HAL_TIM_PWM_MspInit+0xe4>)
 8001fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fbe:	4a32      	ldr	r2, [pc, #200]	; (8002088 <HAL_TIM_PWM_MspInit+0xe4>)
 8001fc0:	f043 0301 	orr.w	r3, r3, #1
 8001fc4:	6453      	str	r3, [r2, #68]	; 0x44
 8001fc6:	4b30      	ldr	r3, [pc, #192]	; (8002088 <HAL_TIM_PWM_MspInit+0xe4>)
 8001fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	617b      	str	r3, [r7, #20]
 8001fd0:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	2100      	movs	r1, #0
 8001fd6:	2018      	movs	r0, #24
 8001fd8:	f000 fc0f 	bl	80027fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001fdc:	2018      	movs	r0, #24
 8001fde:	f000 fc28 	bl	8002832 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	2019      	movs	r0, #25
 8001fe8:	f000 fc07 	bl	80027fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001fec:	2019      	movs	r0, #25
 8001fee:	f000 fc20 	bl	8002832 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8001ff2:	e042      	b.n	800207a <HAL_TIM_PWM_MspInit+0xd6>
  else if(tim_pwmHandle->Instance==TIM2)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ffc:	d10e      	bne.n	800201c <HAL_TIM_PWM_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	613b      	str	r3, [r7, #16]
 8002002:	4b21      	ldr	r3, [pc, #132]	; (8002088 <HAL_TIM_PWM_MspInit+0xe4>)
 8002004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002006:	4a20      	ldr	r2, [pc, #128]	; (8002088 <HAL_TIM_PWM_MspInit+0xe4>)
 8002008:	f043 0301 	orr.w	r3, r3, #1
 800200c:	6413      	str	r3, [r2, #64]	; 0x40
 800200e:	4b1e      	ldr	r3, [pc, #120]	; (8002088 <HAL_TIM_PWM_MspInit+0xe4>)
 8002010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	613b      	str	r3, [r7, #16]
 8002018:	693b      	ldr	r3, [r7, #16]
}
 800201a:	e02e      	b.n	800207a <HAL_TIM_PWM_MspInit+0xd6>
  else if(tim_pwmHandle->Instance==TIM3)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a1a      	ldr	r2, [pc, #104]	; (800208c <HAL_TIM_PWM_MspInit+0xe8>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d10e      	bne.n	8002044 <HAL_TIM_PWM_MspInit+0xa0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	60fb      	str	r3, [r7, #12]
 800202a:	4b17      	ldr	r3, [pc, #92]	; (8002088 <HAL_TIM_PWM_MspInit+0xe4>)
 800202c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202e:	4a16      	ldr	r2, [pc, #88]	; (8002088 <HAL_TIM_PWM_MspInit+0xe4>)
 8002030:	f043 0302 	orr.w	r3, r3, #2
 8002034:	6413      	str	r3, [r2, #64]	; 0x40
 8002036:	4b14      	ldr	r3, [pc, #80]	; (8002088 <HAL_TIM_PWM_MspInit+0xe4>)
 8002038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	60fb      	str	r3, [r7, #12]
 8002040:	68fb      	ldr	r3, [r7, #12]
}
 8002042:	e01a      	b.n	800207a <HAL_TIM_PWM_MspInit+0xd6>
  else if(tim_pwmHandle->Instance==TIM9)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a11      	ldr	r2, [pc, #68]	; (8002090 <HAL_TIM_PWM_MspInit+0xec>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d115      	bne.n	800207a <HAL_TIM_PWM_MspInit+0xd6>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800204e:	2300      	movs	r3, #0
 8002050:	60bb      	str	r3, [r7, #8]
 8002052:	4b0d      	ldr	r3, [pc, #52]	; (8002088 <HAL_TIM_PWM_MspInit+0xe4>)
 8002054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002056:	4a0c      	ldr	r2, [pc, #48]	; (8002088 <HAL_TIM_PWM_MspInit+0xe4>)
 8002058:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800205c:	6453      	str	r3, [r2, #68]	; 0x44
 800205e:	4b0a      	ldr	r3, [pc, #40]	; (8002088 <HAL_TIM_PWM_MspInit+0xe4>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002062:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002066:	60bb      	str	r3, [r7, #8]
 8002068:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800206a:	2200      	movs	r2, #0
 800206c:	2100      	movs	r1, #0
 800206e:	2018      	movs	r0, #24
 8002070:	f000 fbc3 	bl	80027fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002074:	2018      	movs	r0, #24
 8002076:	f000 fbdc 	bl	8002832 <HAL_NVIC_EnableIRQ>
}
 800207a:	bf00      	nop
 800207c:	3718      	adds	r7, #24
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40010000 	.word	0x40010000
 8002088:	40023800 	.word	0x40023800
 800208c:	40000400 	.word	0x40000400
 8002090:	40014000 	.word	0x40014000

08002094 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b08c      	sub	sp, #48	; 0x30
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800209c:	f107 031c 	add.w	r3, r7, #28
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	605a      	str	r2, [r3, #4]
 80020a6:	609a      	str	r2, [r3, #8]
 80020a8:	60da      	str	r2, [r3, #12]
 80020aa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a57      	ldr	r2, [pc, #348]	; (8002210 <HAL_TIM_MspPostInit+0x17c>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d11f      	bne.n	80020f6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	61bb      	str	r3, [r7, #24]
 80020ba:	4b56      	ldr	r3, [pc, #344]	; (8002214 <HAL_TIM_MspPostInit+0x180>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	4a55      	ldr	r2, [pc, #340]	; (8002214 <HAL_TIM_MspPostInit+0x180>)
 80020c0:	f043 0310 	orr.w	r3, r3, #16
 80020c4:	6313      	str	r3, [r2, #48]	; 0x30
 80020c6:	4b53      	ldr	r3, [pc, #332]	; (8002214 <HAL_TIM_MspPostInit+0x180>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ca:	f003 0310 	and.w	r3, r3, #16
 80020ce:	61bb      	str	r3, [r7, #24]
 80020d0:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 80020d2:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 80020d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d8:	2302      	movs	r3, #2
 80020da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020dc:	2300      	movs	r3, #0
 80020de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e0:	2300      	movs	r3, #0
 80020e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020e4:	2301      	movs	r3, #1
 80020e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020e8:	f107 031c 	add.w	r3, r7, #28
 80020ec:	4619      	mov	r1, r3
 80020ee:	484a      	ldr	r0, [pc, #296]	; (8002218 <HAL_TIM_MspPostInit+0x184>)
 80020f0:	f000 fc4c 	bl	800298c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80020f4:	e088      	b.n	8002208 <HAL_TIM_MspPostInit+0x174>
  else if(timHandle->Instance==TIM2)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020fe:	d11e      	bne.n	800213e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002100:	2300      	movs	r3, #0
 8002102:	617b      	str	r3, [r7, #20]
 8002104:	4b43      	ldr	r3, [pc, #268]	; (8002214 <HAL_TIM_MspPostInit+0x180>)
 8002106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002108:	4a42      	ldr	r2, [pc, #264]	; (8002214 <HAL_TIM_MspPostInit+0x180>)
 800210a:	f043 0301 	orr.w	r3, r3, #1
 800210e:	6313      	str	r3, [r2, #48]	; 0x30
 8002110:	4b40      	ldr	r3, [pc, #256]	; (8002214 <HAL_TIM_MspPostInit+0x180>)
 8002112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002114:	f003 0301 	and.w	r3, r3, #1
 8002118:	617b      	str	r3, [r7, #20]
 800211a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STEP1_Pin;
 800211c:	2320      	movs	r3, #32
 800211e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002120:	2302      	movs	r3, #2
 8002122:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002124:	2300      	movs	r3, #0
 8002126:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002128:	2302      	movs	r3, #2
 800212a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800212c:	2301      	movs	r3, #1
 800212e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP1_GPIO_Port, &GPIO_InitStruct);
 8002130:	f107 031c 	add.w	r3, r7, #28
 8002134:	4619      	mov	r1, r3
 8002136:	4839      	ldr	r0, [pc, #228]	; (800221c <HAL_TIM_MspPostInit+0x188>)
 8002138:	f000 fc28 	bl	800298c <HAL_GPIO_Init>
}
 800213c:	e064      	b.n	8002208 <HAL_TIM_MspPostInit+0x174>
  else if(timHandle->Instance==TIM3)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a37      	ldr	r2, [pc, #220]	; (8002220 <HAL_TIM_MspPostInit+0x18c>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d13c      	bne.n	80021c2 <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002148:	2300      	movs	r3, #0
 800214a:	613b      	str	r3, [r7, #16]
 800214c:	4b31      	ldr	r3, [pc, #196]	; (8002214 <HAL_TIM_MspPostInit+0x180>)
 800214e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002150:	4a30      	ldr	r2, [pc, #192]	; (8002214 <HAL_TIM_MspPostInit+0x180>)
 8002152:	f043 0302 	orr.w	r3, r3, #2
 8002156:	6313      	str	r3, [r2, #48]	; 0x30
 8002158:	4b2e      	ldr	r3, [pc, #184]	; (8002214 <HAL_TIM_MspPostInit+0x180>)
 800215a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215c:	f003 0302 	and.w	r3, r3, #2
 8002160:	613b      	str	r3, [r7, #16]
 8002162:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002164:	2300      	movs	r3, #0
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	4b2a      	ldr	r3, [pc, #168]	; (8002214 <HAL_TIM_MspPostInit+0x180>)
 800216a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216c:	4a29      	ldr	r2, [pc, #164]	; (8002214 <HAL_TIM_MspPostInit+0x180>)
 800216e:	f043 0304 	orr.w	r3, r3, #4
 8002172:	6313      	str	r3, [r2, #48]	; 0x30
 8002174:	4b27      	ldr	r3, [pc, #156]	; (8002214 <HAL_TIM_MspPostInit+0x180>)
 8002176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002178:	f003 0304 	and.w	r3, r3, #4
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEP3_Pin;
 8002180:	2302      	movs	r3, #2
 8002182:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002184:	2302      	movs	r3, #2
 8002186:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002188:	2300      	movs	r3, #0
 800218a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800218c:	2302      	movs	r3, #2
 800218e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002190:	2302      	movs	r3, #2
 8002192:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP3_GPIO_Port, &GPIO_InitStruct);
 8002194:	f107 031c 	add.w	r3, r7, #28
 8002198:	4619      	mov	r1, r3
 800219a:	4822      	ldr	r0, [pc, #136]	; (8002224 <HAL_TIM_MspPostInit+0x190>)
 800219c:	f000 fbf6 	bl	800298c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = STEP2_Pin;
 80021a0:	2340      	movs	r3, #64	; 0x40
 80021a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a4:	2302      	movs	r3, #2
 80021a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021ac:	2302      	movs	r3, #2
 80021ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021b0:	2302      	movs	r3, #2
 80021b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEP2_GPIO_Port, &GPIO_InitStruct);
 80021b4:	f107 031c 	add.w	r3, r7, #28
 80021b8:	4619      	mov	r1, r3
 80021ba:	481b      	ldr	r0, [pc, #108]	; (8002228 <HAL_TIM_MspPostInit+0x194>)
 80021bc:	f000 fbe6 	bl	800298c <HAL_GPIO_Init>
}
 80021c0:	e022      	b.n	8002208 <HAL_TIM_MspPostInit+0x174>
  else if(timHandle->Instance==TIM9)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a19      	ldr	r2, [pc, #100]	; (800222c <HAL_TIM_MspPostInit+0x198>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d11d      	bne.n	8002208 <HAL_TIM_MspPostInit+0x174>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021cc:	2300      	movs	r3, #0
 80021ce:	60bb      	str	r3, [r7, #8]
 80021d0:	4b10      	ldr	r3, [pc, #64]	; (8002214 <HAL_TIM_MspPostInit+0x180>)
 80021d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d4:	4a0f      	ldr	r2, [pc, #60]	; (8002214 <HAL_TIM_MspPostInit+0x180>)
 80021d6:	f043 0310 	orr.w	r3, r3, #16
 80021da:	6313      	str	r3, [r2, #48]	; 0x30
 80021dc:	4b0d      	ldr	r3, [pc, #52]	; (8002214 <HAL_TIM_MspPostInit+0x180>)
 80021de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e0:	f003 0310 	and.w	r3, r3, #16
 80021e4:	60bb      	str	r3, [r7, #8]
 80021e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80021e8:	2360      	movs	r3, #96	; 0x60
 80021ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ec:	2302      	movs	r3, #2
 80021ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f4:	2300      	movs	r3, #0
 80021f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80021f8:	2303      	movs	r3, #3
 80021fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021fc:	f107 031c 	add.w	r3, r7, #28
 8002200:	4619      	mov	r1, r3
 8002202:	4805      	ldr	r0, [pc, #20]	; (8002218 <HAL_TIM_MspPostInit+0x184>)
 8002204:	f000 fbc2 	bl	800298c <HAL_GPIO_Init>
}
 8002208:	bf00      	nop
 800220a:	3730      	adds	r7, #48	; 0x30
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40010000 	.word	0x40010000
 8002214:	40023800 	.word	0x40023800
 8002218:	40021000 	.word	0x40021000
 800221c:	40020000 	.word	0x40020000
 8002220:	40000400 	.word	0x40000400
 8002224:	40020400 	.word	0x40020400
 8002228:	40020800 	.word	0x40020800
 800222c:	40014000 	.word	0x40014000

08002230 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002234:	4b11      	ldr	r3, [pc, #68]	; (800227c <MX_USART1_UART_Init+0x4c>)
 8002236:	4a12      	ldr	r2, [pc, #72]	; (8002280 <MX_USART1_UART_Init+0x50>)
 8002238:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800223a:	4b10      	ldr	r3, [pc, #64]	; (800227c <MX_USART1_UART_Init+0x4c>)
 800223c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002240:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002242:	4b0e      	ldr	r3, [pc, #56]	; (800227c <MX_USART1_UART_Init+0x4c>)
 8002244:	2200      	movs	r2, #0
 8002246:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002248:	4b0c      	ldr	r3, [pc, #48]	; (800227c <MX_USART1_UART_Init+0x4c>)
 800224a:	2200      	movs	r2, #0
 800224c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800224e:	4b0b      	ldr	r3, [pc, #44]	; (800227c <MX_USART1_UART_Init+0x4c>)
 8002250:	2200      	movs	r2, #0
 8002252:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002254:	4b09      	ldr	r3, [pc, #36]	; (800227c <MX_USART1_UART_Init+0x4c>)
 8002256:	220c      	movs	r2, #12
 8002258:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800225a:	4b08      	ldr	r3, [pc, #32]	; (800227c <MX_USART1_UART_Init+0x4c>)
 800225c:	2200      	movs	r2, #0
 800225e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002260:	4b06      	ldr	r3, [pc, #24]	; (800227c <MX_USART1_UART_Init+0x4c>)
 8002262:	2200      	movs	r2, #0
 8002264:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002266:	4805      	ldr	r0, [pc, #20]	; (800227c <MX_USART1_UART_Init+0x4c>)
 8002268:	f002 f90a 	bl	8004480 <HAL_UART_Init>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002272:	f7ff fb73 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	2000033c 	.word	0x2000033c
 8002280:	40011000 	.word	0x40011000

08002284 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002288:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 800228a:	4a12      	ldr	r2, [pc, #72]	; (80022d4 <MX_USART2_UART_Init+0x50>)
 800228c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800228e:	4b10      	ldr	r3, [pc, #64]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 8002290:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002294:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002296:	4b0e      	ldr	r3, [pc, #56]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 8002298:	2200      	movs	r2, #0
 800229a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800229c:	4b0c      	ldr	r3, [pc, #48]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 800229e:	2200      	movs	r2, #0
 80022a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022a2:	4b0b      	ldr	r3, [pc, #44]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022a8:	4b09      	ldr	r3, [pc, #36]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 80022aa:	220c      	movs	r2, #12
 80022ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ae:	4b08      	ldr	r3, [pc, #32]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022b4:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022ba:	4805      	ldr	r0, [pc, #20]	; (80022d0 <MX_USART2_UART_Init+0x4c>)
 80022bc:	f002 f8e0 	bl	8004480 <HAL_UART_Init>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022c6:	f7ff fb49 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	20000380 	.word	0x20000380
 80022d4:	40004400 	.word	0x40004400

080022d8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80022dc:	4b11      	ldr	r3, [pc, #68]	; (8002324 <MX_USART3_UART_Init+0x4c>)
 80022de:	4a12      	ldr	r2, [pc, #72]	; (8002328 <MX_USART3_UART_Init+0x50>)
 80022e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80022e2:	4b10      	ldr	r3, [pc, #64]	; (8002324 <MX_USART3_UART_Init+0x4c>)
 80022e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022ea:	4b0e      	ldr	r3, [pc, #56]	; (8002324 <MX_USART3_UART_Init+0x4c>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022f0:	4b0c      	ldr	r3, [pc, #48]	; (8002324 <MX_USART3_UART_Init+0x4c>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022f6:	4b0b      	ldr	r3, [pc, #44]	; (8002324 <MX_USART3_UART_Init+0x4c>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022fc:	4b09      	ldr	r3, [pc, #36]	; (8002324 <MX_USART3_UART_Init+0x4c>)
 80022fe:	220c      	movs	r2, #12
 8002300:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002302:	4b08      	ldr	r3, [pc, #32]	; (8002324 <MX_USART3_UART_Init+0x4c>)
 8002304:	2200      	movs	r2, #0
 8002306:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002308:	4b06      	ldr	r3, [pc, #24]	; (8002324 <MX_USART3_UART_Init+0x4c>)
 800230a:	2200      	movs	r2, #0
 800230c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800230e:	4805      	ldr	r0, [pc, #20]	; (8002324 <MX_USART3_UART_Init+0x4c>)
 8002310:	f002 f8b6 	bl	8004480 <HAL_UART_Init>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800231a:	f7ff fb1f 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800231e:	bf00      	nop
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	200002f8 	.word	0x200002f8
 8002328:	40004800 	.word	0x40004800

0800232c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b08e      	sub	sp, #56	; 0x38
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002334:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	605a      	str	r2, [r3, #4]
 800233e:	609a      	str	r2, [r3, #8]
 8002340:	60da      	str	r2, [r3, #12]
 8002342:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a58      	ldr	r2, [pc, #352]	; (80024ac <HAL_UART_MspInit+0x180>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d135      	bne.n	80023ba <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800234e:	2300      	movs	r3, #0
 8002350:	623b      	str	r3, [r7, #32]
 8002352:	4b57      	ldr	r3, [pc, #348]	; (80024b0 <HAL_UART_MspInit+0x184>)
 8002354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002356:	4a56      	ldr	r2, [pc, #344]	; (80024b0 <HAL_UART_MspInit+0x184>)
 8002358:	f043 0310 	orr.w	r3, r3, #16
 800235c:	6453      	str	r3, [r2, #68]	; 0x44
 800235e:	4b54      	ldr	r3, [pc, #336]	; (80024b0 <HAL_UART_MspInit+0x184>)
 8002360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002362:	f003 0310 	and.w	r3, r3, #16
 8002366:	623b      	str	r3, [r7, #32]
 8002368:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800236a:	2300      	movs	r3, #0
 800236c:	61fb      	str	r3, [r7, #28]
 800236e:	4b50      	ldr	r3, [pc, #320]	; (80024b0 <HAL_UART_MspInit+0x184>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002372:	4a4f      	ldr	r2, [pc, #316]	; (80024b0 <HAL_UART_MspInit+0x184>)
 8002374:	f043 0301 	orr.w	r3, r3, #1
 8002378:	6313      	str	r3, [r2, #48]	; 0x30
 800237a:	4b4d      	ldr	r3, [pc, #308]	; (80024b0 <HAL_UART_MspInit+0x184>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237e:	f003 0301 	and.w	r3, r3, #1
 8002382:	61fb      	str	r3, [r7, #28]
 8002384:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002386:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800238a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800238c:	2302      	movs	r3, #2
 800238e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002390:	2300      	movs	r3, #0
 8002392:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002394:	2303      	movs	r3, #3
 8002396:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002398:	2307      	movs	r3, #7
 800239a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800239c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023a0:	4619      	mov	r1, r3
 80023a2:	4844      	ldr	r0, [pc, #272]	; (80024b4 <HAL_UART_MspInit+0x188>)
 80023a4:	f000 faf2 	bl	800298c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80023a8:	2200      	movs	r2, #0
 80023aa:	2100      	movs	r1, #0
 80023ac:	2025      	movs	r0, #37	; 0x25
 80023ae:	f000 fa24 	bl	80027fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80023b2:	2025      	movs	r0, #37	; 0x25
 80023b4:	f000 fa3d 	bl	8002832 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80023b8:	e073      	b.n	80024a2 <HAL_UART_MspInit+0x176>
  else if(uartHandle->Instance==USART2)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a3e      	ldr	r2, [pc, #248]	; (80024b8 <HAL_UART_MspInit+0x18c>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d134      	bne.n	800242e <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 80023c4:	2300      	movs	r3, #0
 80023c6:	61bb      	str	r3, [r7, #24]
 80023c8:	4b39      	ldr	r3, [pc, #228]	; (80024b0 <HAL_UART_MspInit+0x184>)
 80023ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023cc:	4a38      	ldr	r2, [pc, #224]	; (80024b0 <HAL_UART_MspInit+0x184>)
 80023ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023d2:	6413      	str	r3, [r2, #64]	; 0x40
 80023d4:	4b36      	ldr	r3, [pc, #216]	; (80024b0 <HAL_UART_MspInit+0x184>)
 80023d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023dc:	61bb      	str	r3, [r7, #24]
 80023de:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023e0:	2300      	movs	r3, #0
 80023e2:	617b      	str	r3, [r7, #20]
 80023e4:	4b32      	ldr	r3, [pc, #200]	; (80024b0 <HAL_UART_MspInit+0x184>)
 80023e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e8:	4a31      	ldr	r2, [pc, #196]	; (80024b0 <HAL_UART_MspInit+0x184>)
 80023ea:	f043 0301 	orr.w	r3, r3, #1
 80023ee:	6313      	str	r3, [r2, #48]	; 0x30
 80023f0:	4b2f      	ldr	r3, [pc, #188]	; (80024b0 <HAL_UART_MspInit+0x184>)
 80023f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f4:	f003 0301 	and.w	r3, r3, #1
 80023f8:	617b      	str	r3, [r7, #20]
 80023fa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80023fc:	230c      	movs	r3, #12
 80023fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002400:	2302      	movs	r3, #2
 8002402:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002404:	2300      	movs	r3, #0
 8002406:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002408:	2303      	movs	r3, #3
 800240a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800240c:	2307      	movs	r3, #7
 800240e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002410:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002414:	4619      	mov	r1, r3
 8002416:	4827      	ldr	r0, [pc, #156]	; (80024b4 <HAL_UART_MspInit+0x188>)
 8002418:	f000 fab8 	bl	800298c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 800241c:	2200      	movs	r2, #0
 800241e:	2101      	movs	r1, #1
 8002420:	2026      	movs	r0, #38	; 0x26
 8002422:	f000 f9ea 	bl	80027fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002426:	2026      	movs	r0, #38	; 0x26
 8002428:	f000 fa03 	bl	8002832 <HAL_NVIC_EnableIRQ>
}
 800242c:	e039      	b.n	80024a2 <HAL_UART_MspInit+0x176>
  else if(uartHandle->Instance==USART3)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a22      	ldr	r2, [pc, #136]	; (80024bc <HAL_UART_MspInit+0x190>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d134      	bne.n	80024a2 <HAL_UART_MspInit+0x176>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002438:	2300      	movs	r3, #0
 800243a:	613b      	str	r3, [r7, #16]
 800243c:	4b1c      	ldr	r3, [pc, #112]	; (80024b0 <HAL_UART_MspInit+0x184>)
 800243e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002440:	4a1b      	ldr	r2, [pc, #108]	; (80024b0 <HAL_UART_MspInit+0x184>)
 8002442:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002446:	6413      	str	r3, [r2, #64]	; 0x40
 8002448:	4b19      	ldr	r3, [pc, #100]	; (80024b0 <HAL_UART_MspInit+0x184>)
 800244a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002450:	613b      	str	r3, [r7, #16]
 8002452:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002454:	2300      	movs	r3, #0
 8002456:	60fb      	str	r3, [r7, #12]
 8002458:	4b15      	ldr	r3, [pc, #84]	; (80024b0 <HAL_UART_MspInit+0x184>)
 800245a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245c:	4a14      	ldr	r2, [pc, #80]	; (80024b0 <HAL_UART_MspInit+0x184>)
 800245e:	f043 0302 	orr.w	r3, r3, #2
 8002462:	6313      	str	r3, [r2, #48]	; 0x30
 8002464:	4b12      	ldr	r3, [pc, #72]	; (80024b0 <HAL_UART_MspInit+0x184>)
 8002466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	60fb      	str	r3, [r7, #12]
 800246e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002470:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002474:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002476:	2302      	movs	r3, #2
 8002478:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247a:	2300      	movs	r3, #0
 800247c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800247e:	2303      	movs	r3, #3
 8002480:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002482:	2307      	movs	r3, #7
 8002484:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002486:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800248a:	4619      	mov	r1, r3
 800248c:	480c      	ldr	r0, [pc, #48]	; (80024c0 <HAL_UART_MspInit+0x194>)
 800248e:	f000 fa7d 	bl	800298c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002492:	2200      	movs	r2, #0
 8002494:	2100      	movs	r1, #0
 8002496:	2027      	movs	r0, #39	; 0x27
 8002498:	f000 f9af 	bl	80027fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800249c:	2027      	movs	r0, #39	; 0x27
 800249e:	f000 f9c8 	bl	8002832 <HAL_NVIC_EnableIRQ>
}
 80024a2:	bf00      	nop
 80024a4:	3738      	adds	r7, #56	; 0x38
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	40011000 	.word	0x40011000
 80024b0:	40023800 	.word	0x40023800
 80024b4:	40020000 	.word	0x40020000
 80024b8:	40004400 	.word	0x40004400
 80024bc:	40004800 	.word	0x40004800
 80024c0:	40020400 	.word	0x40020400

080024c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024fc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024c8:	480d      	ldr	r0, [pc, #52]	; (8002500 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024ca:	490e      	ldr	r1, [pc, #56]	; (8002504 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024cc:	4a0e      	ldr	r2, [pc, #56]	; (8002508 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024d0:	e002      	b.n	80024d8 <LoopCopyDataInit>

080024d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024d6:	3304      	adds	r3, #4

080024d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024dc:	d3f9      	bcc.n	80024d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024de:	4a0b      	ldr	r2, [pc, #44]	; (800250c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024e0:	4c0b      	ldr	r4, [pc, #44]	; (8002510 <LoopFillZerobss+0x26>)
  movs r3, #0
 80024e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024e4:	e001      	b.n	80024ea <LoopFillZerobss>

080024e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024e8:	3204      	adds	r2, #4

080024ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024ec:	d3fb      	bcc.n	80024e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80024ee:	f7ff fb93 	bl	8001c18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024f2:	f003 fc31 	bl	8005d58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024f6:	f7ff f8ef 	bl	80016d8 <main>
  bx  lr    
 80024fa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80024fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002500:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002504:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8002508:	08007284 	.word	0x08007284
  ldr r2, =_sbss
 800250c:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8002510:	200005d4 	.word	0x200005d4

08002514 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002514:	e7fe      	b.n	8002514 <ADC_IRQHandler>
	...

08002518 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800251c:	4b0e      	ldr	r3, [pc, #56]	; (8002558 <HAL_Init+0x40>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a0d      	ldr	r2, [pc, #52]	; (8002558 <HAL_Init+0x40>)
 8002522:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002526:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002528:	4b0b      	ldr	r3, [pc, #44]	; (8002558 <HAL_Init+0x40>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a0a      	ldr	r2, [pc, #40]	; (8002558 <HAL_Init+0x40>)
 800252e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002532:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002534:	4b08      	ldr	r3, [pc, #32]	; (8002558 <HAL_Init+0x40>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a07      	ldr	r2, [pc, #28]	; (8002558 <HAL_Init+0x40>)
 800253a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800253e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002540:	2003      	movs	r0, #3
 8002542:	f000 f94f 	bl	80027e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002546:	200f      	movs	r0, #15
 8002548:	f000 f808 	bl	800255c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800254c:	f7ff fa0c 	bl	8001968 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	40023c00 	.word	0x40023c00

0800255c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002564:	4b12      	ldr	r3, [pc, #72]	; (80025b0 <HAL_InitTick+0x54>)
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	4b12      	ldr	r3, [pc, #72]	; (80025b4 <HAL_InitTick+0x58>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	4619      	mov	r1, r3
 800256e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002572:	fbb3 f3f1 	udiv	r3, r3, r1
 8002576:	fbb2 f3f3 	udiv	r3, r2, r3
 800257a:	4618      	mov	r0, r3
 800257c:	f000 f967 	bl	800284e <HAL_SYSTICK_Config>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e00e      	b.n	80025a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2b0f      	cmp	r3, #15
 800258e:	d80a      	bhi.n	80025a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002590:	2200      	movs	r2, #0
 8002592:	6879      	ldr	r1, [r7, #4]
 8002594:	f04f 30ff 	mov.w	r0, #4294967295
 8002598:	f000 f92f 	bl	80027fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800259c:	4a06      	ldr	r2, [pc, #24]	; (80025b8 <HAL_InitTick+0x5c>)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025a2:	2300      	movs	r3, #0
 80025a4:	e000      	b.n	80025a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	2000001c 	.word	0x2000001c
 80025b4:	20000024 	.word	0x20000024
 80025b8:	20000020 	.word	0x20000020

080025bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025c0:	4b06      	ldr	r3, [pc, #24]	; (80025dc <HAL_IncTick+0x20>)
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	461a      	mov	r2, r3
 80025c6:	4b06      	ldr	r3, [pc, #24]	; (80025e0 <HAL_IncTick+0x24>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4413      	add	r3, r2
 80025cc:	4a04      	ldr	r2, [pc, #16]	; (80025e0 <HAL_IncTick+0x24>)
 80025ce:	6013      	str	r3, [r2, #0]
}
 80025d0:	bf00      	nop
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	20000024 	.word	0x20000024
 80025e0:	200003c4 	.word	0x200003c4

080025e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  return uwTick;
 80025e8:	4b03      	ldr	r3, [pc, #12]	; (80025f8 <HAL_GetTick+0x14>)
 80025ea:	681b      	ldr	r3, [r3, #0]
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	200003c4 	.word	0x200003c4

080025fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002604:	f7ff ffee 	bl	80025e4 <HAL_GetTick>
 8002608:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002614:	d005      	beq.n	8002622 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002616:	4b0a      	ldr	r3, [pc, #40]	; (8002640 <HAL_Delay+0x44>)
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	461a      	mov	r2, r3
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	4413      	add	r3, r2
 8002620:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002622:	bf00      	nop
 8002624:	f7ff ffde 	bl	80025e4 <HAL_GetTick>
 8002628:	4602      	mov	r2, r0
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	429a      	cmp	r2, r3
 8002632:	d8f7      	bhi.n	8002624 <HAL_Delay+0x28>
  {
  }
}
 8002634:	bf00      	nop
 8002636:	bf00      	nop
 8002638:	3710      	adds	r7, #16
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	20000024 	.word	0x20000024

08002644 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002644:	b480      	push	{r7}
 8002646:	b085      	sub	sp, #20
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f003 0307 	and.w	r3, r3, #7
 8002652:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002654:	4b0c      	ldr	r3, [pc, #48]	; (8002688 <__NVIC_SetPriorityGrouping+0x44>)
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800265a:	68ba      	ldr	r2, [r7, #8]
 800265c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002660:	4013      	ands	r3, r2
 8002662:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800266c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002670:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002674:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002676:	4a04      	ldr	r2, [pc, #16]	; (8002688 <__NVIC_SetPriorityGrouping+0x44>)
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	60d3      	str	r3, [r2, #12]
}
 800267c:	bf00      	nop
 800267e:	3714      	adds	r7, #20
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr
 8002688:	e000ed00 	.word	0xe000ed00

0800268c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002690:	4b04      	ldr	r3, [pc, #16]	; (80026a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	0a1b      	lsrs	r3, r3, #8
 8002696:	f003 0307 	and.w	r3, r3, #7
}
 800269a:	4618      	mov	r0, r3
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	e000ed00 	.word	0xe000ed00

080026a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	4603      	mov	r3, r0
 80026b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	db0b      	blt.n	80026d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ba:	79fb      	ldrb	r3, [r7, #7]
 80026bc:	f003 021f 	and.w	r2, r3, #31
 80026c0:	4907      	ldr	r1, [pc, #28]	; (80026e0 <__NVIC_EnableIRQ+0x38>)
 80026c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c6:	095b      	lsrs	r3, r3, #5
 80026c8:	2001      	movs	r0, #1
 80026ca:	fa00 f202 	lsl.w	r2, r0, r2
 80026ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026d2:	bf00      	nop
 80026d4:	370c      	adds	r7, #12
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	e000e100 	.word	0xe000e100

080026e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	4603      	mov	r3, r0
 80026ec:	6039      	str	r1, [r7, #0]
 80026ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	db0a      	blt.n	800270e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	b2da      	uxtb	r2, r3
 80026fc:	490c      	ldr	r1, [pc, #48]	; (8002730 <__NVIC_SetPriority+0x4c>)
 80026fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002702:	0112      	lsls	r2, r2, #4
 8002704:	b2d2      	uxtb	r2, r2
 8002706:	440b      	add	r3, r1
 8002708:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800270c:	e00a      	b.n	8002724 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	b2da      	uxtb	r2, r3
 8002712:	4908      	ldr	r1, [pc, #32]	; (8002734 <__NVIC_SetPriority+0x50>)
 8002714:	79fb      	ldrb	r3, [r7, #7]
 8002716:	f003 030f 	and.w	r3, r3, #15
 800271a:	3b04      	subs	r3, #4
 800271c:	0112      	lsls	r2, r2, #4
 800271e:	b2d2      	uxtb	r2, r2
 8002720:	440b      	add	r3, r1
 8002722:	761a      	strb	r2, [r3, #24]
}
 8002724:	bf00      	nop
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	e000e100 	.word	0xe000e100
 8002734:	e000ed00 	.word	0xe000ed00

08002738 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002738:	b480      	push	{r7}
 800273a:	b089      	sub	sp, #36	; 0x24
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f003 0307 	and.w	r3, r3, #7
 800274a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	f1c3 0307 	rsb	r3, r3, #7
 8002752:	2b04      	cmp	r3, #4
 8002754:	bf28      	it	cs
 8002756:	2304      	movcs	r3, #4
 8002758:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	3304      	adds	r3, #4
 800275e:	2b06      	cmp	r3, #6
 8002760:	d902      	bls.n	8002768 <NVIC_EncodePriority+0x30>
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	3b03      	subs	r3, #3
 8002766:	e000      	b.n	800276a <NVIC_EncodePriority+0x32>
 8002768:	2300      	movs	r3, #0
 800276a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800276c:	f04f 32ff 	mov.w	r2, #4294967295
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	fa02 f303 	lsl.w	r3, r2, r3
 8002776:	43da      	mvns	r2, r3
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	401a      	ands	r2, r3
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002780:	f04f 31ff 	mov.w	r1, #4294967295
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	fa01 f303 	lsl.w	r3, r1, r3
 800278a:	43d9      	mvns	r1, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002790:	4313      	orrs	r3, r2
         );
}
 8002792:	4618      	mov	r0, r3
 8002794:	3724      	adds	r7, #36	; 0x24
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
	...

080027a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	3b01      	subs	r3, #1
 80027ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027b0:	d301      	bcc.n	80027b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027b2:	2301      	movs	r3, #1
 80027b4:	e00f      	b.n	80027d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027b6:	4a0a      	ldr	r2, [pc, #40]	; (80027e0 <SysTick_Config+0x40>)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	3b01      	subs	r3, #1
 80027bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027be:	210f      	movs	r1, #15
 80027c0:	f04f 30ff 	mov.w	r0, #4294967295
 80027c4:	f7ff ff8e 	bl	80026e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027c8:	4b05      	ldr	r3, [pc, #20]	; (80027e0 <SysTick_Config+0x40>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ce:	4b04      	ldr	r3, [pc, #16]	; (80027e0 <SysTick_Config+0x40>)
 80027d0:	2207      	movs	r2, #7
 80027d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	e000e010 	.word	0xe000e010

080027e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	f7ff ff29 	bl	8002644 <__NVIC_SetPriorityGrouping>
}
 80027f2:	bf00      	nop
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}

080027fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027fa:	b580      	push	{r7, lr}
 80027fc:	b086      	sub	sp, #24
 80027fe:	af00      	add	r7, sp, #0
 8002800:	4603      	mov	r3, r0
 8002802:	60b9      	str	r1, [r7, #8]
 8002804:	607a      	str	r2, [r7, #4]
 8002806:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002808:	2300      	movs	r3, #0
 800280a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800280c:	f7ff ff3e 	bl	800268c <__NVIC_GetPriorityGrouping>
 8002810:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	68b9      	ldr	r1, [r7, #8]
 8002816:	6978      	ldr	r0, [r7, #20]
 8002818:	f7ff ff8e 	bl	8002738 <NVIC_EncodePriority>
 800281c:	4602      	mov	r2, r0
 800281e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002822:	4611      	mov	r1, r2
 8002824:	4618      	mov	r0, r3
 8002826:	f7ff ff5d 	bl	80026e4 <__NVIC_SetPriority>
}
 800282a:	bf00      	nop
 800282c:	3718      	adds	r7, #24
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}

08002832 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002832:	b580      	push	{r7, lr}
 8002834:	b082      	sub	sp, #8
 8002836:	af00      	add	r7, sp, #0
 8002838:	4603      	mov	r3, r0
 800283a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800283c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff ff31 	bl	80026a8 <__NVIC_EnableIRQ>
}
 8002846:	bf00      	nop
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800284e:	b580      	push	{r7, lr}
 8002850:	b082      	sub	sp, #8
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f7ff ffa2 	bl	80027a0 <SysTick_Config>
 800285c:	4603      	mov	r3, r0
}
 800285e:	4618      	mov	r0, r3
 8002860:	3708      	adds	r7, #8
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}

08002866 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002866:	b580      	push	{r7, lr}
 8002868:	b084      	sub	sp, #16
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002872:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002874:	f7ff feb6 	bl	80025e4 <HAL_GetTick>
 8002878:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2b02      	cmp	r3, #2
 8002884:	d008      	beq.n	8002898 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2280      	movs	r2, #128	; 0x80
 800288a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e052      	b.n	800293e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f022 0216 	bic.w	r2, r2, #22
 80028a6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	695a      	ldr	r2, [r3, #20]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028b6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d103      	bne.n	80028c8 <HAL_DMA_Abort+0x62>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d007      	beq.n	80028d8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f022 0208 	bic.w	r2, r2, #8
 80028d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f022 0201 	bic.w	r2, r2, #1
 80028e6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028e8:	e013      	b.n	8002912 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028ea:	f7ff fe7b 	bl	80025e4 <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b05      	cmp	r3, #5
 80028f6:	d90c      	bls.n	8002912 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2220      	movs	r2, #32
 80028fc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2203      	movs	r2, #3
 8002902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e015      	b.n	800293e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	2b00      	cmp	r3, #0
 800291e:	d1e4      	bne.n	80028ea <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002924:	223f      	movs	r2, #63	; 0x3f
 8002926:	409a      	lsls	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	3710      	adds	r7, #16
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002946:	b480      	push	{r7}
 8002948:	b083      	sub	sp, #12
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002954:	b2db      	uxtb	r3, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d004      	beq.n	8002964 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2280      	movs	r2, #128	; 0x80
 800295e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e00c      	b.n	800297e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2205      	movs	r2, #5
 8002968:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0201 	bic.w	r2, r2, #1
 800297a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
	...

0800298c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800298c:	b480      	push	{r7}
 800298e:	b089      	sub	sp, #36	; 0x24
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002996:	2300      	movs	r3, #0
 8002998:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800299a:	2300      	movs	r3, #0
 800299c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800299e:	2300      	movs	r3, #0
 80029a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029a2:	2300      	movs	r3, #0
 80029a4:	61fb      	str	r3, [r7, #28]
 80029a6:	e16b      	b.n	8002c80 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029a8:	2201      	movs	r2, #1
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	fa02 f303 	lsl.w	r3, r2, r3
 80029b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	4013      	ands	r3, r2
 80029ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029bc:	693a      	ldr	r2, [r7, #16]
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	f040 815a 	bne.w	8002c7a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f003 0303 	and.w	r3, r3, #3
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d005      	beq.n	80029de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d130      	bne.n	8002a40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	2203      	movs	r2, #3
 80029ea:	fa02 f303 	lsl.w	r3, r2, r3
 80029ee:	43db      	mvns	r3, r3
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	4013      	ands	r3, r2
 80029f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	68da      	ldr	r2, [r3, #12]
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	69ba      	ldr	r2, [r7, #24]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	69ba      	ldr	r2, [r7, #24]
 8002a0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a14:	2201      	movs	r2, #1
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1c:	43db      	mvns	r3, r3
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	4013      	ands	r3, r2
 8002a22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	091b      	lsrs	r3, r3, #4
 8002a2a:	f003 0201 	and.w	r2, r3, #1
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	fa02 f303 	lsl.w	r3, r2, r3
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f003 0303 	and.w	r3, r3, #3
 8002a48:	2b03      	cmp	r3, #3
 8002a4a:	d017      	beq.n	8002a7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	2203      	movs	r2, #3
 8002a58:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5c:	43db      	mvns	r3, r3
 8002a5e:	69ba      	ldr	r2, [r7, #24]
 8002a60:	4013      	ands	r3, r2
 8002a62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	689a      	ldr	r2, [r3, #8]
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	69ba      	ldr	r2, [r7, #24]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	69ba      	ldr	r2, [r7, #24]
 8002a7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f003 0303 	and.w	r3, r3, #3
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d123      	bne.n	8002ad0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	08da      	lsrs	r2, r3, #3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3208      	adds	r2, #8
 8002a90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	f003 0307 	and.w	r3, r3, #7
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	220f      	movs	r2, #15
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	43db      	mvns	r3, r3
 8002aa6:	69ba      	ldr	r2, [r7, #24]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	691a      	ldr	r2, [r3, #16]
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	f003 0307 	and.w	r3, r3, #7
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	08da      	lsrs	r2, r3, #3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	3208      	adds	r2, #8
 8002aca:	69b9      	ldr	r1, [r7, #24]
 8002acc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	2203      	movs	r2, #3
 8002adc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	69ba      	ldr	r2, [r7, #24]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f003 0203 	and.w	r2, r3, #3
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	fa02 f303 	lsl.w	r3, r2, r3
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	69ba      	ldr	r2, [r7, #24]
 8002b02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	f000 80b4 	beq.w	8002c7a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b12:	2300      	movs	r3, #0
 8002b14:	60fb      	str	r3, [r7, #12]
 8002b16:	4b60      	ldr	r3, [pc, #384]	; (8002c98 <HAL_GPIO_Init+0x30c>)
 8002b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b1a:	4a5f      	ldr	r2, [pc, #380]	; (8002c98 <HAL_GPIO_Init+0x30c>)
 8002b1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b20:	6453      	str	r3, [r2, #68]	; 0x44
 8002b22:	4b5d      	ldr	r3, [pc, #372]	; (8002c98 <HAL_GPIO_Init+0x30c>)
 8002b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b2a:	60fb      	str	r3, [r7, #12]
 8002b2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b2e:	4a5b      	ldr	r2, [pc, #364]	; (8002c9c <HAL_GPIO_Init+0x310>)
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	089b      	lsrs	r3, r3, #2
 8002b34:	3302      	adds	r3, #2
 8002b36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	f003 0303 	and.w	r3, r3, #3
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	220f      	movs	r2, #15
 8002b46:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4a:	43db      	mvns	r3, r3
 8002b4c:	69ba      	ldr	r2, [r7, #24]
 8002b4e:	4013      	ands	r3, r2
 8002b50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a52      	ldr	r2, [pc, #328]	; (8002ca0 <HAL_GPIO_Init+0x314>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d02b      	beq.n	8002bb2 <HAL_GPIO_Init+0x226>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4a51      	ldr	r2, [pc, #324]	; (8002ca4 <HAL_GPIO_Init+0x318>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d025      	beq.n	8002bae <HAL_GPIO_Init+0x222>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4a50      	ldr	r2, [pc, #320]	; (8002ca8 <HAL_GPIO_Init+0x31c>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d01f      	beq.n	8002baa <HAL_GPIO_Init+0x21e>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a4f      	ldr	r2, [pc, #316]	; (8002cac <HAL_GPIO_Init+0x320>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d019      	beq.n	8002ba6 <HAL_GPIO_Init+0x21a>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a4e      	ldr	r2, [pc, #312]	; (8002cb0 <HAL_GPIO_Init+0x324>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d013      	beq.n	8002ba2 <HAL_GPIO_Init+0x216>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a4d      	ldr	r2, [pc, #308]	; (8002cb4 <HAL_GPIO_Init+0x328>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d00d      	beq.n	8002b9e <HAL_GPIO_Init+0x212>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a4c      	ldr	r2, [pc, #304]	; (8002cb8 <HAL_GPIO_Init+0x32c>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d007      	beq.n	8002b9a <HAL_GPIO_Init+0x20e>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a4b      	ldr	r2, [pc, #300]	; (8002cbc <HAL_GPIO_Init+0x330>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d101      	bne.n	8002b96 <HAL_GPIO_Init+0x20a>
 8002b92:	2307      	movs	r3, #7
 8002b94:	e00e      	b.n	8002bb4 <HAL_GPIO_Init+0x228>
 8002b96:	2308      	movs	r3, #8
 8002b98:	e00c      	b.n	8002bb4 <HAL_GPIO_Init+0x228>
 8002b9a:	2306      	movs	r3, #6
 8002b9c:	e00a      	b.n	8002bb4 <HAL_GPIO_Init+0x228>
 8002b9e:	2305      	movs	r3, #5
 8002ba0:	e008      	b.n	8002bb4 <HAL_GPIO_Init+0x228>
 8002ba2:	2304      	movs	r3, #4
 8002ba4:	e006      	b.n	8002bb4 <HAL_GPIO_Init+0x228>
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e004      	b.n	8002bb4 <HAL_GPIO_Init+0x228>
 8002baa:	2302      	movs	r3, #2
 8002bac:	e002      	b.n	8002bb4 <HAL_GPIO_Init+0x228>
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e000      	b.n	8002bb4 <HAL_GPIO_Init+0x228>
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	69fa      	ldr	r2, [r7, #28]
 8002bb6:	f002 0203 	and.w	r2, r2, #3
 8002bba:	0092      	lsls	r2, r2, #2
 8002bbc:	4093      	lsls	r3, r2
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bc4:	4935      	ldr	r1, [pc, #212]	; (8002c9c <HAL_GPIO_Init+0x310>)
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	089b      	lsrs	r3, r3, #2
 8002bca:	3302      	adds	r3, #2
 8002bcc:	69ba      	ldr	r2, [r7, #24]
 8002bce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bd2:	4b3b      	ldr	r3, [pc, #236]	; (8002cc0 <HAL_GPIO_Init+0x334>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	43db      	mvns	r3, r3
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	4013      	ands	r3, r2
 8002be0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d003      	beq.n	8002bf6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002bee:	69ba      	ldr	r2, [r7, #24]
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bf6:	4a32      	ldr	r2, [pc, #200]	; (8002cc0 <HAL_GPIO_Init+0x334>)
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002bfc:	4b30      	ldr	r3, [pc, #192]	; (8002cc0 <HAL_GPIO_Init+0x334>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	43db      	mvns	r3, r3
 8002c06:	69ba      	ldr	r2, [r7, #24]
 8002c08:	4013      	ands	r3, r2
 8002c0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d003      	beq.n	8002c20 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c20:	4a27      	ldr	r2, [pc, #156]	; (8002cc0 <HAL_GPIO_Init+0x334>)
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c26:	4b26      	ldr	r3, [pc, #152]	; (8002cc0 <HAL_GPIO_Init+0x334>)
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	43db      	mvns	r3, r3
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	4013      	ands	r3, r2
 8002c34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d003      	beq.n	8002c4a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002c42:	69ba      	ldr	r2, [r7, #24]
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c4a:	4a1d      	ldr	r2, [pc, #116]	; (8002cc0 <HAL_GPIO_Init+0x334>)
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c50:	4b1b      	ldr	r3, [pc, #108]	; (8002cc0 <HAL_GPIO_Init+0x334>)
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	43db      	mvns	r3, r3
 8002c5a:	69ba      	ldr	r2, [r7, #24]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d003      	beq.n	8002c74 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c74:	4a12      	ldr	r2, [pc, #72]	; (8002cc0 <HAL_GPIO_Init+0x334>)
 8002c76:	69bb      	ldr	r3, [r7, #24]
 8002c78:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	61fb      	str	r3, [r7, #28]
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	2b0f      	cmp	r3, #15
 8002c84:	f67f ae90 	bls.w	80029a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c88:	bf00      	nop
 8002c8a:	bf00      	nop
 8002c8c:	3724      	adds	r7, #36	; 0x24
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	40023800 	.word	0x40023800
 8002c9c:	40013800 	.word	0x40013800
 8002ca0:	40020000 	.word	0x40020000
 8002ca4:	40020400 	.word	0x40020400
 8002ca8:	40020800 	.word	0x40020800
 8002cac:	40020c00 	.word	0x40020c00
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	40021400 	.word	0x40021400
 8002cb8:	40021800 	.word	0x40021800
 8002cbc:	40021c00 	.word	0x40021c00
 8002cc0:	40013c00 	.word	0x40013c00

08002cc4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b085      	sub	sp, #20
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	460b      	mov	r3, r1
 8002cce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	691a      	ldr	r2, [r3, #16]
 8002cd4:	887b      	ldrh	r3, [r7, #2]
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d002      	beq.n	8002ce2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	73fb      	strb	r3, [r7, #15]
 8002ce0:	e001      	b.n	8002ce6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3714      	adds	r7, #20
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	807b      	strh	r3, [r7, #2]
 8002d00:	4613      	mov	r3, r2
 8002d02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d04:	787b      	ldrb	r3, [r7, #1]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d003      	beq.n	8002d12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d0a:	887a      	ldrh	r2, [r7, #2]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d10:	e003      	b.n	8002d1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d12:	887b      	ldrh	r3, [r7, #2]
 8002d14:	041a      	lsls	r2, r3, #16
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	619a      	str	r2, [r3, #24]
}
 8002d1a:	bf00      	nop
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
	...

08002d28 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	4603      	mov	r3, r0
 8002d30:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d32:	4b08      	ldr	r3, [pc, #32]	; (8002d54 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d34:	695a      	ldr	r2, [r3, #20]
 8002d36:	88fb      	ldrh	r3, [r7, #6]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d006      	beq.n	8002d4c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d3e:	4a05      	ldr	r2, [pc, #20]	; (8002d54 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d40:	88fb      	ldrh	r3, [r7, #6]
 8002d42:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d44:	88fb      	ldrh	r3, [r7, #6]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fe faee 	bl	8001328 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d4c:	bf00      	nop
 8002d4e:	3708      	adds	r7, #8
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	40013c00 	.word	0x40013c00

08002d58 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b086      	sub	sp, #24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e264      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d075      	beq.n	8002e62 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d76:	4ba3      	ldr	r3, [pc, #652]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f003 030c 	and.w	r3, r3, #12
 8002d7e:	2b04      	cmp	r3, #4
 8002d80:	d00c      	beq.n	8002d9c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d82:	4ba0      	ldr	r3, [pc, #640]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d8a:	2b08      	cmp	r3, #8
 8002d8c:	d112      	bne.n	8002db4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d8e:	4b9d      	ldr	r3, [pc, #628]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d9a:	d10b      	bne.n	8002db4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d9c:	4b99      	ldr	r3, [pc, #612]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d05b      	beq.n	8002e60 <HAL_RCC_OscConfig+0x108>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d157      	bne.n	8002e60 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e23f      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dbc:	d106      	bne.n	8002dcc <HAL_RCC_OscConfig+0x74>
 8002dbe:	4b91      	ldr	r3, [pc, #580]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a90      	ldr	r2, [pc, #576]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002dc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dc8:	6013      	str	r3, [r2, #0]
 8002dca:	e01d      	b.n	8002e08 <HAL_RCC_OscConfig+0xb0>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002dd4:	d10c      	bne.n	8002df0 <HAL_RCC_OscConfig+0x98>
 8002dd6:	4b8b      	ldr	r3, [pc, #556]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a8a      	ldr	r2, [pc, #552]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002ddc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002de0:	6013      	str	r3, [r2, #0]
 8002de2:	4b88      	ldr	r3, [pc, #544]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a87      	ldr	r2, [pc, #540]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002de8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dec:	6013      	str	r3, [r2, #0]
 8002dee:	e00b      	b.n	8002e08 <HAL_RCC_OscConfig+0xb0>
 8002df0:	4b84      	ldr	r3, [pc, #528]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a83      	ldr	r2, [pc, #524]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002df6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dfa:	6013      	str	r3, [r2, #0]
 8002dfc:	4b81      	ldr	r3, [pc, #516]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a80      	ldr	r2, [pc, #512]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002e02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d013      	beq.n	8002e38 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e10:	f7ff fbe8 	bl	80025e4 <HAL_GetTick>
 8002e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e16:	e008      	b.n	8002e2a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e18:	f7ff fbe4 	bl	80025e4 <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	2b64      	cmp	r3, #100	; 0x64
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e204      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e2a:	4b76      	ldr	r3, [pc, #472]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d0f0      	beq.n	8002e18 <HAL_RCC_OscConfig+0xc0>
 8002e36:	e014      	b.n	8002e62 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e38:	f7ff fbd4 	bl	80025e4 <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e3e:	e008      	b.n	8002e52 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e40:	f7ff fbd0 	bl	80025e4 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	2b64      	cmp	r3, #100	; 0x64
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e1f0      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e52:	4b6c      	ldr	r3, [pc, #432]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1f0      	bne.n	8002e40 <HAL_RCC_OscConfig+0xe8>
 8002e5e:	e000      	b.n	8002e62 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0302 	and.w	r3, r3, #2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d063      	beq.n	8002f36 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e6e:	4b65      	ldr	r3, [pc, #404]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f003 030c 	and.w	r3, r3, #12
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00b      	beq.n	8002e92 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e7a:	4b62      	ldr	r3, [pc, #392]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e82:	2b08      	cmp	r3, #8
 8002e84:	d11c      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e86:	4b5f      	ldr	r3, [pc, #380]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d116      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e92:	4b5c      	ldr	r3, [pc, #368]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d005      	beq.n	8002eaa <HAL_RCC_OscConfig+0x152>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d001      	beq.n	8002eaa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e1c4      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eaa:	4b56      	ldr	r3, [pc, #344]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	691b      	ldr	r3, [r3, #16]
 8002eb6:	00db      	lsls	r3, r3, #3
 8002eb8:	4952      	ldr	r1, [pc, #328]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ebe:	e03a      	b.n	8002f36 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d020      	beq.n	8002f0a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ec8:	4b4f      	ldr	r3, [pc, #316]	; (8003008 <HAL_RCC_OscConfig+0x2b0>)
 8002eca:	2201      	movs	r2, #1
 8002ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ece:	f7ff fb89 	bl	80025e4 <HAL_GetTick>
 8002ed2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ed4:	e008      	b.n	8002ee8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ed6:	f7ff fb85 	bl	80025e4 <HAL_GetTick>
 8002eda:	4602      	mov	r2, r0
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	1ad3      	subs	r3, r2, r3
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d901      	bls.n	8002ee8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	e1a5      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ee8:	4b46      	ldr	r3, [pc, #280]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d0f0      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ef4:	4b43      	ldr	r3, [pc, #268]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	691b      	ldr	r3, [r3, #16]
 8002f00:	00db      	lsls	r3, r3, #3
 8002f02:	4940      	ldr	r1, [pc, #256]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	600b      	str	r3, [r1, #0]
 8002f08:	e015      	b.n	8002f36 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f0a:	4b3f      	ldr	r3, [pc, #252]	; (8003008 <HAL_RCC_OscConfig+0x2b0>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f10:	f7ff fb68 	bl	80025e4 <HAL_GetTick>
 8002f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f16:	e008      	b.n	8002f2a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f18:	f7ff fb64 	bl	80025e4 <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d901      	bls.n	8002f2a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e184      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f2a:	4b36      	ldr	r3, [pc, #216]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1f0      	bne.n	8002f18 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0308 	and.w	r3, r3, #8
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d030      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d016      	beq.n	8002f78 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f4a:	4b30      	ldr	r3, [pc, #192]	; (800300c <HAL_RCC_OscConfig+0x2b4>)
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f50:	f7ff fb48 	bl	80025e4 <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f58:	f7ff fb44 	bl	80025e4 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e164      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f6a:	4b26      	ldr	r3, [pc, #152]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002f6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d0f0      	beq.n	8002f58 <HAL_RCC_OscConfig+0x200>
 8002f76:	e015      	b.n	8002fa4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f78:	4b24      	ldr	r3, [pc, #144]	; (800300c <HAL_RCC_OscConfig+0x2b4>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f7e:	f7ff fb31 	bl	80025e4 <HAL_GetTick>
 8002f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f84:	e008      	b.n	8002f98 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f86:	f7ff fb2d 	bl	80025e4 <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e14d      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f98:	4b1a      	ldr	r3, [pc, #104]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002f9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f9c:	f003 0302 	and.w	r3, r3, #2
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d1f0      	bne.n	8002f86 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0304 	and.w	r3, r3, #4
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f000 80a0 	beq.w	80030f2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fb6:	4b13      	ldr	r3, [pc, #76]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d10f      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	60bb      	str	r3, [r7, #8]
 8002fc6:	4b0f      	ldr	r3, [pc, #60]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fca:	4a0e      	ldr	r2, [pc, #56]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002fcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fd0:	6413      	str	r3, [r2, #64]	; 0x40
 8002fd2:	4b0c      	ldr	r3, [pc, #48]	; (8003004 <HAL_RCC_OscConfig+0x2ac>)
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fda:	60bb      	str	r3, [r7, #8]
 8002fdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fe2:	4b0b      	ldr	r3, [pc, #44]	; (8003010 <HAL_RCC_OscConfig+0x2b8>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d121      	bne.n	8003032 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fee:	4b08      	ldr	r3, [pc, #32]	; (8003010 <HAL_RCC_OscConfig+0x2b8>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a07      	ldr	r2, [pc, #28]	; (8003010 <HAL_RCC_OscConfig+0x2b8>)
 8002ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ff8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ffa:	f7ff faf3 	bl	80025e4 <HAL_GetTick>
 8002ffe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003000:	e011      	b.n	8003026 <HAL_RCC_OscConfig+0x2ce>
 8003002:	bf00      	nop
 8003004:	40023800 	.word	0x40023800
 8003008:	42470000 	.word	0x42470000
 800300c:	42470e80 	.word	0x42470e80
 8003010:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003014:	f7ff fae6 	bl	80025e4 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	2b02      	cmp	r3, #2
 8003020:	d901      	bls.n	8003026 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e106      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003026:	4b85      	ldr	r3, [pc, #532]	; (800323c <HAL_RCC_OscConfig+0x4e4>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800302e:	2b00      	cmp	r3, #0
 8003030:	d0f0      	beq.n	8003014 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d106      	bne.n	8003048 <HAL_RCC_OscConfig+0x2f0>
 800303a:	4b81      	ldr	r3, [pc, #516]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 800303c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800303e:	4a80      	ldr	r2, [pc, #512]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 8003040:	f043 0301 	orr.w	r3, r3, #1
 8003044:	6713      	str	r3, [r2, #112]	; 0x70
 8003046:	e01c      	b.n	8003082 <HAL_RCC_OscConfig+0x32a>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	2b05      	cmp	r3, #5
 800304e:	d10c      	bne.n	800306a <HAL_RCC_OscConfig+0x312>
 8003050:	4b7b      	ldr	r3, [pc, #492]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 8003052:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003054:	4a7a      	ldr	r2, [pc, #488]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 8003056:	f043 0304 	orr.w	r3, r3, #4
 800305a:	6713      	str	r3, [r2, #112]	; 0x70
 800305c:	4b78      	ldr	r3, [pc, #480]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 800305e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003060:	4a77      	ldr	r2, [pc, #476]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 8003062:	f043 0301 	orr.w	r3, r3, #1
 8003066:	6713      	str	r3, [r2, #112]	; 0x70
 8003068:	e00b      	b.n	8003082 <HAL_RCC_OscConfig+0x32a>
 800306a:	4b75      	ldr	r3, [pc, #468]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 800306c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800306e:	4a74      	ldr	r2, [pc, #464]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 8003070:	f023 0301 	bic.w	r3, r3, #1
 8003074:	6713      	str	r3, [r2, #112]	; 0x70
 8003076:	4b72      	ldr	r3, [pc, #456]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 8003078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800307a:	4a71      	ldr	r2, [pc, #452]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 800307c:	f023 0304 	bic.w	r3, r3, #4
 8003080:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d015      	beq.n	80030b6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800308a:	f7ff faab 	bl	80025e4 <HAL_GetTick>
 800308e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003090:	e00a      	b.n	80030a8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003092:	f7ff faa7 	bl	80025e4 <HAL_GetTick>
 8003096:	4602      	mov	r2, r0
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	f241 3288 	movw	r2, #5000	; 0x1388
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d901      	bls.n	80030a8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e0c5      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030a8:	4b65      	ldr	r3, [pc, #404]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 80030aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ac:	f003 0302 	and.w	r3, r3, #2
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d0ee      	beq.n	8003092 <HAL_RCC_OscConfig+0x33a>
 80030b4:	e014      	b.n	80030e0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030b6:	f7ff fa95 	bl	80025e4 <HAL_GetTick>
 80030ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030bc:	e00a      	b.n	80030d4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030be:	f7ff fa91 	bl	80025e4 <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d901      	bls.n	80030d4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e0af      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030d4:	4b5a      	ldr	r3, [pc, #360]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 80030d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d1ee      	bne.n	80030be <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030e0:	7dfb      	ldrb	r3, [r7, #23]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d105      	bne.n	80030f2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030e6:	4b56      	ldr	r3, [pc, #344]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	4a55      	ldr	r2, [pc, #340]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 80030ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030f0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	f000 809b 	beq.w	8003232 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80030fc:	4b50      	ldr	r3, [pc, #320]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f003 030c 	and.w	r3, r3, #12
 8003104:	2b08      	cmp	r3, #8
 8003106:	d05c      	beq.n	80031c2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	699b      	ldr	r3, [r3, #24]
 800310c:	2b02      	cmp	r3, #2
 800310e:	d141      	bne.n	8003194 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003110:	4b4c      	ldr	r3, [pc, #304]	; (8003244 <HAL_RCC_OscConfig+0x4ec>)
 8003112:	2200      	movs	r2, #0
 8003114:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003116:	f7ff fa65 	bl	80025e4 <HAL_GetTick>
 800311a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800311c:	e008      	b.n	8003130 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800311e:	f7ff fa61 	bl	80025e4 <HAL_GetTick>
 8003122:	4602      	mov	r2, r0
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	2b02      	cmp	r3, #2
 800312a:	d901      	bls.n	8003130 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e081      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003130:	4b43      	ldr	r3, [pc, #268]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003138:	2b00      	cmp	r3, #0
 800313a:	d1f0      	bne.n	800311e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	69da      	ldr	r2, [r3, #28]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a1b      	ldr	r3, [r3, #32]
 8003144:	431a      	orrs	r2, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314a:	019b      	lsls	r3, r3, #6
 800314c:	431a      	orrs	r2, r3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003152:	085b      	lsrs	r3, r3, #1
 8003154:	3b01      	subs	r3, #1
 8003156:	041b      	lsls	r3, r3, #16
 8003158:	431a      	orrs	r2, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800315e:	061b      	lsls	r3, r3, #24
 8003160:	4937      	ldr	r1, [pc, #220]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 8003162:	4313      	orrs	r3, r2
 8003164:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003166:	4b37      	ldr	r3, [pc, #220]	; (8003244 <HAL_RCC_OscConfig+0x4ec>)
 8003168:	2201      	movs	r2, #1
 800316a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800316c:	f7ff fa3a 	bl	80025e4 <HAL_GetTick>
 8003170:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003172:	e008      	b.n	8003186 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003174:	f7ff fa36 	bl	80025e4 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b02      	cmp	r3, #2
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e056      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003186:	4b2e      	ldr	r3, [pc, #184]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d0f0      	beq.n	8003174 <HAL_RCC_OscConfig+0x41c>
 8003192:	e04e      	b.n	8003232 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003194:	4b2b      	ldr	r3, [pc, #172]	; (8003244 <HAL_RCC_OscConfig+0x4ec>)
 8003196:	2200      	movs	r2, #0
 8003198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800319a:	f7ff fa23 	bl	80025e4 <HAL_GetTick>
 800319e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031a0:	e008      	b.n	80031b4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031a2:	f7ff fa1f 	bl	80025e4 <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	d901      	bls.n	80031b4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e03f      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031b4:	4b22      	ldr	r3, [pc, #136]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d1f0      	bne.n	80031a2 <HAL_RCC_OscConfig+0x44a>
 80031c0:	e037      	b.n	8003232 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d101      	bne.n	80031ce <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e032      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80031ce:	4b1c      	ldr	r3, [pc, #112]	; (8003240 <HAL_RCC_OscConfig+0x4e8>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	699b      	ldr	r3, [r3, #24]
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d028      	beq.n	800322e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d121      	bne.n	800322e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d11a      	bne.n	800322e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031f8:	68fa      	ldr	r2, [r7, #12]
 80031fa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80031fe:	4013      	ands	r3, r2
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003204:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003206:	4293      	cmp	r3, r2
 8003208:	d111      	bne.n	800322e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003214:	085b      	lsrs	r3, r3, #1
 8003216:	3b01      	subs	r3, #1
 8003218:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800321a:	429a      	cmp	r2, r3
 800321c:	d107      	bne.n	800322e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003228:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800322a:	429a      	cmp	r2, r3
 800322c:	d001      	beq.n	8003232 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e000      	b.n	8003234 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	3718      	adds	r7, #24
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	40007000 	.word	0x40007000
 8003240:	40023800 	.word	0x40023800
 8003244:	42470060 	.word	0x42470060

08003248 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d101      	bne.n	800325c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e0cc      	b.n	80033f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800325c:	4b68      	ldr	r3, [pc, #416]	; (8003400 <HAL_RCC_ClockConfig+0x1b8>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0307 	and.w	r3, r3, #7
 8003264:	683a      	ldr	r2, [r7, #0]
 8003266:	429a      	cmp	r2, r3
 8003268:	d90c      	bls.n	8003284 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800326a:	4b65      	ldr	r3, [pc, #404]	; (8003400 <HAL_RCC_ClockConfig+0x1b8>)
 800326c:	683a      	ldr	r2, [r7, #0]
 800326e:	b2d2      	uxtb	r2, r2
 8003270:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003272:	4b63      	ldr	r3, [pc, #396]	; (8003400 <HAL_RCC_ClockConfig+0x1b8>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0307 	and.w	r3, r3, #7
 800327a:	683a      	ldr	r2, [r7, #0]
 800327c:	429a      	cmp	r2, r3
 800327e:	d001      	beq.n	8003284 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e0b8      	b.n	80033f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0302 	and.w	r3, r3, #2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d020      	beq.n	80032d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0304 	and.w	r3, r3, #4
 8003298:	2b00      	cmp	r3, #0
 800329a:	d005      	beq.n	80032a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800329c:	4b59      	ldr	r3, [pc, #356]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	4a58      	ldr	r2, [pc, #352]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 80032a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80032a6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0308 	and.w	r3, r3, #8
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d005      	beq.n	80032c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032b4:	4b53      	ldr	r3, [pc, #332]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	4a52      	ldr	r2, [pc, #328]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 80032ba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80032be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032c0:	4b50      	ldr	r3, [pc, #320]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	494d      	ldr	r1, [pc, #308]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0301 	and.w	r3, r3, #1
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d044      	beq.n	8003368 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d107      	bne.n	80032f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032e6:	4b47      	ldr	r3, [pc, #284]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d119      	bne.n	8003326 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e07f      	b.n	80033f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d003      	beq.n	8003306 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003302:	2b03      	cmp	r3, #3
 8003304:	d107      	bne.n	8003316 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003306:	4b3f      	ldr	r3, [pc, #252]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d109      	bne.n	8003326 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e06f      	b.n	80033f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003316:	4b3b      	ldr	r3, [pc, #236]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0302 	and.w	r3, r3, #2
 800331e:	2b00      	cmp	r3, #0
 8003320:	d101      	bne.n	8003326 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e067      	b.n	80033f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003326:	4b37      	ldr	r3, [pc, #220]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f023 0203 	bic.w	r2, r3, #3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	4934      	ldr	r1, [pc, #208]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 8003334:	4313      	orrs	r3, r2
 8003336:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003338:	f7ff f954 	bl	80025e4 <HAL_GetTick>
 800333c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800333e:	e00a      	b.n	8003356 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003340:	f7ff f950 	bl	80025e4 <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	f241 3288 	movw	r2, #5000	; 0x1388
 800334e:	4293      	cmp	r3, r2
 8003350:	d901      	bls.n	8003356 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e04f      	b.n	80033f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003356:	4b2b      	ldr	r3, [pc, #172]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	f003 020c 	and.w	r2, r3, #12
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	429a      	cmp	r2, r3
 8003366:	d1eb      	bne.n	8003340 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003368:	4b25      	ldr	r3, [pc, #148]	; (8003400 <HAL_RCC_ClockConfig+0x1b8>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0307 	and.w	r3, r3, #7
 8003370:	683a      	ldr	r2, [r7, #0]
 8003372:	429a      	cmp	r2, r3
 8003374:	d20c      	bcs.n	8003390 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003376:	4b22      	ldr	r3, [pc, #136]	; (8003400 <HAL_RCC_ClockConfig+0x1b8>)
 8003378:	683a      	ldr	r2, [r7, #0]
 800337a:	b2d2      	uxtb	r2, r2
 800337c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800337e:	4b20      	ldr	r3, [pc, #128]	; (8003400 <HAL_RCC_ClockConfig+0x1b8>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0307 	and.w	r3, r3, #7
 8003386:	683a      	ldr	r2, [r7, #0]
 8003388:	429a      	cmp	r2, r3
 800338a:	d001      	beq.n	8003390 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e032      	b.n	80033f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0304 	and.w	r3, r3, #4
 8003398:	2b00      	cmp	r3, #0
 800339a:	d008      	beq.n	80033ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800339c:	4b19      	ldr	r3, [pc, #100]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	4916      	ldr	r1, [pc, #88]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 80033aa:	4313      	orrs	r3, r2
 80033ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0308 	and.w	r3, r3, #8
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d009      	beq.n	80033ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033ba:	4b12      	ldr	r3, [pc, #72]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	00db      	lsls	r3, r3, #3
 80033c8:	490e      	ldr	r1, [pc, #56]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033ce:	f000 f821 	bl	8003414 <HAL_RCC_GetSysClockFreq>
 80033d2:	4602      	mov	r2, r0
 80033d4:	4b0b      	ldr	r3, [pc, #44]	; (8003404 <HAL_RCC_ClockConfig+0x1bc>)
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	091b      	lsrs	r3, r3, #4
 80033da:	f003 030f 	and.w	r3, r3, #15
 80033de:	490a      	ldr	r1, [pc, #40]	; (8003408 <HAL_RCC_ClockConfig+0x1c0>)
 80033e0:	5ccb      	ldrb	r3, [r1, r3]
 80033e2:	fa22 f303 	lsr.w	r3, r2, r3
 80033e6:	4a09      	ldr	r2, [pc, #36]	; (800340c <HAL_RCC_ClockConfig+0x1c4>)
 80033e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80033ea:	4b09      	ldr	r3, [pc, #36]	; (8003410 <HAL_RCC_ClockConfig+0x1c8>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7ff f8b4 	bl	800255c <HAL_InitTick>

  return HAL_OK;
 80033f4:	2300      	movs	r3, #0
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3710      	adds	r7, #16
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	40023c00 	.word	0x40023c00
 8003404:	40023800 	.word	0x40023800
 8003408:	080071c4 	.word	0x080071c4
 800340c:	2000001c 	.word	0x2000001c
 8003410:	20000020 	.word	0x20000020

08003414 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003414:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003418:	b084      	sub	sp, #16
 800341a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800341c:	2300      	movs	r3, #0
 800341e:	607b      	str	r3, [r7, #4]
 8003420:	2300      	movs	r3, #0
 8003422:	60fb      	str	r3, [r7, #12]
 8003424:	2300      	movs	r3, #0
 8003426:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003428:	2300      	movs	r3, #0
 800342a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800342c:	4b67      	ldr	r3, [pc, #412]	; (80035cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f003 030c 	and.w	r3, r3, #12
 8003434:	2b08      	cmp	r3, #8
 8003436:	d00d      	beq.n	8003454 <HAL_RCC_GetSysClockFreq+0x40>
 8003438:	2b08      	cmp	r3, #8
 800343a:	f200 80bd 	bhi.w	80035b8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800343e:	2b00      	cmp	r3, #0
 8003440:	d002      	beq.n	8003448 <HAL_RCC_GetSysClockFreq+0x34>
 8003442:	2b04      	cmp	r3, #4
 8003444:	d003      	beq.n	800344e <HAL_RCC_GetSysClockFreq+0x3a>
 8003446:	e0b7      	b.n	80035b8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003448:	4b61      	ldr	r3, [pc, #388]	; (80035d0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800344a:	60bb      	str	r3, [r7, #8]
       break;
 800344c:	e0b7      	b.n	80035be <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800344e:	4b61      	ldr	r3, [pc, #388]	; (80035d4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003450:	60bb      	str	r3, [r7, #8]
      break;
 8003452:	e0b4      	b.n	80035be <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003454:	4b5d      	ldr	r3, [pc, #372]	; (80035cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800345c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800345e:	4b5b      	ldr	r3, [pc, #364]	; (80035cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d04d      	beq.n	8003506 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800346a:	4b58      	ldr	r3, [pc, #352]	; (80035cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	099b      	lsrs	r3, r3, #6
 8003470:	461a      	mov	r2, r3
 8003472:	f04f 0300 	mov.w	r3, #0
 8003476:	f240 10ff 	movw	r0, #511	; 0x1ff
 800347a:	f04f 0100 	mov.w	r1, #0
 800347e:	ea02 0800 	and.w	r8, r2, r0
 8003482:	ea03 0901 	and.w	r9, r3, r1
 8003486:	4640      	mov	r0, r8
 8003488:	4649      	mov	r1, r9
 800348a:	f04f 0200 	mov.w	r2, #0
 800348e:	f04f 0300 	mov.w	r3, #0
 8003492:	014b      	lsls	r3, r1, #5
 8003494:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003498:	0142      	lsls	r2, r0, #5
 800349a:	4610      	mov	r0, r2
 800349c:	4619      	mov	r1, r3
 800349e:	ebb0 0008 	subs.w	r0, r0, r8
 80034a2:	eb61 0109 	sbc.w	r1, r1, r9
 80034a6:	f04f 0200 	mov.w	r2, #0
 80034aa:	f04f 0300 	mov.w	r3, #0
 80034ae:	018b      	lsls	r3, r1, #6
 80034b0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80034b4:	0182      	lsls	r2, r0, #6
 80034b6:	1a12      	subs	r2, r2, r0
 80034b8:	eb63 0301 	sbc.w	r3, r3, r1
 80034bc:	f04f 0000 	mov.w	r0, #0
 80034c0:	f04f 0100 	mov.w	r1, #0
 80034c4:	00d9      	lsls	r1, r3, #3
 80034c6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80034ca:	00d0      	lsls	r0, r2, #3
 80034cc:	4602      	mov	r2, r0
 80034ce:	460b      	mov	r3, r1
 80034d0:	eb12 0208 	adds.w	r2, r2, r8
 80034d4:	eb43 0309 	adc.w	r3, r3, r9
 80034d8:	f04f 0000 	mov.w	r0, #0
 80034dc:	f04f 0100 	mov.w	r1, #0
 80034e0:	0259      	lsls	r1, r3, #9
 80034e2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80034e6:	0250      	lsls	r0, r2, #9
 80034e8:	4602      	mov	r2, r0
 80034ea:	460b      	mov	r3, r1
 80034ec:	4610      	mov	r0, r2
 80034ee:	4619      	mov	r1, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	461a      	mov	r2, r3
 80034f4:	f04f 0300 	mov.w	r3, #0
 80034f8:	f7fd fad8 	bl	8000aac <__aeabi_uldivmod>
 80034fc:	4602      	mov	r2, r0
 80034fe:	460b      	mov	r3, r1
 8003500:	4613      	mov	r3, r2
 8003502:	60fb      	str	r3, [r7, #12]
 8003504:	e04a      	b.n	800359c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003506:	4b31      	ldr	r3, [pc, #196]	; (80035cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	099b      	lsrs	r3, r3, #6
 800350c:	461a      	mov	r2, r3
 800350e:	f04f 0300 	mov.w	r3, #0
 8003512:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003516:	f04f 0100 	mov.w	r1, #0
 800351a:	ea02 0400 	and.w	r4, r2, r0
 800351e:	ea03 0501 	and.w	r5, r3, r1
 8003522:	4620      	mov	r0, r4
 8003524:	4629      	mov	r1, r5
 8003526:	f04f 0200 	mov.w	r2, #0
 800352a:	f04f 0300 	mov.w	r3, #0
 800352e:	014b      	lsls	r3, r1, #5
 8003530:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003534:	0142      	lsls	r2, r0, #5
 8003536:	4610      	mov	r0, r2
 8003538:	4619      	mov	r1, r3
 800353a:	1b00      	subs	r0, r0, r4
 800353c:	eb61 0105 	sbc.w	r1, r1, r5
 8003540:	f04f 0200 	mov.w	r2, #0
 8003544:	f04f 0300 	mov.w	r3, #0
 8003548:	018b      	lsls	r3, r1, #6
 800354a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800354e:	0182      	lsls	r2, r0, #6
 8003550:	1a12      	subs	r2, r2, r0
 8003552:	eb63 0301 	sbc.w	r3, r3, r1
 8003556:	f04f 0000 	mov.w	r0, #0
 800355a:	f04f 0100 	mov.w	r1, #0
 800355e:	00d9      	lsls	r1, r3, #3
 8003560:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003564:	00d0      	lsls	r0, r2, #3
 8003566:	4602      	mov	r2, r0
 8003568:	460b      	mov	r3, r1
 800356a:	1912      	adds	r2, r2, r4
 800356c:	eb45 0303 	adc.w	r3, r5, r3
 8003570:	f04f 0000 	mov.w	r0, #0
 8003574:	f04f 0100 	mov.w	r1, #0
 8003578:	0299      	lsls	r1, r3, #10
 800357a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800357e:	0290      	lsls	r0, r2, #10
 8003580:	4602      	mov	r2, r0
 8003582:	460b      	mov	r3, r1
 8003584:	4610      	mov	r0, r2
 8003586:	4619      	mov	r1, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	461a      	mov	r2, r3
 800358c:	f04f 0300 	mov.w	r3, #0
 8003590:	f7fd fa8c 	bl	8000aac <__aeabi_uldivmod>
 8003594:	4602      	mov	r2, r0
 8003596:	460b      	mov	r3, r1
 8003598:	4613      	mov	r3, r2
 800359a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800359c:	4b0b      	ldr	r3, [pc, #44]	; (80035cc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	0c1b      	lsrs	r3, r3, #16
 80035a2:	f003 0303 	and.w	r3, r3, #3
 80035a6:	3301      	adds	r3, #1
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80035ac:	68fa      	ldr	r2, [r7, #12]
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035b4:	60bb      	str	r3, [r7, #8]
      break;
 80035b6:	e002      	b.n	80035be <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035b8:	4b05      	ldr	r3, [pc, #20]	; (80035d0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80035ba:	60bb      	str	r3, [r7, #8]
      break;
 80035bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035be:	68bb      	ldr	r3, [r7, #8]
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3710      	adds	r7, #16
 80035c4:	46bd      	mov	sp, r7
 80035c6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80035ca:	bf00      	nop
 80035cc:	40023800 	.word	0x40023800
 80035d0:	00f42400 	.word	0x00f42400
 80035d4:	007a1200 	.word	0x007a1200

080035d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035d8:	b480      	push	{r7}
 80035da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035dc:	4b03      	ldr	r3, [pc, #12]	; (80035ec <HAL_RCC_GetHCLKFreq+0x14>)
 80035de:	681b      	ldr	r3, [r3, #0]
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	2000001c 	.word	0x2000001c

080035f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80035f4:	f7ff fff0 	bl	80035d8 <HAL_RCC_GetHCLKFreq>
 80035f8:	4602      	mov	r2, r0
 80035fa:	4b05      	ldr	r3, [pc, #20]	; (8003610 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	0a9b      	lsrs	r3, r3, #10
 8003600:	f003 0307 	and.w	r3, r3, #7
 8003604:	4903      	ldr	r1, [pc, #12]	; (8003614 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003606:	5ccb      	ldrb	r3, [r1, r3]
 8003608:	fa22 f303 	lsr.w	r3, r2, r3
}
 800360c:	4618      	mov	r0, r3
 800360e:	bd80      	pop	{r7, pc}
 8003610:	40023800 	.word	0x40023800
 8003614:	080071d4 	.word	0x080071d4

08003618 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800361c:	f7ff ffdc 	bl	80035d8 <HAL_RCC_GetHCLKFreq>
 8003620:	4602      	mov	r2, r0
 8003622:	4b05      	ldr	r3, [pc, #20]	; (8003638 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	0b5b      	lsrs	r3, r3, #13
 8003628:	f003 0307 	and.w	r3, r3, #7
 800362c:	4903      	ldr	r1, [pc, #12]	; (800363c <HAL_RCC_GetPCLK2Freq+0x24>)
 800362e:	5ccb      	ldrb	r3, [r1, r3]
 8003630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003634:	4618      	mov	r0, r3
 8003636:	bd80      	pop	{r7, pc}
 8003638:	40023800 	.word	0x40023800
 800363c:	080071d4 	.word	0x080071d4

08003640 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800364a:	2300      	movs	r3, #0
 800364c:	73fb      	strb	r3, [r7, #15]
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	2b0c      	cmp	r3, #12
 8003652:	d841      	bhi.n	80036d8 <HAL_TIM_OC_Stop_IT+0x98>
 8003654:	a201      	add	r2, pc, #4	; (adr r2, 800365c <HAL_TIM_OC_Stop_IT+0x1c>)
 8003656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800365a:	bf00      	nop
 800365c:	08003691 	.word	0x08003691
 8003660:	080036d9 	.word	0x080036d9
 8003664:	080036d9 	.word	0x080036d9
 8003668:	080036d9 	.word	0x080036d9
 800366c:	080036a3 	.word	0x080036a3
 8003670:	080036d9 	.word	0x080036d9
 8003674:	080036d9 	.word	0x080036d9
 8003678:	080036d9 	.word	0x080036d9
 800367c:	080036b5 	.word	0x080036b5
 8003680:	080036d9 	.word	0x080036d9
 8003684:	080036d9 	.word	0x080036d9
 8003688:	080036d9 	.word	0x080036d9
 800368c:	080036c7 	.word	0x080036c7
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	68da      	ldr	r2, [r3, #12]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f022 0202 	bic.w	r2, r2, #2
 800369e:	60da      	str	r2, [r3, #12]
      break;
 80036a0:	e01d      	b.n	80036de <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68da      	ldr	r2, [r3, #12]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f022 0204 	bic.w	r2, r2, #4
 80036b0:	60da      	str	r2, [r3, #12]
      break;
 80036b2:	e014      	b.n	80036de <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68da      	ldr	r2, [r3, #12]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f022 0208 	bic.w	r2, r2, #8
 80036c2:	60da      	str	r2, [r3, #12]
      break;
 80036c4:	e00b      	b.n	80036de <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	68da      	ldr	r2, [r3, #12]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f022 0210 	bic.w	r2, r2, #16
 80036d4:	60da      	str	r2, [r3, #12]
      break;
 80036d6:	e002      	b.n	80036de <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	73fb      	strb	r3, [r7, #15]
      break;
 80036dc:	bf00      	nop
  }

  if (status == HAL_OK)
 80036de:	7bfb      	ldrb	r3, [r7, #15]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d161      	bne.n	80037a8 <HAL_TIM_OC_Stop_IT+0x168>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2200      	movs	r2, #0
 80036ea:	6839      	ldr	r1, [r7, #0]
 80036ec:	4618      	mov	r0, r3
 80036ee:	f000 fdbf 	bl	8004270 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a2f      	ldr	r2, [pc, #188]	; (80037b4 <HAL_TIM_OC_Stop_IT+0x174>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d004      	beq.n	8003706 <HAL_TIM_OC_Stop_IT+0xc6>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a2d      	ldr	r2, [pc, #180]	; (80037b8 <HAL_TIM_OC_Stop_IT+0x178>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d101      	bne.n	800370a <HAL_TIM_OC_Stop_IT+0xca>
 8003706:	2301      	movs	r3, #1
 8003708:	e000      	b.n	800370c <HAL_TIM_OC_Stop_IT+0xcc>
 800370a:	2300      	movs	r3, #0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d017      	beq.n	8003740 <HAL_TIM_OC_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	6a1a      	ldr	r2, [r3, #32]
 8003716:	f241 1311 	movw	r3, #4369	; 0x1111
 800371a:	4013      	ands	r3, r2
 800371c:	2b00      	cmp	r3, #0
 800371e:	d10f      	bne.n	8003740 <HAL_TIM_OC_Stop_IT+0x100>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	6a1a      	ldr	r2, [r3, #32]
 8003726:	f240 4344 	movw	r3, #1092	; 0x444
 800372a:	4013      	ands	r3, r2
 800372c:	2b00      	cmp	r3, #0
 800372e:	d107      	bne.n	8003740 <HAL_TIM_OC_Stop_IT+0x100>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800373e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6a1a      	ldr	r2, [r3, #32]
 8003746:	f241 1311 	movw	r3, #4369	; 0x1111
 800374a:	4013      	ands	r3, r2
 800374c:	2b00      	cmp	r3, #0
 800374e:	d10f      	bne.n	8003770 <HAL_TIM_OC_Stop_IT+0x130>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6a1a      	ldr	r2, [r3, #32]
 8003756:	f240 4344 	movw	r3, #1092	; 0x444
 800375a:	4013      	ands	r3, r2
 800375c:	2b00      	cmp	r3, #0
 800375e:	d107      	bne.n	8003770 <HAL_TIM_OC_Stop_IT+0x130>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0201 	bic.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d104      	bne.n	8003780 <HAL_TIM_OC_Stop_IT+0x140>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2201      	movs	r2, #1
 800377a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800377e:	e013      	b.n	80037a8 <HAL_TIM_OC_Stop_IT+0x168>
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	2b04      	cmp	r3, #4
 8003784:	d104      	bne.n	8003790 <HAL_TIM_OC_Stop_IT+0x150>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2201      	movs	r2, #1
 800378a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800378e:	e00b      	b.n	80037a8 <HAL_TIM_OC_Stop_IT+0x168>
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	2b08      	cmp	r3, #8
 8003794:	d104      	bne.n	80037a0 <HAL_TIM_OC_Stop_IT+0x160>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2201      	movs	r2, #1
 800379a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800379e:	e003      	b.n	80037a8 <HAL_TIM_OC_Stop_IT+0x168>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 80037a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40010000 	.word	0x40010000
 80037b8:	40010400 	.word	0x40010400

080037bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d101      	bne.n	80037ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e041      	b.n	8003852 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d106      	bne.n	80037e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f7fe fbde 	bl	8001fa4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2202      	movs	r2, #2
 80037ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3304      	adds	r3, #4
 80037f8:	4619      	mov	r1, r3
 80037fa:	4610      	mov	r0, r2
 80037fc:	f000 fae8 	bl	8003dd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3708      	adds	r7, #8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
	...

0800385c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d109      	bne.n	8003880 <HAL_TIM_PWM_Start+0x24>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003872:	b2db      	uxtb	r3, r3
 8003874:	2b01      	cmp	r3, #1
 8003876:	bf14      	ite	ne
 8003878:	2301      	movne	r3, #1
 800387a:	2300      	moveq	r3, #0
 800387c:	b2db      	uxtb	r3, r3
 800387e:	e022      	b.n	80038c6 <HAL_TIM_PWM_Start+0x6a>
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	2b04      	cmp	r3, #4
 8003884:	d109      	bne.n	800389a <HAL_TIM_PWM_Start+0x3e>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b01      	cmp	r3, #1
 8003890:	bf14      	ite	ne
 8003892:	2301      	movne	r3, #1
 8003894:	2300      	moveq	r3, #0
 8003896:	b2db      	uxtb	r3, r3
 8003898:	e015      	b.n	80038c6 <HAL_TIM_PWM_Start+0x6a>
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	2b08      	cmp	r3, #8
 800389e:	d109      	bne.n	80038b4 <HAL_TIM_PWM_Start+0x58>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	bf14      	ite	ne
 80038ac:	2301      	movne	r3, #1
 80038ae:	2300      	moveq	r3, #0
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	e008      	b.n	80038c6 <HAL_TIM_PWM_Start+0x6a>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	2b01      	cmp	r3, #1
 80038be:	bf14      	ite	ne
 80038c0:	2301      	movne	r3, #1
 80038c2:	2300      	moveq	r3, #0
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d001      	beq.n	80038ce <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e07c      	b.n	80039c8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d104      	bne.n	80038de <HAL_TIM_PWM_Start+0x82>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2202      	movs	r2, #2
 80038d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038dc:	e013      	b.n	8003906 <HAL_TIM_PWM_Start+0xaa>
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	2b04      	cmp	r3, #4
 80038e2:	d104      	bne.n	80038ee <HAL_TIM_PWM_Start+0x92>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2202      	movs	r2, #2
 80038e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038ec:	e00b      	b.n	8003906 <HAL_TIM_PWM_Start+0xaa>
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	2b08      	cmp	r3, #8
 80038f2:	d104      	bne.n	80038fe <HAL_TIM_PWM_Start+0xa2>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2202      	movs	r2, #2
 80038f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038fc:	e003      	b.n	8003906 <HAL_TIM_PWM_Start+0xaa>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2202      	movs	r2, #2
 8003902:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2201      	movs	r2, #1
 800390c:	6839      	ldr	r1, [r7, #0]
 800390e:	4618      	mov	r0, r3
 8003910:	f000 fcae 	bl	8004270 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a2d      	ldr	r2, [pc, #180]	; (80039d0 <HAL_TIM_PWM_Start+0x174>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d004      	beq.n	8003928 <HAL_TIM_PWM_Start+0xcc>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a2c      	ldr	r2, [pc, #176]	; (80039d4 <HAL_TIM_PWM_Start+0x178>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d101      	bne.n	800392c <HAL_TIM_PWM_Start+0xd0>
 8003928:	2301      	movs	r3, #1
 800392a:	e000      	b.n	800392e <HAL_TIM_PWM_Start+0xd2>
 800392c:	2300      	movs	r3, #0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d007      	beq.n	8003942 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003940:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a22      	ldr	r2, [pc, #136]	; (80039d0 <HAL_TIM_PWM_Start+0x174>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d022      	beq.n	8003992 <HAL_TIM_PWM_Start+0x136>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003954:	d01d      	beq.n	8003992 <HAL_TIM_PWM_Start+0x136>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a1f      	ldr	r2, [pc, #124]	; (80039d8 <HAL_TIM_PWM_Start+0x17c>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d018      	beq.n	8003992 <HAL_TIM_PWM_Start+0x136>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a1d      	ldr	r2, [pc, #116]	; (80039dc <HAL_TIM_PWM_Start+0x180>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d013      	beq.n	8003992 <HAL_TIM_PWM_Start+0x136>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a1c      	ldr	r2, [pc, #112]	; (80039e0 <HAL_TIM_PWM_Start+0x184>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d00e      	beq.n	8003992 <HAL_TIM_PWM_Start+0x136>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a16      	ldr	r2, [pc, #88]	; (80039d4 <HAL_TIM_PWM_Start+0x178>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d009      	beq.n	8003992 <HAL_TIM_PWM_Start+0x136>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a18      	ldr	r2, [pc, #96]	; (80039e4 <HAL_TIM_PWM_Start+0x188>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d004      	beq.n	8003992 <HAL_TIM_PWM_Start+0x136>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a16      	ldr	r2, [pc, #88]	; (80039e8 <HAL_TIM_PWM_Start+0x18c>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d111      	bne.n	80039b6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f003 0307 	and.w	r3, r3, #7
 800399c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2b06      	cmp	r3, #6
 80039a2:	d010      	beq.n	80039c6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f042 0201 	orr.w	r2, r2, #1
 80039b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039b4:	e007      	b.n	80039c6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f042 0201 	orr.w	r2, r2, #1
 80039c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039c6:	2300      	movs	r3, #0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3710      	adds	r7, #16
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	40010000 	.word	0x40010000
 80039d4:	40010400 	.word	0x40010400
 80039d8:	40000400 	.word	0x40000400
 80039dc:	40000800 	.word	0x40000800
 80039e0:	40000c00 	.word	0x40000c00
 80039e4:	40014000 	.word	0x40014000
 80039e8:	40001800 	.word	0x40001800

080039ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d122      	bne.n	8003a48 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d11b      	bne.n	8003a48 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f06f 0202 	mvn.w	r2, #2
 8003a18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	f003 0303 	and.w	r3, r3, #3
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d003      	beq.n	8003a36 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f000 f9b0 	bl	8003d94 <HAL_TIM_IC_CaptureCallback>
 8003a34:	e005      	b.n	8003a42 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f7fd f9d8 	bl	8000dec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f000 f9b3 	bl	8003da8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2200      	movs	r2, #0
 8003a46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	691b      	ldr	r3, [r3, #16]
 8003a4e:	f003 0304 	and.w	r3, r3, #4
 8003a52:	2b04      	cmp	r3, #4
 8003a54:	d122      	bne.n	8003a9c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	f003 0304 	and.w	r3, r3, #4
 8003a60:	2b04      	cmp	r3, #4
 8003a62:	d11b      	bne.n	8003a9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f06f 0204 	mvn.w	r2, #4
 8003a6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2202      	movs	r2, #2
 8003a72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	699b      	ldr	r3, [r3, #24]
 8003a7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d003      	beq.n	8003a8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 f986 	bl	8003d94 <HAL_TIM_IC_CaptureCallback>
 8003a88:	e005      	b.n	8003a96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f7fd f9ae 	bl	8000dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f000 f989 	bl	8003da8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	691b      	ldr	r3, [r3, #16]
 8003aa2:	f003 0308 	and.w	r3, r3, #8
 8003aa6:	2b08      	cmp	r3, #8
 8003aa8:	d122      	bne.n	8003af0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	f003 0308 	and.w	r3, r3, #8
 8003ab4:	2b08      	cmp	r3, #8
 8003ab6:	d11b      	bne.n	8003af0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f06f 0208 	mvn.w	r2, #8
 8003ac0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2204      	movs	r2, #4
 8003ac6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	69db      	ldr	r3, [r3, #28]
 8003ace:	f003 0303 	and.w	r3, r3, #3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d003      	beq.n	8003ade <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f000 f95c 	bl	8003d94 <HAL_TIM_IC_CaptureCallback>
 8003adc:	e005      	b.n	8003aea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f7fd f984 	bl	8000dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f000 f95f 	bl	8003da8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	f003 0310 	and.w	r3, r3, #16
 8003afa:	2b10      	cmp	r3, #16
 8003afc:	d122      	bne.n	8003b44 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	f003 0310 	and.w	r3, r3, #16
 8003b08:	2b10      	cmp	r3, #16
 8003b0a:	d11b      	bne.n	8003b44 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f06f 0210 	mvn.w	r2, #16
 8003b14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2208      	movs	r2, #8
 8003b1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	69db      	ldr	r3, [r3, #28]
 8003b22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d003      	beq.n	8003b32 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 f932 	bl	8003d94 <HAL_TIM_IC_CaptureCallback>
 8003b30:	e005      	b.n	8003b3e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7fd f95a 	bl	8000dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f000 f935 	bl	8003da8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	f003 0301 	and.w	r3, r3, #1
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d10e      	bne.n	8003b70 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f003 0301 	and.w	r3, r3, #1
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d107      	bne.n	8003b70 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f06f 0201 	mvn.w	r2, #1
 8003b68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f000 f908 	bl	8003d80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	691b      	ldr	r3, [r3, #16]
 8003b76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b7a:	2b80      	cmp	r3, #128	; 0x80
 8003b7c:	d10e      	bne.n	8003b9c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b88:	2b80      	cmp	r3, #128	; 0x80
 8003b8a:	d107      	bne.n	8003b9c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 fc68 	bl	800446c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ba6:	2b40      	cmp	r3, #64	; 0x40
 8003ba8:	d10e      	bne.n	8003bc8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb4:	2b40      	cmp	r3, #64	; 0x40
 8003bb6:	d107      	bne.n	8003bc8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003bc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f000 f8fa 	bl	8003dbc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	f003 0320 	and.w	r3, r3, #32
 8003bd2:	2b20      	cmp	r3, #32
 8003bd4:	d10e      	bne.n	8003bf4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	f003 0320 	and.w	r3, r3, #32
 8003be0:	2b20      	cmp	r3, #32
 8003be2:	d107      	bne.n	8003bf4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f06f 0220 	mvn.w	r2, #32
 8003bec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 fc32 	bl	8004458 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003bf4:	bf00      	nop
 8003bf6:	3708      	adds	r7, #8
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}

08003bfc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	60b9      	str	r1, [r7, #8]
 8003c06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d101      	bne.n	8003c1a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003c16:	2302      	movs	r3, #2
 8003c18:	e0ae      	b.n	8003d78 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2b0c      	cmp	r3, #12
 8003c26:	f200 809f 	bhi.w	8003d68 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003c2a:	a201      	add	r2, pc, #4	; (adr r2, 8003c30 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c30:	08003c65 	.word	0x08003c65
 8003c34:	08003d69 	.word	0x08003d69
 8003c38:	08003d69 	.word	0x08003d69
 8003c3c:	08003d69 	.word	0x08003d69
 8003c40:	08003ca5 	.word	0x08003ca5
 8003c44:	08003d69 	.word	0x08003d69
 8003c48:	08003d69 	.word	0x08003d69
 8003c4c:	08003d69 	.word	0x08003d69
 8003c50:	08003ce7 	.word	0x08003ce7
 8003c54:	08003d69 	.word	0x08003d69
 8003c58:	08003d69 	.word	0x08003d69
 8003c5c:	08003d69 	.word	0x08003d69
 8003c60:	08003d27 	.word	0x08003d27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68b9      	ldr	r1, [r7, #8]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f000 f950 	bl	8003f10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	699a      	ldr	r2, [r3, #24]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f042 0208 	orr.w	r2, r2, #8
 8003c7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	699a      	ldr	r2, [r3, #24]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f022 0204 	bic.w	r2, r2, #4
 8003c8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	6999      	ldr	r1, [r3, #24]
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	691a      	ldr	r2, [r3, #16]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	430a      	orrs	r2, r1
 8003ca0:	619a      	str	r2, [r3, #24]
      break;
 8003ca2:	e064      	b.n	8003d6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	68b9      	ldr	r1, [r7, #8]
 8003caa:	4618      	mov	r0, r3
 8003cac:	f000 f9a0 	bl	8003ff0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	699a      	ldr	r2, [r3, #24]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	699a      	ldr	r2, [r3, #24]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	6999      	ldr	r1, [r3, #24]
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	691b      	ldr	r3, [r3, #16]
 8003cda:	021a      	lsls	r2, r3, #8
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	430a      	orrs	r2, r1
 8003ce2:	619a      	str	r2, [r3, #24]
      break;
 8003ce4:	e043      	b.n	8003d6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	68b9      	ldr	r1, [r7, #8]
 8003cec:	4618      	mov	r0, r3
 8003cee:	f000 f9f5 	bl	80040dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	69da      	ldr	r2, [r3, #28]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f042 0208 	orr.w	r2, r2, #8
 8003d00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	69da      	ldr	r2, [r3, #28]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 0204 	bic.w	r2, r2, #4
 8003d10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	69d9      	ldr	r1, [r3, #28]
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	691a      	ldr	r2, [r3, #16]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	430a      	orrs	r2, r1
 8003d22:	61da      	str	r2, [r3, #28]
      break;
 8003d24:	e023      	b.n	8003d6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68b9      	ldr	r1, [r7, #8]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f000 fa49 	bl	80041c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	69da      	ldr	r2, [r3, #28]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	69da      	ldr	r2, [r3, #28]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	69d9      	ldr	r1, [r3, #28]
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	691b      	ldr	r3, [r3, #16]
 8003d5c:	021a      	lsls	r2, r3, #8
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	430a      	orrs	r2, r1
 8003d64:	61da      	str	r2, [r3, #28]
      break;
 8003d66:	e002      	b.n	8003d6e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	75fb      	strb	r3, [r7, #23]
      break;
 8003d6c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003d76:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3718      	adds	r7, #24
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003d88:	bf00      	nop
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d9c:	bf00      	nop
 8003d9e:	370c      	adds	r7, #12
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003db0:	bf00      	nop
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr

08003dbc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003dc4:	bf00      	nop
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b085      	sub	sp, #20
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	4a40      	ldr	r2, [pc, #256]	; (8003ee4 <TIM_Base_SetConfig+0x114>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d013      	beq.n	8003e10 <TIM_Base_SetConfig+0x40>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dee:	d00f      	beq.n	8003e10 <TIM_Base_SetConfig+0x40>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4a3d      	ldr	r2, [pc, #244]	; (8003ee8 <TIM_Base_SetConfig+0x118>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d00b      	beq.n	8003e10 <TIM_Base_SetConfig+0x40>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a3c      	ldr	r2, [pc, #240]	; (8003eec <TIM_Base_SetConfig+0x11c>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d007      	beq.n	8003e10 <TIM_Base_SetConfig+0x40>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a3b      	ldr	r2, [pc, #236]	; (8003ef0 <TIM_Base_SetConfig+0x120>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d003      	beq.n	8003e10 <TIM_Base_SetConfig+0x40>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a3a      	ldr	r2, [pc, #232]	; (8003ef4 <TIM_Base_SetConfig+0x124>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d108      	bne.n	8003e22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	68fa      	ldr	r2, [r7, #12]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a2f      	ldr	r2, [pc, #188]	; (8003ee4 <TIM_Base_SetConfig+0x114>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d02b      	beq.n	8003e82 <TIM_Base_SetConfig+0xb2>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e30:	d027      	beq.n	8003e82 <TIM_Base_SetConfig+0xb2>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4a2c      	ldr	r2, [pc, #176]	; (8003ee8 <TIM_Base_SetConfig+0x118>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d023      	beq.n	8003e82 <TIM_Base_SetConfig+0xb2>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a2b      	ldr	r2, [pc, #172]	; (8003eec <TIM_Base_SetConfig+0x11c>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d01f      	beq.n	8003e82 <TIM_Base_SetConfig+0xb2>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4a2a      	ldr	r2, [pc, #168]	; (8003ef0 <TIM_Base_SetConfig+0x120>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d01b      	beq.n	8003e82 <TIM_Base_SetConfig+0xb2>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a29      	ldr	r2, [pc, #164]	; (8003ef4 <TIM_Base_SetConfig+0x124>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d017      	beq.n	8003e82 <TIM_Base_SetConfig+0xb2>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a28      	ldr	r2, [pc, #160]	; (8003ef8 <TIM_Base_SetConfig+0x128>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d013      	beq.n	8003e82 <TIM_Base_SetConfig+0xb2>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a27      	ldr	r2, [pc, #156]	; (8003efc <TIM_Base_SetConfig+0x12c>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d00f      	beq.n	8003e82 <TIM_Base_SetConfig+0xb2>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a26      	ldr	r2, [pc, #152]	; (8003f00 <TIM_Base_SetConfig+0x130>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d00b      	beq.n	8003e82 <TIM_Base_SetConfig+0xb2>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a25      	ldr	r2, [pc, #148]	; (8003f04 <TIM_Base_SetConfig+0x134>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d007      	beq.n	8003e82 <TIM_Base_SetConfig+0xb2>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a24      	ldr	r2, [pc, #144]	; (8003f08 <TIM_Base_SetConfig+0x138>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d003      	beq.n	8003e82 <TIM_Base_SetConfig+0xb2>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a23      	ldr	r2, [pc, #140]	; (8003f0c <TIM_Base_SetConfig+0x13c>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d108      	bne.n	8003e94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	68fa      	ldr	r2, [r7, #12]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	689a      	ldr	r2, [r3, #8]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	4a0a      	ldr	r2, [pc, #40]	; (8003ee4 <TIM_Base_SetConfig+0x114>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d003      	beq.n	8003ec8 <TIM_Base_SetConfig+0xf8>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	4a0c      	ldr	r2, [pc, #48]	; (8003ef4 <TIM_Base_SetConfig+0x124>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d103      	bne.n	8003ed0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	691a      	ldr	r2, [r3, #16]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	615a      	str	r2, [r3, #20]
}
 8003ed6:	bf00      	nop
 8003ed8:	3714      	adds	r7, #20
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr
 8003ee2:	bf00      	nop
 8003ee4:	40010000 	.word	0x40010000
 8003ee8:	40000400 	.word	0x40000400
 8003eec:	40000800 	.word	0x40000800
 8003ef0:	40000c00 	.word	0x40000c00
 8003ef4:	40010400 	.word	0x40010400
 8003ef8:	40014000 	.word	0x40014000
 8003efc:	40014400 	.word	0x40014400
 8003f00:	40014800 	.word	0x40014800
 8003f04:	40001800 	.word	0x40001800
 8003f08:	40001c00 	.word	0x40001c00
 8003f0c:	40002000 	.word	0x40002000

08003f10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b087      	sub	sp, #28
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6a1b      	ldr	r3, [r3, #32]
 8003f1e:	f023 0201 	bic.w	r2, r3, #1
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a1b      	ldr	r3, [r3, #32]
 8003f2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f023 0303 	bic.w	r3, r3, #3
 8003f46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	f023 0302 	bic.w	r3, r3, #2
 8003f58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	697a      	ldr	r2, [r7, #20]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a20      	ldr	r2, [pc, #128]	; (8003fe8 <TIM_OC1_SetConfig+0xd8>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d003      	beq.n	8003f74 <TIM_OC1_SetConfig+0x64>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a1f      	ldr	r2, [pc, #124]	; (8003fec <TIM_OC1_SetConfig+0xdc>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d10c      	bne.n	8003f8e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	f023 0308 	bic.w	r3, r3, #8
 8003f7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	697a      	ldr	r2, [r7, #20]
 8003f82:	4313      	orrs	r3, r2
 8003f84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	f023 0304 	bic.w	r3, r3, #4
 8003f8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4a15      	ldr	r2, [pc, #84]	; (8003fe8 <TIM_OC1_SetConfig+0xd8>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d003      	beq.n	8003f9e <TIM_OC1_SetConfig+0x8e>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	4a14      	ldr	r2, [pc, #80]	; (8003fec <TIM_OC1_SetConfig+0xdc>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d111      	bne.n	8003fc2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003fa4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003fac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	693a      	ldr	r2, [r7, #16]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	699b      	ldr	r3, [r3, #24]
 8003fbc:	693a      	ldr	r2, [r7, #16]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	693a      	ldr	r2, [r7, #16]
 8003fc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	68fa      	ldr	r2, [r7, #12]
 8003fcc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	685a      	ldr	r2, [r3, #4]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	697a      	ldr	r2, [r7, #20]
 8003fda:	621a      	str	r2, [r3, #32]
}
 8003fdc:	bf00      	nop
 8003fde:	371c      	adds	r7, #28
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr
 8003fe8:	40010000 	.word	0x40010000
 8003fec:	40010400 	.word	0x40010400

08003ff0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b087      	sub	sp, #28
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a1b      	ldr	r3, [r3, #32]
 8003ffe:	f023 0210 	bic.w	r2, r3, #16
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a1b      	ldr	r3, [r3, #32]
 800400a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800401e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004026:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	021b      	lsls	r3, r3, #8
 800402e:	68fa      	ldr	r2, [r7, #12]
 8004030:	4313      	orrs	r3, r2
 8004032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	f023 0320 	bic.w	r3, r3, #32
 800403a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	011b      	lsls	r3, r3, #4
 8004042:	697a      	ldr	r2, [r7, #20]
 8004044:	4313      	orrs	r3, r2
 8004046:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a22      	ldr	r2, [pc, #136]	; (80040d4 <TIM_OC2_SetConfig+0xe4>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d003      	beq.n	8004058 <TIM_OC2_SetConfig+0x68>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4a21      	ldr	r2, [pc, #132]	; (80040d8 <TIM_OC2_SetConfig+0xe8>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d10d      	bne.n	8004074 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800405e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	697a      	ldr	r2, [r7, #20]
 8004068:	4313      	orrs	r3, r2
 800406a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004072:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	4a17      	ldr	r2, [pc, #92]	; (80040d4 <TIM_OC2_SetConfig+0xe4>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d003      	beq.n	8004084 <TIM_OC2_SetConfig+0x94>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	4a16      	ldr	r2, [pc, #88]	; (80040d8 <TIM_OC2_SetConfig+0xe8>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d113      	bne.n	80040ac <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800408a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004092:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	695b      	ldr	r3, [r3, #20]
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	693a      	ldr	r2, [r7, #16]
 800409c:	4313      	orrs	r3, r2
 800409e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	699b      	ldr	r3, [r3, #24]
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	693a      	ldr	r2, [r7, #16]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	693a      	ldr	r2, [r7, #16]
 80040b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68fa      	ldr	r2, [r7, #12]
 80040b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	685a      	ldr	r2, [r3, #4]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	697a      	ldr	r2, [r7, #20]
 80040c4:	621a      	str	r2, [r3, #32]
}
 80040c6:	bf00      	nop
 80040c8:	371c      	adds	r7, #28
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
 80040d2:	bf00      	nop
 80040d4:	40010000 	.word	0x40010000
 80040d8:	40010400 	.word	0x40010400

080040dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040dc:	b480      	push	{r7}
 80040de:	b087      	sub	sp, #28
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a1b      	ldr	r3, [r3, #32]
 80040ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6a1b      	ldr	r3, [r3, #32]
 80040f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	69db      	ldr	r3, [r3, #28]
 8004102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800410a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f023 0303 	bic.w	r3, r3, #3
 8004112:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	4313      	orrs	r3, r2
 800411c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004124:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	021b      	lsls	r3, r3, #8
 800412c:	697a      	ldr	r2, [r7, #20]
 800412e:	4313      	orrs	r3, r2
 8004130:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a21      	ldr	r2, [pc, #132]	; (80041bc <TIM_OC3_SetConfig+0xe0>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d003      	beq.n	8004142 <TIM_OC3_SetConfig+0x66>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a20      	ldr	r2, [pc, #128]	; (80041c0 <TIM_OC3_SetConfig+0xe4>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d10d      	bne.n	800415e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004148:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	021b      	lsls	r3, r3, #8
 8004150:	697a      	ldr	r2, [r7, #20]
 8004152:	4313      	orrs	r3, r2
 8004154:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800415c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a16      	ldr	r2, [pc, #88]	; (80041bc <TIM_OC3_SetConfig+0xe0>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d003      	beq.n	800416e <TIM_OC3_SetConfig+0x92>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a15      	ldr	r2, [pc, #84]	; (80041c0 <TIM_OC3_SetConfig+0xe4>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d113      	bne.n	8004196 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004174:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800417c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	693a      	ldr	r2, [r7, #16]
 8004186:	4313      	orrs	r3, r2
 8004188:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	699b      	ldr	r3, [r3, #24]
 800418e:	011b      	lsls	r3, r3, #4
 8004190:	693a      	ldr	r2, [r7, #16]
 8004192:	4313      	orrs	r3, r2
 8004194:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	693a      	ldr	r2, [r7, #16]
 800419a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	68fa      	ldr	r2, [r7, #12]
 80041a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	685a      	ldr	r2, [r3, #4]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	697a      	ldr	r2, [r7, #20]
 80041ae:	621a      	str	r2, [r3, #32]
}
 80041b0:	bf00      	nop
 80041b2:	371c      	adds	r7, #28
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	40010000 	.word	0x40010000
 80041c0:	40010400 	.word	0x40010400

080041c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b087      	sub	sp, #28
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a1b      	ldr	r3, [r3, #32]
 80041d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6a1b      	ldr	r3, [r3, #32]
 80041de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	69db      	ldr	r3, [r3, #28]
 80041ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	021b      	lsls	r3, r3, #8
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	4313      	orrs	r3, r2
 8004206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800420e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	031b      	lsls	r3, r3, #12
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	4313      	orrs	r3, r2
 800421a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4a12      	ldr	r2, [pc, #72]	; (8004268 <TIM_OC4_SetConfig+0xa4>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d003      	beq.n	800422c <TIM_OC4_SetConfig+0x68>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4a11      	ldr	r2, [pc, #68]	; (800426c <TIM_OC4_SetConfig+0xa8>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d109      	bne.n	8004240 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004232:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	695b      	ldr	r3, [r3, #20]
 8004238:	019b      	lsls	r3, r3, #6
 800423a:	697a      	ldr	r2, [r7, #20]
 800423c:	4313      	orrs	r3, r2
 800423e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	697a      	ldr	r2, [r7, #20]
 8004244:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	685a      	ldr	r2, [r3, #4]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	693a      	ldr	r2, [r7, #16]
 8004258:	621a      	str	r2, [r3, #32]
}
 800425a:	bf00      	nop
 800425c:	371c      	adds	r7, #28
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	40010000 	.word	0x40010000
 800426c:	40010400 	.word	0x40010400

08004270 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004270:	b480      	push	{r7}
 8004272:	b087      	sub	sp, #28
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	f003 031f 	and.w	r3, r3, #31
 8004282:	2201      	movs	r2, #1
 8004284:	fa02 f303 	lsl.w	r3, r2, r3
 8004288:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6a1a      	ldr	r2, [r3, #32]
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	43db      	mvns	r3, r3
 8004292:	401a      	ands	r2, r3
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	6a1a      	ldr	r2, [r3, #32]
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	f003 031f 	and.w	r3, r3, #31
 80042a2:	6879      	ldr	r1, [r7, #4]
 80042a4:	fa01 f303 	lsl.w	r3, r1, r3
 80042a8:	431a      	orrs	r2, r3
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	621a      	str	r2, [r3, #32]
}
 80042ae:	bf00      	nop
 80042b0:	371c      	adds	r7, #28
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr
	...

080042bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042bc:	b480      	push	{r7}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d101      	bne.n	80042d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80042d0:	2302      	movs	r3, #2
 80042d2:	e05a      	b.n	800438a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2202      	movs	r2, #2
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68fa      	ldr	r2, [r7, #12]
 8004302:	4313      	orrs	r3, r2
 8004304:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a21      	ldr	r2, [pc, #132]	; (8004398 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d022      	beq.n	800435e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004320:	d01d      	beq.n	800435e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a1d      	ldr	r2, [pc, #116]	; (800439c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d018      	beq.n	800435e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a1b      	ldr	r2, [pc, #108]	; (80043a0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d013      	beq.n	800435e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a1a      	ldr	r2, [pc, #104]	; (80043a4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d00e      	beq.n	800435e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a18      	ldr	r2, [pc, #96]	; (80043a8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d009      	beq.n	800435e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a17      	ldr	r2, [pc, #92]	; (80043ac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d004      	beq.n	800435e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a15      	ldr	r2, [pc, #84]	; (80043b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d10c      	bne.n	8004378 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004364:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	68ba      	ldr	r2, [r7, #8]
 800436c:	4313      	orrs	r3, r2
 800436e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	68ba      	ldr	r2, [r7, #8]
 8004376:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3714      	adds	r7, #20
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr
 8004396:	bf00      	nop
 8004398:	40010000 	.word	0x40010000
 800439c:	40000400 	.word	0x40000400
 80043a0:	40000800 	.word	0x40000800
 80043a4:	40000c00 	.word	0x40000c00
 80043a8:	40010400 	.word	0x40010400
 80043ac:	40014000 	.word	0x40014000
 80043b0:	40001800 	.word	0x40001800

080043b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b085      	sub	sp, #20
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80043be:	2300      	movs	r3, #0
 80043c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d101      	bne.n	80043d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80043cc:	2302      	movs	r3, #2
 80043ce:	e03d      	b.n	800444c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	4313      	orrs	r3, r2
 8004400:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4313      	orrs	r3, r2
 800440e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	4313      	orrs	r3, r2
 800441c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	695b      	ldr	r3, [r3, #20]
 8004428:	4313      	orrs	r3, r2
 800442a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	69db      	ldr	r3, [r3, #28]
 8004436:	4313      	orrs	r3, r2
 8004438:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	68fa      	ldr	r2, [r7, #12]
 8004440:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800444a:	2300      	movs	r3, #0
}
 800444c:	4618      	mov	r0, r3
 800444e:	3714      	adds	r7, #20
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004460:	bf00      	nop
 8004462:	370c      	adds	r7, #12
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004474:	bf00      	nop
 8004476:	370c      	adds	r7, #12
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b082      	sub	sp, #8
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e03f      	b.n	8004512 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d106      	bne.n	80044ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f7fd ff40 	bl	800232c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2224      	movs	r2, #36	; 0x24
 80044b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	68da      	ldr	r2, [r3, #12]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80044c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	f000 fe1f 	bl	8005108 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	691a      	ldr	r2, [r3, #16]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80044d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	695a      	ldr	r2, [r3, #20]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80044e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68da      	ldr	r2, [r3, #12]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2220      	movs	r2, #32
 8004504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2220      	movs	r2, #32
 800450c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004510:	2300      	movs	r3, #0
}
 8004512:	4618      	mov	r0, r3
 8004514:	3708      	adds	r7, #8
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800451a:	b580      	push	{r7, lr}
 800451c:	b08a      	sub	sp, #40	; 0x28
 800451e:	af02      	add	r7, sp, #8
 8004520:	60f8      	str	r0, [r7, #12]
 8004522:	60b9      	str	r1, [r7, #8]
 8004524:	603b      	str	r3, [r7, #0]
 8004526:	4613      	mov	r3, r2
 8004528:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800452a:	2300      	movs	r3, #0
 800452c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004534:	b2db      	uxtb	r3, r3
 8004536:	2b20      	cmp	r3, #32
 8004538:	d17c      	bne.n	8004634 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d002      	beq.n	8004546 <HAL_UART_Transmit+0x2c>
 8004540:	88fb      	ldrh	r3, [r7, #6]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d101      	bne.n	800454a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e075      	b.n	8004636 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004550:	2b01      	cmp	r3, #1
 8004552:	d101      	bne.n	8004558 <HAL_UART_Transmit+0x3e>
 8004554:	2302      	movs	r3, #2
 8004556:	e06e      	b.n	8004636 <HAL_UART_Transmit+0x11c>
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2200      	movs	r2, #0
 8004564:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2221      	movs	r2, #33	; 0x21
 800456a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800456e:	f7fe f839 	bl	80025e4 <HAL_GetTick>
 8004572:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	88fa      	ldrh	r2, [r7, #6]
 8004578:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	88fa      	ldrh	r2, [r7, #6]
 800457e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004588:	d108      	bne.n	800459c <HAL_UART_Transmit+0x82>
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	691b      	ldr	r3, [r3, #16]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d104      	bne.n	800459c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004592:	2300      	movs	r3, #0
 8004594:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	61bb      	str	r3, [r7, #24]
 800459a:	e003      	b.n	80045a4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045a0:	2300      	movs	r3, #0
 80045a2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80045ac:	e02a      	b.n	8004604 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	9300      	str	r3, [sp, #0]
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	2200      	movs	r2, #0
 80045b6:	2180      	movs	r1, #128	; 0x80
 80045b8:	68f8      	ldr	r0, [r7, #12]
 80045ba:	f000 fb63 	bl	8004c84 <UART_WaitOnFlagUntilTimeout>
 80045be:	4603      	mov	r3, r0
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d001      	beq.n	80045c8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80045c4:	2303      	movs	r3, #3
 80045c6:	e036      	b.n	8004636 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10b      	bne.n	80045e6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	881b      	ldrh	r3, [r3, #0]
 80045d2:	461a      	mov	r2, r3
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80045de:	69bb      	ldr	r3, [r7, #24]
 80045e0:	3302      	adds	r3, #2
 80045e2:	61bb      	str	r3, [r7, #24]
 80045e4:	e007      	b.n	80045f6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	781a      	ldrb	r2, [r3, #0]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	3301      	adds	r3, #1
 80045f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	3b01      	subs	r3, #1
 80045fe:	b29a      	uxth	r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004608:	b29b      	uxth	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d1cf      	bne.n	80045ae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	9300      	str	r3, [sp, #0]
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	2200      	movs	r2, #0
 8004616:	2140      	movs	r1, #64	; 0x40
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f000 fb33 	bl	8004c84 <UART_WaitOnFlagUntilTimeout>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d001      	beq.n	8004628 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e006      	b.n	8004636 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2220      	movs	r2, #32
 800462c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004630:	2300      	movs	r3, #0
 8004632:	e000      	b.n	8004636 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004634:	2302      	movs	r3, #2
  }
}
 8004636:	4618      	mov	r0, r3
 8004638:	3720      	adds	r7, #32
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}

0800463e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800463e:	b480      	push	{r7}
 8004640:	b085      	sub	sp, #20
 8004642:	af00      	add	r7, sp, #0
 8004644:	60f8      	str	r0, [r7, #12]
 8004646:	60b9      	str	r1, [r7, #8]
 8004648:	4613      	mov	r3, r2
 800464a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004652:	b2db      	uxtb	r3, r3
 8004654:	2b20      	cmp	r3, #32
 8004656:	d130      	bne.n	80046ba <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d002      	beq.n	8004664 <HAL_UART_Transmit_IT+0x26>
 800465e:	88fb      	ldrh	r3, [r7, #6]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d101      	bne.n	8004668 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e029      	b.n	80046bc <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800466e:	2b01      	cmp	r3, #1
 8004670:	d101      	bne.n	8004676 <HAL_UART_Transmit_IT+0x38>
 8004672:	2302      	movs	r3, #2
 8004674:	e022      	b.n	80046bc <HAL_UART_Transmit_IT+0x7e>
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	68ba      	ldr	r2, [r7, #8]
 8004682:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	88fa      	ldrh	r2, [r7, #6]
 8004688:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	88fa      	ldrh	r2, [r7, #6]
 800468e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2221      	movs	r2, #33	; 0x21
 800469a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	68da      	ldr	r2, [r3, #12]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80046b4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80046b6:	2300      	movs	r3, #0
 80046b8:	e000      	b.n	80046bc <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80046ba:	2302      	movs	r3, #2
  }
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3714      	adds	r7, #20
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	4613      	mov	r3, r2
 80046d4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	2b20      	cmp	r3, #32
 80046e0:	d11d      	bne.n	800471e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d002      	beq.n	80046ee <HAL_UART_Receive_IT+0x26>
 80046e8:	88fb      	ldrh	r3, [r7, #6]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d101      	bne.n	80046f2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e016      	b.n	8004720 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d101      	bne.n	8004700 <HAL_UART_Receive_IT+0x38>
 80046fc:	2302      	movs	r3, #2
 80046fe:	e00f      	b.n	8004720 <HAL_UART_Receive_IT+0x58>
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2200      	movs	r2, #0
 800470c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800470e:	88fb      	ldrh	r3, [r7, #6]
 8004710:	461a      	mov	r2, r3
 8004712:	68b9      	ldr	r1, [r7, #8]
 8004714:	68f8      	ldr	r0, [r7, #12]
 8004716:	f000 fb23 	bl	8004d60 <UART_Start_Receive_IT>
 800471a:	4603      	mov	r3, r0
 800471c:	e000      	b.n	8004720 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800471e:	2302      	movs	r3, #2
  }
}
 8004720:	4618      	mov	r0, r3
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b0ba      	sub	sp, #232	; 0xe8
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	695b      	ldr	r3, [r3, #20]
 800474a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800474e:	2300      	movs	r3, #0
 8004750:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004754:	2300      	movs	r3, #0
 8004756:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800475a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800475e:	f003 030f 	and.w	r3, r3, #15
 8004762:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004766:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800476a:	2b00      	cmp	r3, #0
 800476c:	d10f      	bne.n	800478e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800476e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004772:	f003 0320 	and.w	r3, r3, #32
 8004776:	2b00      	cmp	r3, #0
 8004778:	d009      	beq.n	800478e <HAL_UART_IRQHandler+0x66>
 800477a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800477e:	f003 0320 	and.w	r3, r3, #32
 8004782:	2b00      	cmp	r3, #0
 8004784:	d003      	beq.n	800478e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 fc03 	bl	8004f92 <UART_Receive_IT>
      return;
 800478c:	e256      	b.n	8004c3c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800478e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004792:	2b00      	cmp	r3, #0
 8004794:	f000 80de 	beq.w	8004954 <HAL_UART_IRQHandler+0x22c>
 8004798:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800479c:	f003 0301 	and.w	r3, r3, #1
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d106      	bne.n	80047b2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80047a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047a8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f000 80d1 	beq.w	8004954 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80047b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00b      	beq.n	80047d6 <HAL_UART_IRQHandler+0xae>
 80047be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d005      	beq.n	80047d6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ce:	f043 0201 	orr.w	r2, r3, #1
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80047d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047da:	f003 0304 	and.w	r3, r3, #4
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00b      	beq.n	80047fa <HAL_UART_IRQHandler+0xd2>
 80047e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047e6:	f003 0301 	and.w	r3, r3, #1
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d005      	beq.n	80047fa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f2:	f043 0202 	orr.w	r2, r3, #2
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80047fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047fe:	f003 0302 	and.w	r3, r3, #2
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00b      	beq.n	800481e <HAL_UART_IRQHandler+0xf6>
 8004806:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	2b00      	cmp	r3, #0
 8004810:	d005      	beq.n	800481e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004816:	f043 0204 	orr.w	r2, r3, #4
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800481e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004822:	f003 0308 	and.w	r3, r3, #8
 8004826:	2b00      	cmp	r3, #0
 8004828:	d011      	beq.n	800484e <HAL_UART_IRQHandler+0x126>
 800482a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800482e:	f003 0320 	and.w	r3, r3, #32
 8004832:	2b00      	cmp	r3, #0
 8004834:	d105      	bne.n	8004842 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004836:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800483a:	f003 0301 	and.w	r3, r3, #1
 800483e:	2b00      	cmp	r3, #0
 8004840:	d005      	beq.n	800484e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004846:	f043 0208 	orr.w	r2, r3, #8
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004852:	2b00      	cmp	r3, #0
 8004854:	f000 81ed 	beq.w	8004c32 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004858:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800485c:	f003 0320 	and.w	r3, r3, #32
 8004860:	2b00      	cmp	r3, #0
 8004862:	d008      	beq.n	8004876 <HAL_UART_IRQHandler+0x14e>
 8004864:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004868:	f003 0320 	and.w	r3, r3, #32
 800486c:	2b00      	cmp	r3, #0
 800486e:	d002      	beq.n	8004876 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f000 fb8e 	bl	8004f92 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	695b      	ldr	r3, [r3, #20]
 800487c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004880:	2b40      	cmp	r3, #64	; 0x40
 8004882:	bf0c      	ite	eq
 8004884:	2301      	moveq	r3, #1
 8004886:	2300      	movne	r3, #0
 8004888:	b2db      	uxtb	r3, r3
 800488a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004892:	f003 0308 	and.w	r3, r3, #8
 8004896:	2b00      	cmp	r3, #0
 8004898:	d103      	bne.n	80048a2 <HAL_UART_IRQHandler+0x17a>
 800489a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d04f      	beq.n	8004942 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 fa96 	bl	8004dd4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	695b      	ldr	r3, [r3, #20]
 80048ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048b2:	2b40      	cmp	r3, #64	; 0x40
 80048b4:	d141      	bne.n	800493a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	3314      	adds	r3, #20
 80048bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80048c4:	e853 3f00 	ldrex	r3, [r3]
 80048c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80048cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80048d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	3314      	adds	r3, #20
 80048de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80048e2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80048e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80048ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80048f2:	e841 2300 	strex	r3, r2, [r1]
 80048f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80048fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d1d9      	bne.n	80048b6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004906:	2b00      	cmp	r3, #0
 8004908:	d013      	beq.n	8004932 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800490e:	4a7d      	ldr	r2, [pc, #500]	; (8004b04 <HAL_UART_IRQHandler+0x3dc>)
 8004910:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004916:	4618      	mov	r0, r3
 8004918:	f7fe f815 	bl	8002946 <HAL_DMA_Abort_IT>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d016      	beq.n	8004950 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004926:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004928:	687a      	ldr	r2, [r7, #4]
 800492a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800492c:	4610      	mov	r0, r2
 800492e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004930:	e00e      	b.n	8004950 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 f990 	bl	8004c58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004938:	e00a      	b.n	8004950 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 f98c 	bl	8004c58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004940:	e006      	b.n	8004950 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 f988 	bl	8004c58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800494e:	e170      	b.n	8004c32 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004950:	bf00      	nop
    return;
 8004952:	e16e      	b.n	8004c32 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004958:	2b01      	cmp	r3, #1
 800495a:	f040 814a 	bne.w	8004bf2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800495e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004962:	f003 0310 	and.w	r3, r3, #16
 8004966:	2b00      	cmp	r3, #0
 8004968:	f000 8143 	beq.w	8004bf2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800496c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004970:	f003 0310 	and.w	r3, r3, #16
 8004974:	2b00      	cmp	r3, #0
 8004976:	f000 813c 	beq.w	8004bf2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800497a:	2300      	movs	r3, #0
 800497c:	60bb      	str	r3, [r7, #8]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	60bb      	str	r3, [r7, #8]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	60bb      	str	r3, [r7, #8]
 800498e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	695b      	ldr	r3, [r3, #20]
 8004996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800499a:	2b40      	cmp	r3, #64	; 0x40
 800499c:	f040 80b4 	bne.w	8004b08 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80049ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	f000 8140 	beq.w	8004c36 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80049ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80049be:	429a      	cmp	r2, r3
 80049c0:	f080 8139 	bcs.w	8004c36 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80049ca:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d0:	69db      	ldr	r3, [r3, #28]
 80049d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049d6:	f000 8088 	beq.w	8004aea <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	330c      	adds	r3, #12
 80049e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80049e8:	e853 3f00 	ldrex	r3, [r3]
 80049ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80049f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80049f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	330c      	adds	r3, #12
 8004a02:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004a06:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004a0a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004a12:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004a16:	e841 2300 	strex	r3, r2, [r1]
 8004a1a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004a1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1d9      	bne.n	80049da <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	3314      	adds	r3, #20
 8004a2c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a30:	e853 3f00 	ldrex	r3, [r3]
 8004a34:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004a36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a38:	f023 0301 	bic.w	r3, r3, #1
 8004a3c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	3314      	adds	r3, #20
 8004a46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004a4a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004a4e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a50:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004a52:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004a56:	e841 2300 	strex	r3, r2, [r1]
 8004a5a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004a5c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d1e1      	bne.n	8004a26 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	3314      	adds	r3, #20
 8004a68:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a6a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a6c:	e853 3f00 	ldrex	r3, [r3]
 8004a70:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004a72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a78:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	3314      	adds	r3, #20
 8004a82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004a86:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004a88:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a8a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004a8c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004a8e:	e841 2300 	strex	r3, r2, [r1]
 8004a92:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004a94:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1e3      	bne.n	8004a62 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2220      	movs	r2, #32
 8004a9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	330c      	adds	r3, #12
 8004aae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ab2:	e853 3f00 	ldrex	r3, [r3]
 8004ab6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004ab8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004aba:	f023 0310 	bic.w	r3, r3, #16
 8004abe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	330c      	adds	r3, #12
 8004ac8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004acc:	65ba      	str	r2, [r7, #88]	; 0x58
 8004ace:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ad0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004ad2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004ad4:	e841 2300 	strex	r3, r2, [r1]
 8004ad8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004ada:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1e3      	bne.n	8004aa8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f7fd febe 	bl	8002866 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	4619      	mov	r1, r3
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f000 f8b6 	bl	8004c6c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b00:	e099      	b.n	8004c36 <HAL_UART_IRQHandler+0x50e>
 8004b02:	bf00      	nop
 8004b04:	08004e9b 	.word	0x08004e9b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	f000 808b 	beq.w	8004c3a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004b24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	f000 8086 	beq.w	8004c3a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	330c      	adds	r3, #12
 8004b34:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b38:	e853 3f00 	ldrex	r3, [r3]
 8004b3c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004b3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b40:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b44:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	330c      	adds	r3, #12
 8004b4e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004b52:	647a      	str	r2, [r7, #68]	; 0x44
 8004b54:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b56:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004b58:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b5a:	e841 2300 	strex	r3, r2, [r1]
 8004b5e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004b60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1e3      	bne.n	8004b2e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	3314      	adds	r3, #20
 8004b6c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b70:	e853 3f00 	ldrex	r3, [r3]
 8004b74:	623b      	str	r3, [r7, #32]
   return(result);
 8004b76:	6a3b      	ldr	r3, [r7, #32]
 8004b78:	f023 0301 	bic.w	r3, r3, #1
 8004b7c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	3314      	adds	r3, #20
 8004b86:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004b8a:	633a      	str	r2, [r7, #48]	; 0x30
 8004b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b8e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b92:	e841 2300 	strex	r3, r2, [r1]
 8004b96:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d1e3      	bne.n	8004b66 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2220      	movs	r2, #32
 8004ba2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	330c      	adds	r3, #12
 8004bb2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	e853 3f00 	ldrex	r3, [r3]
 8004bba:	60fb      	str	r3, [r7, #12]
   return(result);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f023 0310 	bic.w	r3, r3, #16
 8004bc2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	330c      	adds	r3, #12
 8004bcc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004bd0:	61fa      	str	r2, [r7, #28]
 8004bd2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd4:	69b9      	ldr	r1, [r7, #24]
 8004bd6:	69fa      	ldr	r2, [r7, #28]
 8004bd8:	e841 2300 	strex	r3, r2, [r1]
 8004bdc:	617b      	str	r3, [r7, #20]
   return(result);
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d1e3      	bne.n	8004bac <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004be4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004be8:	4619      	mov	r1, r3
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f000 f83e 	bl	8004c6c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004bf0:	e023      	b.n	8004c3a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004bf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d009      	beq.n	8004c12 <HAL_UART_IRQHandler+0x4ea>
 8004bfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d003      	beq.n	8004c12 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 f959 	bl	8004ec2 <UART_Transmit_IT>
    return;
 8004c10:	e014      	b.n	8004c3c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00e      	beq.n	8004c3c <HAL_UART_IRQHandler+0x514>
 8004c1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d008      	beq.n	8004c3c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f000 f999 	bl	8004f62 <UART_EndTransmit_IT>
    return;
 8004c30:	e004      	b.n	8004c3c <HAL_UART_IRQHandler+0x514>
    return;
 8004c32:	bf00      	nop
 8004c34:	e002      	b.n	8004c3c <HAL_UART_IRQHandler+0x514>
      return;
 8004c36:	bf00      	nop
 8004c38:	e000      	b.n	8004c3c <HAL_UART_IRQHandler+0x514>
      return;
 8004c3a:	bf00      	nop
  }
}
 8004c3c:	37e8      	adds	r7, #232	; 0xe8
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop

08004c44 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004c4c:	bf00      	nop
 8004c4e:	370c      	adds	r7, #12
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr

08004c58 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004c60:	bf00      	nop
 8004c62:	370c      	adds	r7, #12
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	460b      	mov	r3, r1
 8004c76:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004c78:	bf00      	nop
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr

08004c84 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b090      	sub	sp, #64	; 0x40
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	60f8      	str	r0, [r7, #12]
 8004c8c:	60b9      	str	r1, [r7, #8]
 8004c8e:	603b      	str	r3, [r7, #0]
 8004c90:	4613      	mov	r3, r2
 8004c92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c94:	e050      	b.n	8004d38 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c9c:	d04c      	beq.n	8004d38 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004c9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d007      	beq.n	8004cb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ca4:	f7fd fc9e 	bl	80025e4 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d241      	bcs.n	8004d38 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	330c      	adds	r3, #12
 8004cba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cbe:	e853 3f00 	ldrex	r3, [r3]
 8004cc2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004cca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	330c      	adds	r3, #12
 8004cd2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004cd4:	637a      	str	r2, [r7, #52]	; 0x34
 8004cd6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004cda:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004cdc:	e841 2300 	strex	r3, r2, [r1]
 8004ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1e5      	bne.n	8004cb4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	3314      	adds	r3, #20
 8004cee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	e853 3f00 	ldrex	r3, [r3]
 8004cf6:	613b      	str	r3, [r7, #16]
   return(result);
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	f023 0301 	bic.w	r3, r3, #1
 8004cfe:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	3314      	adds	r3, #20
 8004d06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d08:	623a      	str	r2, [r7, #32]
 8004d0a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d0c:	69f9      	ldr	r1, [r7, #28]
 8004d0e:	6a3a      	ldr	r2, [r7, #32]
 8004d10:	e841 2300 	strex	r3, r2, [r1]
 8004d14:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d16:	69bb      	ldr	r3, [r7, #24]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d1e5      	bne.n	8004ce8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2220      	movs	r2, #32
 8004d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2220      	movs	r2, #32
 8004d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e00f      	b.n	8004d58 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	4013      	ands	r3, r2
 8004d42:	68ba      	ldr	r2, [r7, #8]
 8004d44:	429a      	cmp	r2, r3
 8004d46:	bf0c      	ite	eq
 8004d48:	2301      	moveq	r3, #1
 8004d4a:	2300      	movne	r3, #0
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	461a      	mov	r2, r3
 8004d50:	79fb      	ldrb	r3, [r7, #7]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d09f      	beq.n	8004c96 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d56:	2300      	movs	r3, #0
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3740      	adds	r7, #64	; 0x40
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b085      	sub	sp, #20
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	60f8      	str	r0, [r7, #12]
 8004d68:	60b9      	str	r1, [r7, #8]
 8004d6a:	4613      	mov	r3, r2
 8004d6c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	68ba      	ldr	r2, [r7, #8]
 8004d72:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	88fa      	ldrh	r2, [r7, #6]
 8004d78:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	88fa      	ldrh	r2, [r7, #6]
 8004d7e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2222      	movs	r2, #34	; 0x22
 8004d8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68da      	ldr	r2, [r3, #12]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004da4:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	695a      	ldr	r2, [r3, #20]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f042 0201 	orr.w	r2, r2, #1
 8004db4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68da      	ldr	r2, [r3, #12]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f042 0220 	orr.w	r2, r2, #32
 8004dc4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004dc6:	2300      	movs	r3, #0
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3714      	adds	r7, #20
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b095      	sub	sp, #84	; 0x54
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	330c      	adds	r3, #12
 8004de2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004de6:	e853 3f00 	ldrex	r3, [r3]
 8004dea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dee:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004df2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	330c      	adds	r3, #12
 8004dfa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004dfc:	643a      	str	r2, [r7, #64]	; 0x40
 8004dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e00:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004e02:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004e04:	e841 2300 	strex	r3, r2, [r1]
 8004e08:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d1e5      	bne.n	8004ddc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	3314      	adds	r3, #20
 8004e16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e18:	6a3b      	ldr	r3, [r7, #32]
 8004e1a:	e853 3f00 	ldrex	r3, [r3]
 8004e1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	f023 0301 	bic.w	r3, r3, #1
 8004e26:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	3314      	adds	r3, #20
 8004e2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e30:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e38:	e841 2300 	strex	r3, r2, [r1]
 8004e3c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1e5      	bne.n	8004e10 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d119      	bne.n	8004e80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	330c      	adds	r3, #12
 8004e52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	e853 3f00 	ldrex	r3, [r3]
 8004e5a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	f023 0310 	bic.w	r3, r3, #16
 8004e62:	647b      	str	r3, [r7, #68]	; 0x44
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	330c      	adds	r3, #12
 8004e6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e6c:	61ba      	str	r2, [r7, #24]
 8004e6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e70:	6979      	ldr	r1, [r7, #20]
 8004e72:	69ba      	ldr	r2, [r7, #24]
 8004e74:	e841 2300 	strex	r3, r2, [r1]
 8004e78:	613b      	str	r3, [r7, #16]
   return(result);
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d1e5      	bne.n	8004e4c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2220      	movs	r2, #32
 8004e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004e8e:	bf00      	nop
 8004e90:	3754      	adds	r7, #84	; 0x54
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr

08004e9a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e9a:	b580      	push	{r7, lr}
 8004e9c:	b084      	sub	sp, #16
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004eb4:	68f8      	ldr	r0, [r7, #12]
 8004eb6:	f7ff fecf 	bl	8004c58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004eba:	bf00      	nop
 8004ebc:	3710      	adds	r7, #16
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}

08004ec2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004ec2:	b480      	push	{r7}
 8004ec4:	b085      	sub	sp, #20
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	2b21      	cmp	r3, #33	; 0x21
 8004ed4:	d13e      	bne.n	8004f54 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ede:	d114      	bne.n	8004f0a <UART_Transmit_IT+0x48>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	691b      	ldr	r3, [r3, #16]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d110      	bne.n	8004f0a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6a1b      	ldr	r3, [r3, #32]
 8004eec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	881b      	ldrh	r3, [r3, #0]
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004efc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6a1b      	ldr	r3, [r3, #32]
 8004f02:	1c9a      	adds	r2, r3, #2
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	621a      	str	r2, [r3, #32]
 8004f08:	e008      	b.n	8004f1c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a1b      	ldr	r3, [r3, #32]
 8004f0e:	1c59      	adds	r1, r3, #1
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	6211      	str	r1, [r2, #32]
 8004f14:	781a      	ldrb	r2, [r3, #0]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	3b01      	subs	r3, #1
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	4619      	mov	r1, r3
 8004f2a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d10f      	bne.n	8004f50 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	68da      	ldr	r2, [r3, #12]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f3e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68da      	ldr	r2, [r3, #12]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f4e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f50:	2300      	movs	r3, #0
 8004f52:	e000      	b.n	8004f56 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f54:	2302      	movs	r3, #2
  }
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3714      	adds	r7, #20
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr

08004f62 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f62:	b580      	push	{r7, lr}
 8004f64:	b082      	sub	sp, #8
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68da      	ldr	r2, [r3, #12]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f78:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2220      	movs	r2, #32
 8004f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7ff fe5e 	bl	8004c44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004f88:	2300      	movs	r3, #0
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3708      	adds	r7, #8
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}

08004f92 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004f92:	b580      	push	{r7, lr}
 8004f94:	b08c      	sub	sp, #48	; 0x30
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	2b22      	cmp	r3, #34	; 0x22
 8004fa4:	f040 80ab 	bne.w	80050fe <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fb0:	d117      	bne.n	8004fe2 <UART_Receive_IT+0x50>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d113      	bne.n	8004fe2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fd0:	b29a      	uxth	r2, r3
 8004fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fda:	1c9a      	adds	r2, r3, #2
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	629a      	str	r2, [r3, #40]	; 0x28
 8004fe0:	e026      	b.n	8005030 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ff4:	d007      	beq.n	8005006 <UART_Receive_IT+0x74>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10a      	bne.n	8005014 <UART_Receive_IT+0x82>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	691b      	ldr	r3, [r3, #16]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d106      	bne.n	8005014 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	b2da      	uxtb	r2, r3
 800500e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005010:	701a      	strb	r2, [r3, #0]
 8005012:	e008      	b.n	8005026 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	b2db      	uxtb	r3, r3
 800501c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005020:	b2da      	uxtb	r2, r3
 8005022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005024:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800502a:	1c5a      	adds	r2, r3, #1
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005034:	b29b      	uxth	r3, r3
 8005036:	3b01      	subs	r3, #1
 8005038:	b29b      	uxth	r3, r3
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	4619      	mov	r1, r3
 800503e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005040:	2b00      	cmp	r3, #0
 8005042:	d15a      	bne.n	80050fa <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68da      	ldr	r2, [r3, #12]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f022 0220 	bic.w	r2, r2, #32
 8005052:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68da      	ldr	r2, [r3, #12]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005062:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	695a      	ldr	r2, [r3, #20]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f022 0201 	bic.w	r2, r2, #1
 8005072:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2220      	movs	r2, #32
 8005078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005080:	2b01      	cmp	r3, #1
 8005082:	d135      	bne.n	80050f0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	330c      	adds	r3, #12
 8005090:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	e853 3f00 	ldrex	r3, [r3]
 8005098:	613b      	str	r3, [r7, #16]
   return(result);
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	f023 0310 	bic.w	r3, r3, #16
 80050a0:	627b      	str	r3, [r7, #36]	; 0x24
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	330c      	adds	r3, #12
 80050a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050aa:	623a      	str	r2, [r7, #32]
 80050ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ae:	69f9      	ldr	r1, [r7, #28]
 80050b0:	6a3a      	ldr	r2, [r7, #32]
 80050b2:	e841 2300 	strex	r3, r2, [r1]
 80050b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d1e5      	bne.n	800508a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 0310 	and.w	r3, r3, #16
 80050c8:	2b10      	cmp	r3, #16
 80050ca:	d10a      	bne.n	80050e2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050cc:	2300      	movs	r3, #0
 80050ce:	60fb      	str	r3, [r7, #12]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	60fb      	str	r3, [r7, #12]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	60fb      	str	r3, [r7, #12]
 80050e0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80050e6:	4619      	mov	r1, r3
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f7ff fdbf 	bl	8004c6c <HAL_UARTEx_RxEventCallback>
 80050ee:	e002      	b.n	80050f6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f7fc f995 	bl	8001420 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80050f6:	2300      	movs	r3, #0
 80050f8:	e002      	b.n	8005100 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80050fa:	2300      	movs	r3, #0
 80050fc:	e000      	b.n	8005100 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80050fe:	2302      	movs	r3, #2
  }
}
 8005100:	4618      	mov	r0, r3
 8005102:	3730      	adds	r7, #48	; 0x30
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}

08005108 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800510c:	b09f      	sub	sp, #124	; 0x7c
 800510e:	af00      	add	r7, sp, #0
 8005110:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005112:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	691b      	ldr	r3, [r3, #16]
 8005118:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800511c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800511e:	68d9      	ldr	r1, [r3, #12]
 8005120:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	ea40 0301 	orr.w	r3, r0, r1
 8005128:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800512a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800512c:	689a      	ldr	r2, [r3, #8]
 800512e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005130:	691b      	ldr	r3, [r3, #16]
 8005132:	431a      	orrs	r2, r3
 8005134:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005136:	695b      	ldr	r3, [r3, #20]
 8005138:	431a      	orrs	r2, r3
 800513a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800513c:	69db      	ldr	r3, [r3, #28]
 800513e:	4313      	orrs	r3, r2
 8005140:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005142:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800514c:	f021 010c 	bic.w	r1, r1, #12
 8005150:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005156:	430b      	orrs	r3, r1
 8005158:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800515a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	695b      	ldr	r3, [r3, #20]
 8005160:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005164:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005166:	6999      	ldr	r1, [r3, #24]
 8005168:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	ea40 0301 	orr.w	r3, r0, r1
 8005170:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005172:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	4bc5      	ldr	r3, [pc, #788]	; (800548c <UART_SetConfig+0x384>)
 8005178:	429a      	cmp	r2, r3
 800517a:	d004      	beq.n	8005186 <UART_SetConfig+0x7e>
 800517c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	4bc3      	ldr	r3, [pc, #780]	; (8005490 <UART_SetConfig+0x388>)
 8005182:	429a      	cmp	r2, r3
 8005184:	d103      	bne.n	800518e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005186:	f7fe fa47 	bl	8003618 <HAL_RCC_GetPCLK2Freq>
 800518a:	6778      	str	r0, [r7, #116]	; 0x74
 800518c:	e002      	b.n	8005194 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800518e:	f7fe fa2f 	bl	80035f0 <HAL_RCC_GetPCLK1Freq>
 8005192:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005194:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005196:	69db      	ldr	r3, [r3, #28]
 8005198:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800519c:	f040 80b6 	bne.w	800530c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80051a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80051a2:	461c      	mov	r4, r3
 80051a4:	f04f 0500 	mov.w	r5, #0
 80051a8:	4622      	mov	r2, r4
 80051aa:	462b      	mov	r3, r5
 80051ac:	1891      	adds	r1, r2, r2
 80051ae:	6439      	str	r1, [r7, #64]	; 0x40
 80051b0:	415b      	adcs	r3, r3
 80051b2:	647b      	str	r3, [r7, #68]	; 0x44
 80051b4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80051b8:	1912      	adds	r2, r2, r4
 80051ba:	eb45 0303 	adc.w	r3, r5, r3
 80051be:	f04f 0000 	mov.w	r0, #0
 80051c2:	f04f 0100 	mov.w	r1, #0
 80051c6:	00d9      	lsls	r1, r3, #3
 80051c8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80051cc:	00d0      	lsls	r0, r2, #3
 80051ce:	4602      	mov	r2, r0
 80051d0:	460b      	mov	r3, r1
 80051d2:	1911      	adds	r1, r2, r4
 80051d4:	6639      	str	r1, [r7, #96]	; 0x60
 80051d6:	416b      	adcs	r3, r5
 80051d8:	667b      	str	r3, [r7, #100]	; 0x64
 80051da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	461a      	mov	r2, r3
 80051e0:	f04f 0300 	mov.w	r3, #0
 80051e4:	1891      	adds	r1, r2, r2
 80051e6:	63b9      	str	r1, [r7, #56]	; 0x38
 80051e8:	415b      	adcs	r3, r3
 80051ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80051ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80051f0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80051f4:	f7fb fc5a 	bl	8000aac <__aeabi_uldivmod>
 80051f8:	4602      	mov	r2, r0
 80051fa:	460b      	mov	r3, r1
 80051fc:	4ba5      	ldr	r3, [pc, #660]	; (8005494 <UART_SetConfig+0x38c>)
 80051fe:	fba3 2302 	umull	r2, r3, r3, r2
 8005202:	095b      	lsrs	r3, r3, #5
 8005204:	011e      	lsls	r6, r3, #4
 8005206:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005208:	461c      	mov	r4, r3
 800520a:	f04f 0500 	mov.w	r5, #0
 800520e:	4622      	mov	r2, r4
 8005210:	462b      	mov	r3, r5
 8005212:	1891      	adds	r1, r2, r2
 8005214:	6339      	str	r1, [r7, #48]	; 0x30
 8005216:	415b      	adcs	r3, r3
 8005218:	637b      	str	r3, [r7, #52]	; 0x34
 800521a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800521e:	1912      	adds	r2, r2, r4
 8005220:	eb45 0303 	adc.w	r3, r5, r3
 8005224:	f04f 0000 	mov.w	r0, #0
 8005228:	f04f 0100 	mov.w	r1, #0
 800522c:	00d9      	lsls	r1, r3, #3
 800522e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005232:	00d0      	lsls	r0, r2, #3
 8005234:	4602      	mov	r2, r0
 8005236:	460b      	mov	r3, r1
 8005238:	1911      	adds	r1, r2, r4
 800523a:	65b9      	str	r1, [r7, #88]	; 0x58
 800523c:	416b      	adcs	r3, r5
 800523e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005240:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	461a      	mov	r2, r3
 8005246:	f04f 0300 	mov.w	r3, #0
 800524a:	1891      	adds	r1, r2, r2
 800524c:	62b9      	str	r1, [r7, #40]	; 0x28
 800524e:	415b      	adcs	r3, r3
 8005250:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005252:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005256:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800525a:	f7fb fc27 	bl	8000aac <__aeabi_uldivmod>
 800525e:	4602      	mov	r2, r0
 8005260:	460b      	mov	r3, r1
 8005262:	4b8c      	ldr	r3, [pc, #560]	; (8005494 <UART_SetConfig+0x38c>)
 8005264:	fba3 1302 	umull	r1, r3, r3, r2
 8005268:	095b      	lsrs	r3, r3, #5
 800526a:	2164      	movs	r1, #100	; 0x64
 800526c:	fb01 f303 	mul.w	r3, r1, r3
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	00db      	lsls	r3, r3, #3
 8005274:	3332      	adds	r3, #50	; 0x32
 8005276:	4a87      	ldr	r2, [pc, #540]	; (8005494 <UART_SetConfig+0x38c>)
 8005278:	fba2 2303 	umull	r2, r3, r2, r3
 800527c:	095b      	lsrs	r3, r3, #5
 800527e:	005b      	lsls	r3, r3, #1
 8005280:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005284:	441e      	add	r6, r3
 8005286:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005288:	4618      	mov	r0, r3
 800528a:	f04f 0100 	mov.w	r1, #0
 800528e:	4602      	mov	r2, r0
 8005290:	460b      	mov	r3, r1
 8005292:	1894      	adds	r4, r2, r2
 8005294:	623c      	str	r4, [r7, #32]
 8005296:	415b      	adcs	r3, r3
 8005298:	627b      	str	r3, [r7, #36]	; 0x24
 800529a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800529e:	1812      	adds	r2, r2, r0
 80052a0:	eb41 0303 	adc.w	r3, r1, r3
 80052a4:	f04f 0400 	mov.w	r4, #0
 80052a8:	f04f 0500 	mov.w	r5, #0
 80052ac:	00dd      	lsls	r5, r3, #3
 80052ae:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80052b2:	00d4      	lsls	r4, r2, #3
 80052b4:	4622      	mov	r2, r4
 80052b6:	462b      	mov	r3, r5
 80052b8:	1814      	adds	r4, r2, r0
 80052ba:	653c      	str	r4, [r7, #80]	; 0x50
 80052bc:	414b      	adcs	r3, r1
 80052be:	657b      	str	r3, [r7, #84]	; 0x54
 80052c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	461a      	mov	r2, r3
 80052c6:	f04f 0300 	mov.w	r3, #0
 80052ca:	1891      	adds	r1, r2, r2
 80052cc:	61b9      	str	r1, [r7, #24]
 80052ce:	415b      	adcs	r3, r3
 80052d0:	61fb      	str	r3, [r7, #28]
 80052d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052d6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80052da:	f7fb fbe7 	bl	8000aac <__aeabi_uldivmod>
 80052de:	4602      	mov	r2, r0
 80052e0:	460b      	mov	r3, r1
 80052e2:	4b6c      	ldr	r3, [pc, #432]	; (8005494 <UART_SetConfig+0x38c>)
 80052e4:	fba3 1302 	umull	r1, r3, r3, r2
 80052e8:	095b      	lsrs	r3, r3, #5
 80052ea:	2164      	movs	r1, #100	; 0x64
 80052ec:	fb01 f303 	mul.w	r3, r1, r3
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	00db      	lsls	r3, r3, #3
 80052f4:	3332      	adds	r3, #50	; 0x32
 80052f6:	4a67      	ldr	r2, [pc, #412]	; (8005494 <UART_SetConfig+0x38c>)
 80052f8:	fba2 2303 	umull	r2, r3, r2, r3
 80052fc:	095b      	lsrs	r3, r3, #5
 80052fe:	f003 0207 	and.w	r2, r3, #7
 8005302:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4432      	add	r2, r6
 8005308:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800530a:	e0b9      	b.n	8005480 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800530c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800530e:	461c      	mov	r4, r3
 8005310:	f04f 0500 	mov.w	r5, #0
 8005314:	4622      	mov	r2, r4
 8005316:	462b      	mov	r3, r5
 8005318:	1891      	adds	r1, r2, r2
 800531a:	6139      	str	r1, [r7, #16]
 800531c:	415b      	adcs	r3, r3
 800531e:	617b      	str	r3, [r7, #20]
 8005320:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005324:	1912      	adds	r2, r2, r4
 8005326:	eb45 0303 	adc.w	r3, r5, r3
 800532a:	f04f 0000 	mov.w	r0, #0
 800532e:	f04f 0100 	mov.w	r1, #0
 8005332:	00d9      	lsls	r1, r3, #3
 8005334:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005338:	00d0      	lsls	r0, r2, #3
 800533a:	4602      	mov	r2, r0
 800533c:	460b      	mov	r3, r1
 800533e:	eb12 0804 	adds.w	r8, r2, r4
 8005342:	eb43 0905 	adc.w	r9, r3, r5
 8005346:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	4618      	mov	r0, r3
 800534c:	f04f 0100 	mov.w	r1, #0
 8005350:	f04f 0200 	mov.w	r2, #0
 8005354:	f04f 0300 	mov.w	r3, #0
 8005358:	008b      	lsls	r3, r1, #2
 800535a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800535e:	0082      	lsls	r2, r0, #2
 8005360:	4640      	mov	r0, r8
 8005362:	4649      	mov	r1, r9
 8005364:	f7fb fba2 	bl	8000aac <__aeabi_uldivmod>
 8005368:	4602      	mov	r2, r0
 800536a:	460b      	mov	r3, r1
 800536c:	4b49      	ldr	r3, [pc, #292]	; (8005494 <UART_SetConfig+0x38c>)
 800536e:	fba3 2302 	umull	r2, r3, r3, r2
 8005372:	095b      	lsrs	r3, r3, #5
 8005374:	011e      	lsls	r6, r3, #4
 8005376:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005378:	4618      	mov	r0, r3
 800537a:	f04f 0100 	mov.w	r1, #0
 800537e:	4602      	mov	r2, r0
 8005380:	460b      	mov	r3, r1
 8005382:	1894      	adds	r4, r2, r2
 8005384:	60bc      	str	r4, [r7, #8]
 8005386:	415b      	adcs	r3, r3
 8005388:	60fb      	str	r3, [r7, #12]
 800538a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800538e:	1812      	adds	r2, r2, r0
 8005390:	eb41 0303 	adc.w	r3, r1, r3
 8005394:	f04f 0400 	mov.w	r4, #0
 8005398:	f04f 0500 	mov.w	r5, #0
 800539c:	00dd      	lsls	r5, r3, #3
 800539e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80053a2:	00d4      	lsls	r4, r2, #3
 80053a4:	4622      	mov	r2, r4
 80053a6:	462b      	mov	r3, r5
 80053a8:	1814      	adds	r4, r2, r0
 80053aa:	64bc      	str	r4, [r7, #72]	; 0x48
 80053ac:	414b      	adcs	r3, r1
 80053ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80053b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	4618      	mov	r0, r3
 80053b6:	f04f 0100 	mov.w	r1, #0
 80053ba:	f04f 0200 	mov.w	r2, #0
 80053be:	f04f 0300 	mov.w	r3, #0
 80053c2:	008b      	lsls	r3, r1, #2
 80053c4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80053c8:	0082      	lsls	r2, r0, #2
 80053ca:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80053ce:	f7fb fb6d 	bl	8000aac <__aeabi_uldivmod>
 80053d2:	4602      	mov	r2, r0
 80053d4:	460b      	mov	r3, r1
 80053d6:	4b2f      	ldr	r3, [pc, #188]	; (8005494 <UART_SetConfig+0x38c>)
 80053d8:	fba3 1302 	umull	r1, r3, r3, r2
 80053dc:	095b      	lsrs	r3, r3, #5
 80053de:	2164      	movs	r1, #100	; 0x64
 80053e0:	fb01 f303 	mul.w	r3, r1, r3
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	011b      	lsls	r3, r3, #4
 80053e8:	3332      	adds	r3, #50	; 0x32
 80053ea:	4a2a      	ldr	r2, [pc, #168]	; (8005494 <UART_SetConfig+0x38c>)
 80053ec:	fba2 2303 	umull	r2, r3, r2, r3
 80053f0:	095b      	lsrs	r3, r3, #5
 80053f2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80053f6:	441e      	add	r6, r3
 80053f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053fa:	4618      	mov	r0, r3
 80053fc:	f04f 0100 	mov.w	r1, #0
 8005400:	4602      	mov	r2, r0
 8005402:	460b      	mov	r3, r1
 8005404:	1894      	adds	r4, r2, r2
 8005406:	603c      	str	r4, [r7, #0]
 8005408:	415b      	adcs	r3, r3
 800540a:	607b      	str	r3, [r7, #4]
 800540c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005410:	1812      	adds	r2, r2, r0
 8005412:	eb41 0303 	adc.w	r3, r1, r3
 8005416:	f04f 0400 	mov.w	r4, #0
 800541a:	f04f 0500 	mov.w	r5, #0
 800541e:	00dd      	lsls	r5, r3, #3
 8005420:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005424:	00d4      	lsls	r4, r2, #3
 8005426:	4622      	mov	r2, r4
 8005428:	462b      	mov	r3, r5
 800542a:	eb12 0a00 	adds.w	sl, r2, r0
 800542e:	eb43 0b01 	adc.w	fp, r3, r1
 8005432:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	4618      	mov	r0, r3
 8005438:	f04f 0100 	mov.w	r1, #0
 800543c:	f04f 0200 	mov.w	r2, #0
 8005440:	f04f 0300 	mov.w	r3, #0
 8005444:	008b      	lsls	r3, r1, #2
 8005446:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800544a:	0082      	lsls	r2, r0, #2
 800544c:	4650      	mov	r0, sl
 800544e:	4659      	mov	r1, fp
 8005450:	f7fb fb2c 	bl	8000aac <__aeabi_uldivmod>
 8005454:	4602      	mov	r2, r0
 8005456:	460b      	mov	r3, r1
 8005458:	4b0e      	ldr	r3, [pc, #56]	; (8005494 <UART_SetConfig+0x38c>)
 800545a:	fba3 1302 	umull	r1, r3, r3, r2
 800545e:	095b      	lsrs	r3, r3, #5
 8005460:	2164      	movs	r1, #100	; 0x64
 8005462:	fb01 f303 	mul.w	r3, r1, r3
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	011b      	lsls	r3, r3, #4
 800546a:	3332      	adds	r3, #50	; 0x32
 800546c:	4a09      	ldr	r2, [pc, #36]	; (8005494 <UART_SetConfig+0x38c>)
 800546e:	fba2 2303 	umull	r2, r3, r2, r3
 8005472:	095b      	lsrs	r3, r3, #5
 8005474:	f003 020f 	and.w	r2, r3, #15
 8005478:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4432      	add	r2, r6
 800547e:	609a      	str	r2, [r3, #8]
}
 8005480:	bf00      	nop
 8005482:	377c      	adds	r7, #124	; 0x7c
 8005484:	46bd      	mov	sp, r7
 8005486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800548a:	bf00      	nop
 800548c:	40011000 	.word	0x40011000
 8005490:	40011400 	.word	0x40011400
 8005494:	51eb851f 	.word	0x51eb851f

08005498 <delay_us>:
 */

#include "delay.h"

void delay_us(uint32_t us) //利用CPU循环实现的非精准应用的微秒延时函数
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
    uint32_t delay = (HAL_RCC_GetHCLKFreq() / 8000000 * us); //使用HAL_RCC_GetHCLKFreq()函数获取主频值，经算法得到1微秒的循环次数
 80054a0:	f7fe f89a 	bl	80035d8 <HAL_RCC_GetHCLKFreq>
 80054a4:	4603      	mov	r3, r0
 80054a6:	4a09      	ldr	r2, [pc, #36]	; (80054cc <delay_us+0x34>)
 80054a8:	fba2 2303 	umull	r2, r3, r2, r3
 80054ac:	0d5a      	lsrs	r2, r3, #21
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	fb02 f303 	mul.w	r3, r2, r3
 80054b4:	60fb      	str	r3, [r7, #12]
    while (delay--); //循环delay次，达到1微秒延时
 80054b6:	bf00      	nop
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	1e5a      	subs	r2, r3, #1
 80054bc:	60fa      	str	r2, [r7, #12]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1fa      	bne.n	80054b8 <delay_us+0x20>
}
 80054c2:	bf00      	nop
 80054c4:	bf00      	nop
 80054c6:	3710      	adds	r7, #16
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	431bde83 	.word	0x431bde83

080054d0 <Forward>:
 */

#include "direct_m.h"

void Forward()
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN_GPIO_Port,EN_Pin,GPIO_PIN_RESET);
 80054d4:	2200      	movs	r2, #0
 80054d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80054da:	4808      	ldr	r0, [pc, #32]	; (80054fc <Forward+0x2c>)
 80054dc:	f7fd fc0a 	bl	8002cf4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, IN1_Pin, GPIO_PIN_SET);
 80054e0:	2201      	movs	r2, #1
 80054e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80054e6:	4805      	ldr	r0, [pc, #20]	; (80054fc <Forward+0x2c>)
 80054e8:	f7fd fc04 	bl	8002cf4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, IN2_Pin, GPIO_PIN_RESET);
 80054ec:	2200      	movs	r2, #0
 80054ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80054f2:	4802      	ldr	r0, [pc, #8]	; (80054fc <Forward+0x2c>)
 80054f4:	f7fd fbfe 	bl	8002cf4 <HAL_GPIO_WritePin>
}
 80054f8:	bf00      	nop
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	40020c00 	.word	0x40020c00

08005500 <Back>:

void Back()
{
 8005500:	b580      	push	{r7, lr}
 8005502:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN_GPIO_Port,EN_Pin,GPIO_PIN_RESET);
 8005504:	2200      	movs	r2, #0
 8005506:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800550a:	4808      	ldr	r0, [pc, #32]	; (800552c <Back+0x2c>)
 800550c:	f7fd fbf2 	bl	8002cf4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, IN1_Pin, GPIO_PIN_RESET);
 8005510:	2200      	movs	r2, #0
 8005512:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005516:	4805      	ldr	r0, [pc, #20]	; (800552c <Back+0x2c>)
 8005518:	f7fd fbec 	bl	8002cf4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, IN2_Pin, GPIO_PIN_SET);
 800551c:	2201      	movs	r2, #1
 800551e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005522:	4802      	ldr	r0, [pc, #8]	; (800552c <Back+0x2c>)
 8005524:	f7fd fbe6 	bl	8002cf4 <HAL_GPIO_WritePin>
	}
 8005528:	bf00      	nop
 800552a:	bd80      	pop	{r7, pc}
 800552c:	40020c00 	.word	0x40020c00

08005530 <Stop>:

void Stop(void)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN_GPIO_Port,EN_Pin,GPIO_PIN_RESET);
 8005534:	2200      	movs	r2, #0
 8005536:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800553a:	4808      	ldr	r0, [pc, #32]	; (800555c <Stop+0x2c>)
 800553c:	f7fd fbda 	bl	8002cf4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, IN1_Pin, GPIO_PIN_SET);
 8005540:	2201      	movs	r2, #1
 8005542:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005546:	4805      	ldr	r0, [pc, #20]	; (800555c <Stop+0x2c>)
 8005548:	f7fd fbd4 	bl	8002cf4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, IN2_Pin, GPIO_PIN_SET);
 800554c:	2201      	movs	r2, #1
 800554e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005552:	4802      	ldr	r0, [pc, #8]	; (800555c <Stop+0x2c>)
 8005554:	f7fd fbce 	bl	8002cf4 <HAL_GPIO_WritePin>
}
 8005558:	bf00      	nop
 800555a:	bd80      	pop	{r7, pc}
 800555c:	40020c00 	.word	0x40020c00

08005560 <dj1>:
 */

#include "ele.h"

void dj1()
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b082      	sub	sp, #8
 8005564:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, EN1_Pin, GPIO_PIN_RESET);
 8005566:	2200      	movs	r2, #0
 8005568:	2110      	movs	r1, #16
 800556a:	480f      	ldr	r0, [pc, #60]	; (80055a8 <dj1+0x48>)
 800556c:	f7fd fbc2 	bl	8002cf4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, DIR1_Pin, GPIO_PIN_SET);
 8005570:	2201      	movs	r2, #1
 8005572:	2140      	movs	r1, #64	; 0x40
 8005574:	480c      	ldr	r0, [pc, #48]	; (80055a8 <dj1+0x48>)
 8005576:	f7fd fbbd 	bl	8002cf4 <HAL_GPIO_WritePin>

    for(int i=0;i<100;i++){
 800557a:	2300      	movs	r3, #0
 800557c:	607b      	str	r3, [r7, #4]
 800557e:	e009      	b.n	8005594 <dj1+0x34>
		__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,i);
 8005580:	4b0a      	ldr	r3, [pc, #40]	; (80055ac <dj1+0x4c>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	687a      	ldr	r2, [r7, #4]
 8005586:	635a      	str	r2, [r3, #52]	; 0x34
		delay_us(10);
 8005588:	200a      	movs	r0, #10
 800558a:	f7ff ff85 	bl	8005498 <delay_us>
    for(int i=0;i<100;i++){
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	3301      	adds	r3, #1
 8005592:	607b      	str	r3, [r7, #4]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2b63      	cmp	r3, #99	; 0x63
 8005598:	ddf2      	ble.n	8005580 <dj1+0x20>
            }
   HAL_Delay(100);
 800559a:	2064      	movs	r0, #100	; 0x64
 800559c:	f7fd f82e 	bl	80025fc <HAL_Delay>
}
 80055a0:	bf00      	nop
 80055a2:	3708      	adds	r7, #8
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}
 80055a8:	40020000 	.word	0x40020000
 80055ac:	200002b0 	.word	0x200002b0

080055b0 <dj2>:

void dj2()
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b082      	sub	sp, #8
 80055b4:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, EN2_Pin, GPIO_PIN_RESET);
 80055b6:	2200      	movs	r2, #0
 80055b8:	2110      	movs	r1, #16
 80055ba:	4813      	ldr	r0, [pc, #76]	; (8005608 <dj2+0x58>)
 80055bc:	f7fd fb9a 	bl	8002cf4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, DIR2_Pin, GPIO_PIN_RESET);
 80055c0:	2200      	movs	r2, #0
 80055c2:	2180      	movs	r1, #128	; 0x80
 80055c4:	4811      	ldr	r0, [pc, #68]	; (800560c <dj2+0x5c>)
 80055c6:	f7fd fb95 	bl	8002cf4 <HAL_GPIO_WritePin>

    __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 80055ca:	4b11      	ldr	r3, [pc, #68]	; (8005610 <dj2+0x60>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2200      	movs	r2, #0
 80055d0:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_Delay(200);
 80055d2:	20c8      	movs	r0, #200	; 0xc8
 80055d4:	f7fd f812 	bl	80025fc <HAL_Delay>

    for(int i=0;i<10;i++){
 80055d8:	2300      	movs	r3, #0
 80055da:	607b      	str	r3, [r7, #4]
 80055dc:	e009      	b.n	80055f2 <dj2+0x42>
     	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,i);
 80055de:	4b0c      	ldr	r3, [pc, #48]	; (8005610 <dj2+0x60>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	635a      	str	r2, [r3, #52]	; 0x34
    	delay_us(10);
 80055e6:	200a      	movs	r0, #10
 80055e8:	f7ff ff56 	bl	8005498 <delay_us>
    for(int i=0;i<10;i++){
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	3301      	adds	r3, #1
 80055f0:	607b      	str	r3, [r7, #4]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2b09      	cmp	r3, #9
 80055f6:	ddf2      	ble.n	80055de <dj2+0x2e>
    }
      HAL_Delay(400);
 80055f8:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80055fc:	f7fc fffe 	bl	80025fc <HAL_Delay>

}
 8005600:	bf00      	nop
 8005602:	3708      	adds	r7, #8
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	40020800 	.word	0x40020800
 800560c:	40020000 	.word	0x40020000
 8005610:	200001d8 	.word	0x200001d8

08005614 <dj3>:

void dj3()
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, EN3_Pin, GPIO_PIN_RESET);
 800561a:	2200      	movs	r2, #0
 800561c:	2101      	movs	r1, #1
 800561e:	480e      	ldr	r0, [pc, #56]	; (8005658 <dj3+0x44>)
 8005620:	f7fd fb68 	bl	8002cf4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, DIR3_Pin, GPIO_PIN_RESET);
 8005624:	2200      	movs	r2, #0
 8005626:	2180      	movs	r1, #128	; 0x80
 8005628:	480c      	ldr	r0, [pc, #48]	; (800565c <dj3+0x48>)
 800562a:	f7fd fb63 	bl	8002cf4 <HAL_GPIO_WritePin>

	for(int i=0;i<10;i++){
 800562e:	2300      	movs	r3, #0
 8005630:	607b      	str	r3, [r7, #4]
 8005632:	e009      	b.n	8005648 <dj3+0x34>

	    __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,i);
 8005634:	4b0a      	ldr	r3, [pc, #40]	; (8005660 <dj3+0x4c>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	687a      	ldr	r2, [r7, #4]
 800563a:	641a      	str	r2, [r3, #64]	; 0x40
	     delay_us(10);
 800563c:	200a      	movs	r0, #10
 800563e:	f7ff ff2b 	bl	8005498 <delay_us>
	for(int i=0;i<10;i++){
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	3301      	adds	r3, #1
 8005646:	607b      	str	r3, [r7, #4]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2b09      	cmp	r3, #9
 800564c:	ddf2      	ble.n	8005634 <dj3+0x20>
	}
}
 800564e:	bf00      	nop
 8005650:	bf00      	nop
 8005652:	3708      	adds	r7, #8
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}
 8005658:	40020400 	.word	0x40020400
 800565c:	40021000 	.word	0x40021000
 8005660:	200001d8 	.word	0x200001d8

08005664 <dj4>:

void dj4()
{
 8005664:	b480      	push	{r7}
 8005666:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOA, EN1_Pin, GPIO_PIN_SET);
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,0);
 8005668:	4b04      	ldr	r3, [pc, #16]	; (800567c <dj4+0x18>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2200      	movs	r2, #0
 800566e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005670:	bf00      	nop
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr
 800567a:	bf00      	nop
 800567c:	200002b0 	.word	0x200002b0

08005680 <dj5>:

void dj5()
{
 8005680:	b480      	push	{r7}
 8005682:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOC, EN2_Pin, GPIO_PIN_SET);
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 8005684:	4b04      	ldr	r3, [pc, #16]	; (8005698 <dj5+0x18>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	2200      	movs	r2, #0
 800568a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800568c:	bf00      	nop
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr
 8005696:	bf00      	nop
 8005698:	200001d8 	.word	0x200001d8

0800569c <dj6>:

void dj6()
{
 800569c:	b480      	push	{r7}
 800569e:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOB, EN3_Pin, GPIO_PIN_SET);
	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,0);
 80056a0:	4b04      	ldr	r3, [pc, #16]	; (80056b4 <dj6+0x18>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2200      	movs	r2, #0
 80056a6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80056a8:	bf00      	nop
 80056aa:	46bd      	mov	sp, r7
 80056ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b0:	4770      	bx	lr
 80056b2:	bf00      	nop
 80056b4:	200001d8 	.word	0x200001d8

080056b8 <full0>:
				  }

}

// 发送满载函数
void full0(void) {
 80056b8:	b580      	push	{r7, lr}
 80056ba:	af00      	add	r7, sp, #0
    switch (bin[0]) {
 80056bc:	4b19      	ldr	r3, [pc, #100]	; (8005724 <full0+0x6c>)
 80056be:	881b      	ldrh	r3, [r3, #0]
 80056c0:	3b02      	subs	r3, #2
 80056c2:	2b03      	cmp	r3, #3
 80056c4:	d82a      	bhi.n	800571c <full0+0x64>
 80056c6:	a201      	add	r2, pc, #4	; (adr r2, 80056cc <full0+0x14>)
 80056c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056cc:	080056ed 	.word	0x080056ed
 80056d0:	080056fd 	.word	0x080056fd
 80056d4:	0800570d 	.word	0x0800570d
 80056d8:	080056dd 	.word	0x080056dd
        case 5:
            sprintf(str, "t5.txt=\"已满载\"");
 80056dc:	4912      	ldr	r1, [pc, #72]	; (8005728 <full0+0x70>)
 80056de:	4813      	ldr	r0, [pc, #76]	; (800572c <full0+0x74>)
 80056e0:	f000 fbf4 	bl	8005ecc <siprintf>
            tjc_send_string(str);
 80056e4:	4811      	ldr	r0, [pc, #68]	; (800572c <full0+0x74>)
 80056e6:	f000 facb 	bl	8005c80 <tjc_send_string>
            break;
 80056ea:	e018      	b.n	800571e <full0+0x66>
        case 2:
            sprintf(str, "t6.txt=\"已满载\"");
 80056ec:	4910      	ldr	r1, [pc, #64]	; (8005730 <full0+0x78>)
 80056ee:	480f      	ldr	r0, [pc, #60]	; (800572c <full0+0x74>)
 80056f0:	f000 fbec 	bl	8005ecc <siprintf>
            tjc_send_string(str);
 80056f4:	480d      	ldr	r0, [pc, #52]	; (800572c <full0+0x74>)
 80056f6:	f000 fac3 	bl	8005c80 <tjc_send_string>
            break;
 80056fa:	e010      	b.n	800571e <full0+0x66>
        case 3:
            sprintf(str, "t7.txt=\"已满载\"");
 80056fc:	490d      	ldr	r1, [pc, #52]	; (8005734 <full0+0x7c>)
 80056fe:	480b      	ldr	r0, [pc, #44]	; (800572c <full0+0x74>)
 8005700:	f000 fbe4 	bl	8005ecc <siprintf>
            tjc_send_string(str);
 8005704:	4809      	ldr	r0, [pc, #36]	; (800572c <full0+0x74>)
 8005706:	f000 fabb 	bl	8005c80 <tjc_send_string>
            break;
 800570a:	e008      	b.n	800571e <full0+0x66>
        case 4:
            sprintf(str, "t8.txt=\"已满载\"");
 800570c:	490a      	ldr	r1, [pc, #40]	; (8005738 <full0+0x80>)
 800570e:	4807      	ldr	r0, [pc, #28]	; (800572c <full0+0x74>)
 8005710:	f000 fbdc 	bl	8005ecc <siprintf>
            tjc_send_string(str);
 8005714:	4805      	ldr	r0, [pc, #20]	; (800572c <full0+0x74>)
 8005716:	f000 fab3 	bl	8005c80 <tjc_send_string>
            break;
 800571a:	e000      	b.n	800571e <full0+0x66>
        default:
            break;
 800571c:	bf00      	nop
    }
}
 800571e:	bf00      	nop
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	200000cc 	.word	0x200000cc
 8005728:	08007144 	.word	0x08007144
 800572c:	20000174 	.word	0x20000174
 8005730:	08007154 	.word	0x08007154
 8005734:	08007164 	.word	0x08007164
 8005738:	08007174 	.word	0x08007174
 800573c:	00000000 	.word	0x00000000

08005740 <Servo_Control_up>:
 */
#include "motor.h"
#include "../../icode/delay/delay.h"

void Servo_Control_up(uint16_t angle)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	4603      	mov	r3, r0
 8005748:	80fb      	strh	r3, [r7, #6]
   float temp;
   temp =(1.0 / 9.0) * angle + 5.0;//占空比值 = 1/9 * 角度 + 5
 800574a:	88fb      	ldrh	r3, [r7, #6]
 800574c:	4618      	mov	r0, r3
 800574e:	f7fa fee1 	bl	8000514 <__aeabi_i2d>
 8005752:	a315      	add	r3, pc, #84	; (adr r3, 80057a8 <Servo_Control_up+0x68>)
 8005754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005758:	f7fa ff46 	bl	80005e8 <__aeabi_dmul>
 800575c:	4602      	mov	r2, r0
 800575e:	460b      	mov	r3, r1
 8005760:	4610      	mov	r0, r2
 8005762:	4619      	mov	r1, r3
 8005764:	f04f 0200 	mov.w	r2, #0
 8005768:	4b0d      	ldr	r3, [pc, #52]	; (80057a0 <Servo_Control_up+0x60>)
 800576a:	f7fa fd87 	bl	800027c <__adddf3>
 800576e:	4602      	mov	r2, r0
 8005770:	460b      	mov	r3, r1
 8005772:	4610      	mov	r0, r2
 8005774:	4619      	mov	r1, r3
 8005776:	f7fb f949 	bl	8000a0c <__aeabi_d2f>
 800577a:	4603      	mov	r3, r0
 800577c:	60fb      	str	r3, [r7, #12]
   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t )temp);
 800577e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005782:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005786:	ee17 3a90 	vmov	r3, s15
 800578a:	b29a      	uxth	r2, r3
 800578c:	4b05      	ldr	r3, [pc, #20]	; (80057a4 <Servo_Control_up+0x64>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005792:	bf00      	nop
 8005794:	3710      	adds	r7, #16
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	f3af 8000 	nop.w
 80057a0:	40140000 	.word	0x40140000
 80057a4:	20000220 	.word	0x20000220
 80057a8:	1c71c71c 	.word	0x1c71c71c
 80057ac:	3fbc71c7 	.word	0x3fbc71c7

080057b0 <Servo_Control_down>:

void Servo_Control_down(uint16_t angle)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	4603      	mov	r3, r0
 80057b8:	80fb      	strh	r3, [r7, #6]
   float temp;
   temp =(1.0 / 9.0) * angle + 5.0;//占空比值 = 1/9 * 角度 + 5
 80057ba:	88fb      	ldrh	r3, [r7, #6]
 80057bc:	4618      	mov	r0, r3
 80057be:	f7fa fea9 	bl	8000514 <__aeabi_i2d>
 80057c2:	a315      	add	r3, pc, #84	; (adr r3, 8005818 <Servo_Control_down+0x68>)
 80057c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c8:	f7fa ff0e 	bl	80005e8 <__aeabi_dmul>
 80057cc:	4602      	mov	r2, r0
 80057ce:	460b      	mov	r3, r1
 80057d0:	4610      	mov	r0, r2
 80057d2:	4619      	mov	r1, r3
 80057d4:	f04f 0200 	mov.w	r2, #0
 80057d8:	4b0d      	ldr	r3, [pc, #52]	; (8005810 <Servo_Control_down+0x60>)
 80057da:	f7fa fd4f 	bl	800027c <__adddf3>
 80057de:	4602      	mov	r2, r0
 80057e0:	460b      	mov	r3, r1
 80057e2:	4610      	mov	r0, r2
 80057e4:	4619      	mov	r1, r3
 80057e6:	f7fb f911 	bl	8000a0c <__aeabi_d2f>
 80057ea:	4603      	mov	r3, r0
 80057ec:	60fb      	str	r3, [r7, #12]
   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t )temp);
 80057ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80057f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057f6:	ee17 3a90 	vmov	r3, s15
 80057fa:	b29a      	uxth	r2, r3
 80057fc:	4b05      	ldr	r3, [pc, #20]	; (8005814 <Servo_Control_down+0x64>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	639a      	str	r2, [r3, #56]	; 0x38
}
 8005802:	bf00      	nop
 8005804:	3710      	adds	r7, #16
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	f3af 8000 	nop.w
 8005810:	40140000 	.word	0x40140000
 8005814:	20000220 	.word	0x20000220
 8005818:	1c71c71c 	.word	0x1c71c71c
 800581c:	3fbc71c7 	.word	0x3fbc71c7

08005820 <Servo_Control_a>:

void Servo_Control_a(uint16_t angle)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	4603      	mov	r3, r0
 8005828:	80fb      	strh	r3, [r7, #6]
   float temp;
   temp =(1.0 / 9.0) * angle + 5.0;//占空比值 = 1/9 * 角度 + 5
 800582a:	88fb      	ldrh	r3, [r7, #6]
 800582c:	4618      	mov	r0, r3
 800582e:	f7fa fe71 	bl	8000514 <__aeabi_i2d>
 8005832:	a315      	add	r3, pc, #84	; (adr r3, 8005888 <Servo_Control_a+0x68>)
 8005834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005838:	f7fa fed6 	bl	80005e8 <__aeabi_dmul>
 800583c:	4602      	mov	r2, r0
 800583e:	460b      	mov	r3, r1
 8005840:	4610      	mov	r0, r2
 8005842:	4619      	mov	r1, r3
 8005844:	f04f 0200 	mov.w	r2, #0
 8005848:	4b0d      	ldr	r3, [pc, #52]	; (8005880 <Servo_Control_a+0x60>)
 800584a:	f7fa fd17 	bl	800027c <__adddf3>
 800584e:	4602      	mov	r2, r0
 8005850:	460b      	mov	r3, r1
 8005852:	4610      	mov	r0, r2
 8005854:	4619      	mov	r1, r3
 8005856:	f7fb f8d9 	bl	8000a0c <__aeabi_d2f>
 800585a:	4603      	mov	r3, r0
 800585c:	60fb      	str	r3, [r7, #12]
   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, (uint16_t )temp);
 800585e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005862:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005866:	ee17 3a90 	vmov	r3, s15
 800586a:	b29a      	uxth	r2, r3
 800586c:	4b05      	ldr	r3, [pc, #20]	; (8005884 <Servo_Control_a+0x64>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8005872:	bf00      	nop
 8005874:	3710      	adds	r7, #16
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	f3af 8000 	nop.w
 8005880:	40140000 	.word	0x40140000
 8005884:	20000220 	.word	0x20000220
 8005888:	1c71c71c 	.word	0x1c71c71c
 800588c:	3fbc71c7 	.word	0x3fbc71c7

08005890 <Servo_Control_b>:

void Servo_Control_b(uint16_t angle)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b084      	sub	sp, #16
 8005894:	af00      	add	r7, sp, #0
 8005896:	4603      	mov	r3, r0
 8005898:	80fb      	strh	r3, [r7, #6]
   float temp;
   temp =(1.0 / 9.0) * angle + 5.0;//占空比值 = 1/9 * 角度 + 5
 800589a:	88fb      	ldrh	r3, [r7, #6]
 800589c:	4618      	mov	r0, r3
 800589e:	f7fa fe39 	bl	8000514 <__aeabi_i2d>
 80058a2:	a315      	add	r3, pc, #84	; (adr r3, 80058f8 <Servo_Control_b+0x68>)
 80058a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a8:	f7fa fe9e 	bl	80005e8 <__aeabi_dmul>
 80058ac:	4602      	mov	r2, r0
 80058ae:	460b      	mov	r3, r1
 80058b0:	4610      	mov	r0, r2
 80058b2:	4619      	mov	r1, r3
 80058b4:	f04f 0200 	mov.w	r2, #0
 80058b8:	4b0d      	ldr	r3, [pc, #52]	; (80058f0 <Servo_Control_b+0x60>)
 80058ba:	f7fa fcdf 	bl	800027c <__adddf3>
 80058be:	4602      	mov	r2, r0
 80058c0:	460b      	mov	r3, r1
 80058c2:	4610      	mov	r0, r2
 80058c4:	4619      	mov	r1, r3
 80058c6:	f7fb f8a1 	bl	8000a0c <__aeabi_d2f>
 80058ca:	4603      	mov	r3, r0
 80058cc:	60fb      	str	r3, [r7, #12]
   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, (uint16_t )temp);
 80058ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80058d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058d6:	ee17 3a90 	vmov	r3, s15
 80058da:	b29a      	uxth	r2, r3
 80058dc:	4b05      	ldr	r3, [pc, #20]	; (80058f4 <Servo_Control_b+0x64>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	641a      	str	r2, [r3, #64]	; 0x40
}
 80058e2:	bf00      	nop
 80058e4:	3710      	adds	r7, #16
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	f3af 8000 	nop.w
 80058f0:	40140000 	.word	0x40140000
 80058f4:	20000220 	.word	0x20000220
 80058f8:	1c71c71c 	.word	0x1c71c71c
 80058fc:	3fbc71c7 	.word	0x3fbc71c7

08005900 <Servo_Control_c>:

void Servo_Control_c(uint16_t angle)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af00      	add	r7, sp, #0
 8005906:	4603      	mov	r3, r0
 8005908:	80fb      	strh	r3, [r7, #6]
   float temp;
   temp =(1.0 / 9.0) * angle + 5.0;//占空比值 = 1/9 * 角度 + 5
 800590a:	88fb      	ldrh	r3, [r7, #6]
 800590c:	4618      	mov	r0, r3
 800590e:	f7fa fe01 	bl	8000514 <__aeabi_i2d>
 8005912:	a315      	add	r3, pc, #84	; (adr r3, 8005968 <Servo_Control_c+0x68>)
 8005914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005918:	f7fa fe66 	bl	80005e8 <__aeabi_dmul>
 800591c:	4602      	mov	r2, r0
 800591e:	460b      	mov	r3, r1
 8005920:	4610      	mov	r0, r2
 8005922:	4619      	mov	r1, r3
 8005924:	f04f 0200 	mov.w	r2, #0
 8005928:	4b0d      	ldr	r3, [pc, #52]	; (8005960 <Servo_Control_c+0x60>)
 800592a:	f7fa fca7 	bl	800027c <__adddf3>
 800592e:	4602      	mov	r2, r0
 8005930:	460b      	mov	r3, r1
 8005932:	4610      	mov	r0, r2
 8005934:	4619      	mov	r1, r3
 8005936:	f7fb f869 	bl	8000a0c <__aeabi_d2f>
 800593a:	4603      	mov	r3, r0
 800593c:	60fb      	str	r3, [r7, #12]
   __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, (uint16_t )temp);
 800593e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005942:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005946:	ee17 3a90 	vmov	r3, s15
 800594a:	b29a      	uxth	r2, r3
 800594c:	4b05      	ldr	r3, [pc, #20]	; (8005964 <Servo_Control_c+0x64>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005952:	bf00      	nop
 8005954:	3710      	adds	r7, #16
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	f3af 8000 	nop.w
 8005960:	40140000 	.word	0x40140000
 8005964:	20000268 	.word	0x20000268
 8005968:	1c71c71c 	.word	0x1c71c71c
 800596c:	3fbc71c7 	.word	0x3fbc71c7

08005970 <Servo_Control_d>:

void Servo_Control_d(uint16_t angle)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	4603      	mov	r3, r0
 8005978:	80fb      	strh	r3, [r7, #6]
   float temp;
   temp =(1.0 / 9.0) * angle + 5.0;//占空比值 = 1/9 * 角度 + 5
 800597a:	88fb      	ldrh	r3, [r7, #6]
 800597c:	4618      	mov	r0, r3
 800597e:	f7fa fdc9 	bl	8000514 <__aeabi_i2d>
 8005982:	a315      	add	r3, pc, #84	; (adr r3, 80059d8 <Servo_Control_d+0x68>)
 8005984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005988:	f7fa fe2e 	bl	80005e8 <__aeabi_dmul>
 800598c:	4602      	mov	r2, r0
 800598e:	460b      	mov	r3, r1
 8005990:	4610      	mov	r0, r2
 8005992:	4619      	mov	r1, r3
 8005994:	f04f 0200 	mov.w	r2, #0
 8005998:	4b0d      	ldr	r3, [pc, #52]	; (80059d0 <Servo_Control_d+0x60>)
 800599a:	f7fa fc6f 	bl	800027c <__adddf3>
 800599e:	4602      	mov	r2, r0
 80059a0:	460b      	mov	r3, r1
 80059a2:	4610      	mov	r0, r2
 80059a4:	4619      	mov	r1, r3
 80059a6:	f7fb f831 	bl	8000a0c <__aeabi_d2f>
 80059aa:	4603      	mov	r3, r0
 80059ac:	60fb      	str	r3, [r7, #12]
   __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, (uint16_t )temp);
 80059ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80059b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059b6:	ee17 3a90 	vmov	r3, s15
 80059ba:	b29a      	uxth	r2, r3
 80059bc:	4b05      	ldr	r3, [pc, #20]	; (80059d4 <Servo_Control_d+0x64>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80059c2:	bf00      	nop
 80059c4:	3710      	adds	r7, #16
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	f3af 8000 	nop.w
 80059d0:	40140000 	.word	0x40140000
 80059d4:	20000268 	.word	0x20000268
 80059d8:	1c71c71c 	.word	0x1c71c71c
 80059dc:	3fbc71c7 	.word	0x3fbc71c7

080059e0 <on>:

//45中间，75/15最外面
void on()
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	af00      	add	r7, sp, #0
	Servo_Control_c(112);
 80059e4:	2070      	movs	r0, #112	; 0x70
 80059e6:	f7ff ff8b 	bl	8005900 <Servo_Control_c>
	delay_us(100000);
 80059ea:	480a      	ldr	r0, [pc, #40]	; (8005a14 <on+0x34>)
 80059ec:	f7ff fd54 	bl	8005498 <delay_us>
	Servo_Control_d(112);
 80059f0:	2070      	movs	r0, #112	; 0x70
 80059f2:	f7ff ffbd 	bl	8005970 <Servo_Control_d>
	delay_us(1000000);
 80059f6:	4808      	ldr	r0, [pc, #32]	; (8005a18 <on+0x38>)
 80059f8:	f7ff fd4e 	bl	8005498 <delay_us>
	Servo_Control_a(10);
 80059fc:	200a      	movs	r0, #10
 80059fe:	f7ff ff0f 	bl	8005820 <Servo_Control_a>
	delay_us(100000);
 8005a02:	4804      	ldr	r0, [pc, #16]	; (8005a14 <on+0x34>)
 8005a04:	f7ff fd48 	bl	8005498 <delay_us>
	Servo_Control_b(6);
 8005a08:	2006      	movs	r0, #6
 8005a0a:	f7ff ff41 	bl	8005890 <Servo_Control_b>
}
 8005a0e:	bf00      	nop
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	000186a0 	.word	0x000186a0
 8005a18:	000f4240 	.word	0x000f4240

08005a1c <off>:

void off()
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	af00      	add	r7, sp, #0
	Servo_Control_b(40);
 8005a20:	2028      	movs	r0, #40	; 0x28
 8005a22:	f7ff ff35 	bl	8005890 <Servo_Control_b>
	delay_us(100000);
 8005a26:	480b      	ldr	r0, [pc, #44]	; (8005a54 <off+0x38>)
 8005a28:	f7ff fd36 	bl	8005498 <delay_us>
	Servo_Control_a(40);
 8005a2c:	2028      	movs	r0, #40	; 0x28
 8005a2e:	f7ff fef7 	bl	8005820 <Servo_Control_a>
	delay_us(1000000);
 8005a32:	4809      	ldr	r0, [pc, #36]	; (8005a58 <off+0x3c>)
 8005a34:	f7ff fd30 	bl	8005498 <delay_us>
	Servo_Control_d(63);
 8005a38:	203f      	movs	r0, #63	; 0x3f
 8005a3a:	f7ff ff99 	bl	8005970 <Servo_Control_d>
	delay_us(100000);
 8005a3e:	4805      	ldr	r0, [pc, #20]	; (8005a54 <off+0x38>)
 8005a40:	f7ff fd2a 	bl	8005498 <delay_us>
	Servo_Control_c(53);
 8005a44:	2035      	movs	r0, #53	; 0x35
 8005a46:	f7ff ff5b 	bl	8005900 <Servo_Control_c>
	delay_us(1000000);
 8005a4a:	4803      	ldr	r0, [pc, #12]	; (8005a58 <off+0x3c>)
 8005a4c:	f7ff fd24 	bl	8005498 <delay_us>

}
 8005a50:	bf00      	nop
 8005a52:	bd80      	pop	{r7, pc}
 8005a54:	000186a0 	.word	0x000186a0
 8005a58:	000f4240 	.word	0x000f4240

08005a5c <RingBuffer_Init>:
 */

#include "ring_buffer.h"

// 初始化缓冲区
void RingBuffer_Init(RingBuffer *buf) {
 8005a5c:	b480      	push	{r7}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
    buf->head = 0;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
    buf->tail = 0;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
}
 8005a74:	bf00      	nop
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <RingBuffer_Write>:
    buf->head = 0;
    buf->tail = 0;
}

// 向缓冲区写入数据
uint8_t RingBuffer_Write(RingBuffer *buf, uint8_t data) {
 8005a80:	b480      	push	{r7}
 8005a82:	b085      	sub	sp, #20
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	460b      	mov	r3, r1
 8005a8a:	70fb      	strb	r3, [r7, #3]
    uint16_t next_head = (buf->head + 1) % BUFFER_SIZE;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	3301      	adds	r3, #1
 8005a96:	425a      	negs	r2, r3
 8005a98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a9c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005aa0:	bf58      	it	pl
 8005aa2:	4253      	negpl	r3, r2
 8005aa4:	81fb      	strh	r3, [r7, #14]
    if (next_head != buf->tail) {  // 检查缓冲区是否已满
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	89fa      	ldrh	r2, [r7, #14]
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d00d      	beq.n	8005ad0 <RingBuffer_Write+0x50>
        buf->data[buf->head] = data;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	4619      	mov	r1, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	78fa      	ldrb	r2, [r7, #3]
 8005ac2:	545a      	strb	r2, [r3, r1]
        buf->head = next_head;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	89fa      	ldrh	r2, [r7, #14]
 8005ac8:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
        return 1;  // 写入成功
 8005acc:	2301      	movs	r3, #1
 8005ace:	e000      	b.n	8005ad2 <RingBuffer_Write+0x52>
    }
    return 0;  // 缓冲区已满，写入失败
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3714      	adds	r7, #20
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005adc:	4770      	bx	lr

08005ade <RingBuffer_Read>:

// 从缓冲区读取数据
uint8_t RingBuffer_Read(RingBuffer *buf, uint8_t *data) {
 8005ade:	b480      	push	{r7}
 8005ae0:	b083      	sub	sp, #12
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	6078      	str	r0, [r7, #4]
 8005ae6:	6039      	str	r1, [r7, #0]
    if (buf->tail != buf->head) {  // 检查缓冲区是否有数据
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8005aee:	b29a      	uxth	r2, r3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d01a      	beq.n	8005b32 <RingBuffer_Read+0x54>
        *data = buf->data[buf->tail];
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	461a      	mov	r2, r3
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	5c9a      	ldrb	r2, [r3, r2]
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	701a      	strb	r2, [r3, #0]
        buf->tail = (buf->tail + 1) % BUFFER_SIZE;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	3301      	adds	r3, #1
 8005b18:	425a      	negs	r2, r3
 8005b1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b1e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005b22:	bf58      	it	pl
 8005b24:	4253      	negpl	r3, r2
 8005b26:	b29a      	uxth	r2, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
        return 1;  // 读取成功
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e000      	b.n	8005b34 <RingBuffer_Read+0x56>
    }
    return 0;  // 缓冲区为空，读取失败
 8005b32:	2300      	movs	r3, #0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <rubbish>:
 */
#include "rubbish.h"


void rubbish(void)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	af00      	add	r7, sp, #0
    switch (rab[0])
 8005b44:	4b37      	ldr	r3, [pc, #220]	; (8005c24 <rubbish+0xe4>)
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	3b33      	subs	r3, #51	; 0x33
 8005b4a:	2b05      	cmp	r3, #5
 8005b4c:	d866      	bhi.n	8005c1c <rubbish+0xdc>
 8005b4e:	a201      	add	r2, pc, #4	; (adr r2, 8005b54 <rubbish+0x14>)
 8005b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b54:	08005bbd 	.word	0x08005bbd
 8005b58:	08005be5 	.word	0x08005be5
 8005b5c:	08005b6d 	.word	0x08005b6d
 8005b60:	08005b95 	.word	0x08005b95
 8005b64:	08005c1d 	.word	0x08005c1d
 8005b68:	08005c0d 	.word	0x08005c0d
    {
        case '5':
            sprintf(str, "page 1");
 8005b6c:	492e      	ldr	r1, [pc, #184]	; (8005c28 <rubbish+0xe8>)
 8005b6e:	482f      	ldr	r0, [pc, #188]	; (8005c2c <rubbish+0xec>)
 8005b70:	f000 f9ac 	bl	8005ecc <siprintf>
            tjc_send_string(str);
 8005b74:	482d      	ldr	r0, [pc, #180]	; (8005c2c <rubbish+0xec>)
 8005b76:	f000 f883 	bl	8005c80 <tjc_send_string>
            sprintf(str, "click m0,1");
 8005b7a:	492d      	ldr	r1, [pc, #180]	; (8005c30 <rubbish+0xf0>)
 8005b7c:	482b      	ldr	r0, [pc, #172]	; (8005c2c <rubbish+0xec>)
 8005b7e:	f000 f9a5 	bl	8005ecc <siprintf>
            tjc_send_string(str);
 8005b82:	482a      	ldr	r0, [pc, #168]	; (8005c2c <rubbish+0xec>)
 8005b84:	f000 f87c 	bl	8005c80 <tjc_send_string>
            flag++;
 8005b88:	4b2a      	ldr	r3, [pc, #168]	; (8005c34 <rubbish+0xf4>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	3301      	adds	r3, #1
 8005b8e:	4a29      	ldr	r2, [pc, #164]	; (8005c34 <rubbish+0xf4>)
 8005b90:	6013      	str	r3, [r2, #0]
            break;
 8005b92:	e044      	b.n	8005c1e <rubbish+0xde>
        case '6':
            sprintf(str, "page 1");
 8005b94:	4924      	ldr	r1, [pc, #144]	; (8005c28 <rubbish+0xe8>)
 8005b96:	4825      	ldr	r0, [pc, #148]	; (8005c2c <rubbish+0xec>)
 8005b98:	f000 f998 	bl	8005ecc <siprintf>
            tjc_send_string(str);
 8005b9c:	4823      	ldr	r0, [pc, #140]	; (8005c2c <rubbish+0xec>)
 8005b9e:	f000 f86f 	bl	8005c80 <tjc_send_string>
            sprintf(str, "click m1,1");
 8005ba2:	4925      	ldr	r1, [pc, #148]	; (8005c38 <rubbish+0xf8>)
 8005ba4:	4821      	ldr	r0, [pc, #132]	; (8005c2c <rubbish+0xec>)
 8005ba6:	f000 f991 	bl	8005ecc <siprintf>
            tjc_send_string(str);
 8005baa:	4820      	ldr	r0, [pc, #128]	; (8005c2c <rubbish+0xec>)
 8005bac:	f000 f868 	bl	8005c80 <tjc_send_string>
            flag++;
 8005bb0:	4b20      	ldr	r3, [pc, #128]	; (8005c34 <rubbish+0xf4>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	4a1f      	ldr	r2, [pc, #124]	; (8005c34 <rubbish+0xf4>)
 8005bb8:	6013      	str	r3, [r2, #0]
            break;
 8005bba:	e030      	b.n	8005c1e <rubbish+0xde>
        case '3':
            sprintf(str, "page 1");
 8005bbc:	491a      	ldr	r1, [pc, #104]	; (8005c28 <rubbish+0xe8>)
 8005bbe:	481b      	ldr	r0, [pc, #108]	; (8005c2c <rubbish+0xec>)
 8005bc0:	f000 f984 	bl	8005ecc <siprintf>
            tjc_send_string(str);
 8005bc4:	4819      	ldr	r0, [pc, #100]	; (8005c2c <rubbish+0xec>)
 8005bc6:	f000 f85b 	bl	8005c80 <tjc_send_string>
            sprintf(str, "click m2,1");
 8005bca:	491c      	ldr	r1, [pc, #112]	; (8005c3c <rubbish+0xfc>)
 8005bcc:	4817      	ldr	r0, [pc, #92]	; (8005c2c <rubbish+0xec>)
 8005bce:	f000 f97d 	bl	8005ecc <siprintf>
            tjc_send_string(str);
 8005bd2:	4816      	ldr	r0, [pc, #88]	; (8005c2c <rubbish+0xec>)
 8005bd4:	f000 f854 	bl	8005c80 <tjc_send_string>
            flag++;
 8005bd8:	4b16      	ldr	r3, [pc, #88]	; (8005c34 <rubbish+0xf4>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	3301      	adds	r3, #1
 8005bde:	4a15      	ldr	r2, [pc, #84]	; (8005c34 <rubbish+0xf4>)
 8005be0:	6013      	str	r3, [r2, #0]
            break;
 8005be2:	e01c      	b.n	8005c1e <rubbish+0xde>
        case '4':
            sprintf(str, "page 1");
 8005be4:	4910      	ldr	r1, [pc, #64]	; (8005c28 <rubbish+0xe8>)
 8005be6:	4811      	ldr	r0, [pc, #68]	; (8005c2c <rubbish+0xec>)
 8005be8:	f000 f970 	bl	8005ecc <siprintf>
            tjc_send_string(str);
 8005bec:	480f      	ldr	r0, [pc, #60]	; (8005c2c <rubbish+0xec>)
 8005bee:	f000 f847 	bl	8005c80 <tjc_send_string>
            sprintf(str, "click m3,1");
 8005bf2:	4913      	ldr	r1, [pc, #76]	; (8005c40 <rubbish+0x100>)
 8005bf4:	480d      	ldr	r0, [pc, #52]	; (8005c2c <rubbish+0xec>)
 8005bf6:	f000 f969 	bl	8005ecc <siprintf>
            tjc_send_string(str);
 8005bfa:	480c      	ldr	r0, [pc, #48]	; (8005c2c <rubbish+0xec>)
 8005bfc:	f000 f840 	bl	8005c80 <tjc_send_string>
            flag++;
 8005c00:	4b0c      	ldr	r3, [pc, #48]	; (8005c34 <rubbish+0xf4>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	3301      	adds	r3, #1
 8005c06:	4a0b      	ldr	r2, [pc, #44]	; (8005c34 <rubbish+0xf4>)
 8005c08:	6013      	str	r3, [r2, #0]
            break;
 8005c0a:	e008      	b.n	8005c1e <rubbish+0xde>
        case '8':
            sprintf(str, "page 2");
 8005c0c:	490d      	ldr	r1, [pc, #52]	; (8005c44 <rubbish+0x104>)
 8005c0e:	4807      	ldr	r0, [pc, #28]	; (8005c2c <rubbish+0xec>)
 8005c10:	f000 f95c 	bl	8005ecc <siprintf>
            tjc_send_string(str);
 8005c14:	4805      	ldr	r0, [pc, #20]	; (8005c2c <rubbish+0xec>)
 8005c16:	f000 f833 	bl	8005c80 <tjc_send_string>
            break;
 8005c1a:	e000      	b.n	8005c1e <rubbish+0xde>
        default:
            break;
 8005c1c:	bf00      	nop
    }
}
 8005c1e:	bf00      	nop
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	200000c8 	.word	0x200000c8
 8005c28:	08007184 	.word	0x08007184
 8005c2c:	20000174 	.word	0x20000174
 8005c30:	0800718c 	.word	0x0800718c
 8005c34:	200000d4 	.word	0x200000d4
 8005c38:	08007198 	.word	0x08007198
 8005c3c:	080071a4 	.word	0x080071a4
 8005c40:	080071b0 	.word	0x080071b0
 8005c44:	080071bc 	.word	0x080071bc

08005c48 <uart_send_char>:
输入参数：		要发送的单个字符
返回值： 		无
修改记录：
**********************************************************/
void uart_send_char(char ch)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	4603      	mov	r3, r0
 8005c50:	71fb      	strb	r3, [r7, #7]
	uint8_t ch2 = (uint8_t)ch;
 8005c52:	79fb      	ldrb	r3, [r7, #7]
 8005c54:	73fb      	strb	r3, [r7, #15]
    //当串口0忙的时候等待，不忙的时候再发送传进来的字符
	//while(__HAL_UART_GET_FLAG(&TJC_UART, UART_FLAG_TXE) == RESET);	//等待发送完毕
	while(__HAL_UART_GET_FLAG(&TJC_UART, UART_FLAG_TC) == RESET);
 8005c56:	bf00      	nop
 8005c58:	4b08      	ldr	r3, [pc, #32]	; (8005c7c <uart_send_char+0x34>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c62:	2b40      	cmp	r3, #64	; 0x40
 8005c64:	d1f8      	bne.n	8005c58 <uart_send_char+0x10>
    //发送单个字符
	HAL_UART_Transmit_IT(&TJC_UART, &ch2, 1);
 8005c66:	f107 030f 	add.w	r3, r7, #15
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	4619      	mov	r1, r3
 8005c6e:	4803      	ldr	r0, [pc, #12]	; (8005c7c <uart_send_char+0x34>)
 8005c70:	f7fe fce5 	bl	800463e <HAL_UART_Transmit_IT>
	return;
 8005c74:	bf00      	nop
}
 8005c76:	3710      	adds	r7, #16
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	2000033c 	.word	0x2000033c

08005c80 <tjc_send_string>:
返回值： 		无
示例:			tjc_send_val("n0", "val", 100); 发出的数据就是 n0.val=100
修改记录：
**********************************************************/
void tjc_send_string(char* str)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b082      	sub	sp, #8
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
    //当前字符串地址不在结尾 并且 字符串首地址不为空
    while(*str!=0&&str!=0)
 8005c88:	e006      	b.n	8005c98 <tjc_send_string+0x18>
    {
        //发送字符串首地址中的字符，并且在发送完成之后首地址自增
        uart_send_char(*str++);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	1c5a      	adds	r2, r3, #1
 8005c8e:	607a      	str	r2, [r7, #4]
 8005c90:	781b      	ldrb	r3, [r3, #0]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f7ff ffd8 	bl	8005c48 <uart_send_char>
    while(*str!=0&&str!=0)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d002      	beq.n	8005ca6 <tjc_send_string+0x26>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d1f1      	bne.n	8005c8a <tjc_send_string+0xa>
    }
	uart_send_char(0xff);
 8005ca6:	20ff      	movs	r0, #255	; 0xff
 8005ca8:	f7ff ffce 	bl	8005c48 <uart_send_char>
	uart_send_char(0xff);
 8005cac:	20ff      	movs	r0, #255	; 0xff
 8005cae:	f7ff ffcb 	bl	8005c48 <uart_send_char>
	uart_send_char(0xff);
 8005cb2:	20ff      	movs	r0, #255	; 0xff
 8005cb4:	f7ff ffc8 	bl	8005c48 <uart_send_char>
	return;
 8005cb8:	bf00      	nop
}
 8005cba:	3708      	adds	r7, #8
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <initRingBuffer>:
输入参数：
返回值： 		void
修改记录：
**********************************************************/
void initRingBuffer(void)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	af00      	add	r7, sp, #0
	//初始化相关信息
	ringBuffer.Head = 0;
 8005cc4:	4b06      	ldr	r3, [pc, #24]	; (8005ce0 <initRingBuffer+0x20>)
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	801a      	strh	r2, [r3, #0]
	ringBuffer.Tail = 0;
 8005cca:	4b05      	ldr	r3, [pc, #20]	; (8005ce0 <initRingBuffer+0x20>)
 8005ccc:	2200      	movs	r2, #0
 8005cce:	805a      	strh	r2, [r3, #2]
	ringBuffer.Length = 0;
 8005cd0:	4b03      	ldr	r3, [pc, #12]	; (8005ce0 <initRingBuffer+0x20>)
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	809a      	strh	r2, [r3, #4]
	return;
 8005cd6:	bf00      	nop
}
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr
 8005ce0:	200003cc 	.word	0x200003cc

08005ce4 <write1ByteToRingBuffer>:
输入参数：		要写入的1字节数据
返回值： 		void
修改记录：
**********************************************************/
void write1ByteToRingBuffer(uint8_t data)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	4603      	mov	r3, r0
 8005cec:	71fb      	strb	r3, [r7, #7]
	if(ringBuffer.Length >= RINGBUFFER_LEN) //判断缓冲区是否已满
 8005cee:	4b15      	ldr	r3, [pc, #84]	; (8005d44 <write1ByteToRingBuffer+0x60>)
 8005cf0:	889b      	ldrh	r3, [r3, #4]
 8005cf2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005cf6:	d21e      	bcs.n	8005d36 <write1ByteToRingBuffer+0x52>
	{
	return ;
	}
	ringBuffer.Ring_data[ringBuffer.Tail]=data;
 8005cf8:	4b12      	ldr	r3, [pc, #72]	; (8005d44 <write1ByteToRingBuffer+0x60>)
 8005cfa:	885b      	ldrh	r3, [r3, #2]
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	4b11      	ldr	r3, [pc, #68]	; (8005d44 <write1ByteToRingBuffer+0x60>)
 8005d00:	4413      	add	r3, r2
 8005d02:	79fa      	ldrb	r2, [r7, #7]
 8005d04:	719a      	strb	r2, [r3, #6]
	ringBuffer.Tail = (ringBuffer.Tail+1)%RINGBUFFER_LEN;//防止越界非法访问
 8005d06:	4b0f      	ldr	r3, [pc, #60]	; (8005d44 <write1ByteToRingBuffer+0x60>)
 8005d08:	885b      	ldrh	r3, [r3, #2]
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	4a0e      	ldr	r2, [pc, #56]	; (8005d48 <write1ByteToRingBuffer+0x64>)
 8005d0e:	fb82 1203 	smull	r1, r2, r2, r3
 8005d12:	1151      	asrs	r1, r2, #5
 8005d14:	17da      	asrs	r2, r3, #31
 8005d16:	1a8a      	subs	r2, r1, r2
 8005d18:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8005d1c:	fb01 f202 	mul.w	r2, r1, r2
 8005d20:	1a9a      	subs	r2, r3, r2
 8005d22:	b292      	uxth	r2, r2
 8005d24:	4b07      	ldr	r3, [pc, #28]	; (8005d44 <write1ByteToRingBuffer+0x60>)
 8005d26:	805a      	strh	r2, [r3, #2]
	ringBuffer.Length++;
 8005d28:	4b06      	ldr	r3, [pc, #24]	; (8005d44 <write1ByteToRingBuffer+0x60>)
 8005d2a:	889b      	ldrh	r3, [r3, #4]
 8005d2c:	3301      	adds	r3, #1
 8005d2e:	b29a      	uxth	r2, r3
 8005d30:	4b04      	ldr	r3, [pc, #16]	; (8005d44 <write1ByteToRingBuffer+0x60>)
 8005d32:	809a      	strh	r2, [r3, #4]
	return ;
 8005d34:	e000      	b.n	8005d38 <write1ByteToRingBuffer+0x54>
	return ;
 8005d36:	bf00      	nop
}
 8005d38:	370c      	adds	r7, #12
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	200003cc 	.word	0x200003cc
 8005d48:	10624dd3 	.word	0x10624dd3

08005d4c <__errno>:
 8005d4c:	4b01      	ldr	r3, [pc, #4]	; (8005d54 <__errno+0x8>)
 8005d4e:	6818      	ldr	r0, [r3, #0]
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop
 8005d54:	20000028 	.word	0x20000028

08005d58 <__libc_init_array>:
 8005d58:	b570      	push	{r4, r5, r6, lr}
 8005d5a:	4d0d      	ldr	r5, [pc, #52]	; (8005d90 <__libc_init_array+0x38>)
 8005d5c:	4c0d      	ldr	r4, [pc, #52]	; (8005d94 <__libc_init_array+0x3c>)
 8005d5e:	1b64      	subs	r4, r4, r5
 8005d60:	10a4      	asrs	r4, r4, #2
 8005d62:	2600      	movs	r6, #0
 8005d64:	42a6      	cmp	r6, r4
 8005d66:	d109      	bne.n	8005d7c <__libc_init_array+0x24>
 8005d68:	4d0b      	ldr	r5, [pc, #44]	; (8005d98 <__libc_init_array+0x40>)
 8005d6a:	4c0c      	ldr	r4, [pc, #48]	; (8005d9c <__libc_init_array+0x44>)
 8005d6c:	f001 f9be 	bl	80070ec <_init>
 8005d70:	1b64      	subs	r4, r4, r5
 8005d72:	10a4      	asrs	r4, r4, #2
 8005d74:	2600      	movs	r6, #0
 8005d76:	42a6      	cmp	r6, r4
 8005d78:	d105      	bne.n	8005d86 <__libc_init_array+0x2e>
 8005d7a:	bd70      	pop	{r4, r5, r6, pc}
 8005d7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d80:	4798      	blx	r3
 8005d82:	3601      	adds	r6, #1
 8005d84:	e7ee      	b.n	8005d64 <__libc_init_array+0xc>
 8005d86:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d8a:	4798      	blx	r3
 8005d8c:	3601      	adds	r6, #1
 8005d8e:	e7f2      	b.n	8005d76 <__libc_init_array+0x1e>
 8005d90:	0800727c 	.word	0x0800727c
 8005d94:	0800727c 	.word	0x0800727c
 8005d98:	0800727c 	.word	0x0800727c
 8005d9c:	08007280 	.word	0x08007280

08005da0 <memset>:
 8005da0:	4402      	add	r2, r0
 8005da2:	4603      	mov	r3, r0
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d100      	bne.n	8005daa <memset+0xa>
 8005da8:	4770      	bx	lr
 8005daa:	f803 1b01 	strb.w	r1, [r3], #1
 8005dae:	e7f9      	b.n	8005da4 <memset+0x4>

08005db0 <iprintf>:
 8005db0:	b40f      	push	{r0, r1, r2, r3}
 8005db2:	4b0a      	ldr	r3, [pc, #40]	; (8005ddc <iprintf+0x2c>)
 8005db4:	b513      	push	{r0, r1, r4, lr}
 8005db6:	681c      	ldr	r4, [r3, #0]
 8005db8:	b124      	cbz	r4, 8005dc4 <iprintf+0x14>
 8005dba:	69a3      	ldr	r3, [r4, #24]
 8005dbc:	b913      	cbnz	r3, 8005dc4 <iprintf+0x14>
 8005dbe:	4620      	mov	r0, r4
 8005dc0:	f000 fa7e 	bl	80062c0 <__sinit>
 8005dc4:	ab05      	add	r3, sp, #20
 8005dc6:	9a04      	ldr	r2, [sp, #16]
 8005dc8:	68a1      	ldr	r1, [r4, #8]
 8005dca:	9301      	str	r3, [sp, #4]
 8005dcc:	4620      	mov	r0, r4
 8005dce:	f000 fdab 	bl	8006928 <_vfiprintf_r>
 8005dd2:	b002      	add	sp, #8
 8005dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dd8:	b004      	add	sp, #16
 8005dda:	4770      	bx	lr
 8005ddc:	20000028 	.word	0x20000028

08005de0 <_puts_r>:
 8005de0:	b570      	push	{r4, r5, r6, lr}
 8005de2:	460e      	mov	r6, r1
 8005de4:	4605      	mov	r5, r0
 8005de6:	b118      	cbz	r0, 8005df0 <_puts_r+0x10>
 8005de8:	6983      	ldr	r3, [r0, #24]
 8005dea:	b90b      	cbnz	r3, 8005df0 <_puts_r+0x10>
 8005dec:	f000 fa68 	bl	80062c0 <__sinit>
 8005df0:	69ab      	ldr	r3, [r5, #24]
 8005df2:	68ac      	ldr	r4, [r5, #8]
 8005df4:	b913      	cbnz	r3, 8005dfc <_puts_r+0x1c>
 8005df6:	4628      	mov	r0, r5
 8005df8:	f000 fa62 	bl	80062c0 <__sinit>
 8005dfc:	4b2c      	ldr	r3, [pc, #176]	; (8005eb0 <_puts_r+0xd0>)
 8005dfe:	429c      	cmp	r4, r3
 8005e00:	d120      	bne.n	8005e44 <_puts_r+0x64>
 8005e02:	686c      	ldr	r4, [r5, #4]
 8005e04:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e06:	07db      	lsls	r3, r3, #31
 8005e08:	d405      	bmi.n	8005e16 <_puts_r+0x36>
 8005e0a:	89a3      	ldrh	r3, [r4, #12]
 8005e0c:	0598      	lsls	r0, r3, #22
 8005e0e:	d402      	bmi.n	8005e16 <_puts_r+0x36>
 8005e10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e12:	f000 faf3 	bl	80063fc <__retarget_lock_acquire_recursive>
 8005e16:	89a3      	ldrh	r3, [r4, #12]
 8005e18:	0719      	lsls	r1, r3, #28
 8005e1a:	d51d      	bpl.n	8005e58 <_puts_r+0x78>
 8005e1c:	6923      	ldr	r3, [r4, #16]
 8005e1e:	b1db      	cbz	r3, 8005e58 <_puts_r+0x78>
 8005e20:	3e01      	subs	r6, #1
 8005e22:	68a3      	ldr	r3, [r4, #8]
 8005e24:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005e28:	3b01      	subs	r3, #1
 8005e2a:	60a3      	str	r3, [r4, #8]
 8005e2c:	bb39      	cbnz	r1, 8005e7e <_puts_r+0x9e>
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	da38      	bge.n	8005ea4 <_puts_r+0xc4>
 8005e32:	4622      	mov	r2, r4
 8005e34:	210a      	movs	r1, #10
 8005e36:	4628      	mov	r0, r5
 8005e38:	f000 f868 	bl	8005f0c <__swbuf_r>
 8005e3c:	3001      	adds	r0, #1
 8005e3e:	d011      	beq.n	8005e64 <_puts_r+0x84>
 8005e40:	250a      	movs	r5, #10
 8005e42:	e011      	b.n	8005e68 <_puts_r+0x88>
 8005e44:	4b1b      	ldr	r3, [pc, #108]	; (8005eb4 <_puts_r+0xd4>)
 8005e46:	429c      	cmp	r4, r3
 8005e48:	d101      	bne.n	8005e4e <_puts_r+0x6e>
 8005e4a:	68ac      	ldr	r4, [r5, #8]
 8005e4c:	e7da      	b.n	8005e04 <_puts_r+0x24>
 8005e4e:	4b1a      	ldr	r3, [pc, #104]	; (8005eb8 <_puts_r+0xd8>)
 8005e50:	429c      	cmp	r4, r3
 8005e52:	bf08      	it	eq
 8005e54:	68ec      	ldreq	r4, [r5, #12]
 8005e56:	e7d5      	b.n	8005e04 <_puts_r+0x24>
 8005e58:	4621      	mov	r1, r4
 8005e5a:	4628      	mov	r0, r5
 8005e5c:	f000 f8a8 	bl	8005fb0 <__swsetup_r>
 8005e60:	2800      	cmp	r0, #0
 8005e62:	d0dd      	beq.n	8005e20 <_puts_r+0x40>
 8005e64:	f04f 35ff 	mov.w	r5, #4294967295
 8005e68:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e6a:	07da      	lsls	r2, r3, #31
 8005e6c:	d405      	bmi.n	8005e7a <_puts_r+0x9a>
 8005e6e:	89a3      	ldrh	r3, [r4, #12]
 8005e70:	059b      	lsls	r3, r3, #22
 8005e72:	d402      	bmi.n	8005e7a <_puts_r+0x9a>
 8005e74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e76:	f000 fac2 	bl	80063fe <__retarget_lock_release_recursive>
 8005e7a:	4628      	mov	r0, r5
 8005e7c:	bd70      	pop	{r4, r5, r6, pc}
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	da04      	bge.n	8005e8c <_puts_r+0xac>
 8005e82:	69a2      	ldr	r2, [r4, #24]
 8005e84:	429a      	cmp	r2, r3
 8005e86:	dc06      	bgt.n	8005e96 <_puts_r+0xb6>
 8005e88:	290a      	cmp	r1, #10
 8005e8a:	d004      	beq.n	8005e96 <_puts_r+0xb6>
 8005e8c:	6823      	ldr	r3, [r4, #0]
 8005e8e:	1c5a      	adds	r2, r3, #1
 8005e90:	6022      	str	r2, [r4, #0]
 8005e92:	7019      	strb	r1, [r3, #0]
 8005e94:	e7c5      	b.n	8005e22 <_puts_r+0x42>
 8005e96:	4622      	mov	r2, r4
 8005e98:	4628      	mov	r0, r5
 8005e9a:	f000 f837 	bl	8005f0c <__swbuf_r>
 8005e9e:	3001      	adds	r0, #1
 8005ea0:	d1bf      	bne.n	8005e22 <_puts_r+0x42>
 8005ea2:	e7df      	b.n	8005e64 <_puts_r+0x84>
 8005ea4:	6823      	ldr	r3, [r4, #0]
 8005ea6:	250a      	movs	r5, #10
 8005ea8:	1c5a      	adds	r2, r3, #1
 8005eaa:	6022      	str	r2, [r4, #0]
 8005eac:	701d      	strb	r5, [r3, #0]
 8005eae:	e7db      	b.n	8005e68 <_puts_r+0x88>
 8005eb0:	08007200 	.word	0x08007200
 8005eb4:	08007220 	.word	0x08007220
 8005eb8:	080071e0 	.word	0x080071e0

08005ebc <puts>:
 8005ebc:	4b02      	ldr	r3, [pc, #8]	; (8005ec8 <puts+0xc>)
 8005ebe:	4601      	mov	r1, r0
 8005ec0:	6818      	ldr	r0, [r3, #0]
 8005ec2:	f7ff bf8d 	b.w	8005de0 <_puts_r>
 8005ec6:	bf00      	nop
 8005ec8:	20000028 	.word	0x20000028

08005ecc <siprintf>:
 8005ecc:	b40e      	push	{r1, r2, r3}
 8005ece:	b500      	push	{lr}
 8005ed0:	b09c      	sub	sp, #112	; 0x70
 8005ed2:	ab1d      	add	r3, sp, #116	; 0x74
 8005ed4:	9002      	str	r0, [sp, #8]
 8005ed6:	9006      	str	r0, [sp, #24]
 8005ed8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005edc:	4809      	ldr	r0, [pc, #36]	; (8005f04 <siprintf+0x38>)
 8005ede:	9107      	str	r1, [sp, #28]
 8005ee0:	9104      	str	r1, [sp, #16]
 8005ee2:	4909      	ldr	r1, [pc, #36]	; (8005f08 <siprintf+0x3c>)
 8005ee4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ee8:	9105      	str	r1, [sp, #20]
 8005eea:	6800      	ldr	r0, [r0, #0]
 8005eec:	9301      	str	r3, [sp, #4]
 8005eee:	a902      	add	r1, sp, #8
 8005ef0:	f000 fbf0 	bl	80066d4 <_svfiprintf_r>
 8005ef4:	9b02      	ldr	r3, [sp, #8]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	701a      	strb	r2, [r3, #0]
 8005efa:	b01c      	add	sp, #112	; 0x70
 8005efc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f00:	b003      	add	sp, #12
 8005f02:	4770      	bx	lr
 8005f04:	20000028 	.word	0x20000028
 8005f08:	ffff0208 	.word	0xffff0208

08005f0c <__swbuf_r>:
 8005f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f0e:	460e      	mov	r6, r1
 8005f10:	4614      	mov	r4, r2
 8005f12:	4605      	mov	r5, r0
 8005f14:	b118      	cbz	r0, 8005f1e <__swbuf_r+0x12>
 8005f16:	6983      	ldr	r3, [r0, #24]
 8005f18:	b90b      	cbnz	r3, 8005f1e <__swbuf_r+0x12>
 8005f1a:	f000 f9d1 	bl	80062c0 <__sinit>
 8005f1e:	4b21      	ldr	r3, [pc, #132]	; (8005fa4 <__swbuf_r+0x98>)
 8005f20:	429c      	cmp	r4, r3
 8005f22:	d12b      	bne.n	8005f7c <__swbuf_r+0x70>
 8005f24:	686c      	ldr	r4, [r5, #4]
 8005f26:	69a3      	ldr	r3, [r4, #24]
 8005f28:	60a3      	str	r3, [r4, #8]
 8005f2a:	89a3      	ldrh	r3, [r4, #12]
 8005f2c:	071a      	lsls	r2, r3, #28
 8005f2e:	d52f      	bpl.n	8005f90 <__swbuf_r+0x84>
 8005f30:	6923      	ldr	r3, [r4, #16]
 8005f32:	b36b      	cbz	r3, 8005f90 <__swbuf_r+0x84>
 8005f34:	6923      	ldr	r3, [r4, #16]
 8005f36:	6820      	ldr	r0, [r4, #0]
 8005f38:	1ac0      	subs	r0, r0, r3
 8005f3a:	6963      	ldr	r3, [r4, #20]
 8005f3c:	b2f6      	uxtb	r6, r6
 8005f3e:	4283      	cmp	r3, r0
 8005f40:	4637      	mov	r7, r6
 8005f42:	dc04      	bgt.n	8005f4e <__swbuf_r+0x42>
 8005f44:	4621      	mov	r1, r4
 8005f46:	4628      	mov	r0, r5
 8005f48:	f000 f926 	bl	8006198 <_fflush_r>
 8005f4c:	bb30      	cbnz	r0, 8005f9c <__swbuf_r+0x90>
 8005f4e:	68a3      	ldr	r3, [r4, #8]
 8005f50:	3b01      	subs	r3, #1
 8005f52:	60a3      	str	r3, [r4, #8]
 8005f54:	6823      	ldr	r3, [r4, #0]
 8005f56:	1c5a      	adds	r2, r3, #1
 8005f58:	6022      	str	r2, [r4, #0]
 8005f5a:	701e      	strb	r6, [r3, #0]
 8005f5c:	6963      	ldr	r3, [r4, #20]
 8005f5e:	3001      	adds	r0, #1
 8005f60:	4283      	cmp	r3, r0
 8005f62:	d004      	beq.n	8005f6e <__swbuf_r+0x62>
 8005f64:	89a3      	ldrh	r3, [r4, #12]
 8005f66:	07db      	lsls	r3, r3, #31
 8005f68:	d506      	bpl.n	8005f78 <__swbuf_r+0x6c>
 8005f6a:	2e0a      	cmp	r6, #10
 8005f6c:	d104      	bne.n	8005f78 <__swbuf_r+0x6c>
 8005f6e:	4621      	mov	r1, r4
 8005f70:	4628      	mov	r0, r5
 8005f72:	f000 f911 	bl	8006198 <_fflush_r>
 8005f76:	b988      	cbnz	r0, 8005f9c <__swbuf_r+0x90>
 8005f78:	4638      	mov	r0, r7
 8005f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f7c:	4b0a      	ldr	r3, [pc, #40]	; (8005fa8 <__swbuf_r+0x9c>)
 8005f7e:	429c      	cmp	r4, r3
 8005f80:	d101      	bne.n	8005f86 <__swbuf_r+0x7a>
 8005f82:	68ac      	ldr	r4, [r5, #8]
 8005f84:	e7cf      	b.n	8005f26 <__swbuf_r+0x1a>
 8005f86:	4b09      	ldr	r3, [pc, #36]	; (8005fac <__swbuf_r+0xa0>)
 8005f88:	429c      	cmp	r4, r3
 8005f8a:	bf08      	it	eq
 8005f8c:	68ec      	ldreq	r4, [r5, #12]
 8005f8e:	e7ca      	b.n	8005f26 <__swbuf_r+0x1a>
 8005f90:	4621      	mov	r1, r4
 8005f92:	4628      	mov	r0, r5
 8005f94:	f000 f80c 	bl	8005fb0 <__swsetup_r>
 8005f98:	2800      	cmp	r0, #0
 8005f9a:	d0cb      	beq.n	8005f34 <__swbuf_r+0x28>
 8005f9c:	f04f 37ff 	mov.w	r7, #4294967295
 8005fa0:	e7ea      	b.n	8005f78 <__swbuf_r+0x6c>
 8005fa2:	bf00      	nop
 8005fa4:	08007200 	.word	0x08007200
 8005fa8:	08007220 	.word	0x08007220
 8005fac:	080071e0 	.word	0x080071e0

08005fb0 <__swsetup_r>:
 8005fb0:	4b32      	ldr	r3, [pc, #200]	; (800607c <__swsetup_r+0xcc>)
 8005fb2:	b570      	push	{r4, r5, r6, lr}
 8005fb4:	681d      	ldr	r5, [r3, #0]
 8005fb6:	4606      	mov	r6, r0
 8005fb8:	460c      	mov	r4, r1
 8005fba:	b125      	cbz	r5, 8005fc6 <__swsetup_r+0x16>
 8005fbc:	69ab      	ldr	r3, [r5, #24]
 8005fbe:	b913      	cbnz	r3, 8005fc6 <__swsetup_r+0x16>
 8005fc0:	4628      	mov	r0, r5
 8005fc2:	f000 f97d 	bl	80062c0 <__sinit>
 8005fc6:	4b2e      	ldr	r3, [pc, #184]	; (8006080 <__swsetup_r+0xd0>)
 8005fc8:	429c      	cmp	r4, r3
 8005fca:	d10f      	bne.n	8005fec <__swsetup_r+0x3c>
 8005fcc:	686c      	ldr	r4, [r5, #4]
 8005fce:	89a3      	ldrh	r3, [r4, #12]
 8005fd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005fd4:	0719      	lsls	r1, r3, #28
 8005fd6:	d42c      	bmi.n	8006032 <__swsetup_r+0x82>
 8005fd8:	06dd      	lsls	r5, r3, #27
 8005fda:	d411      	bmi.n	8006000 <__swsetup_r+0x50>
 8005fdc:	2309      	movs	r3, #9
 8005fde:	6033      	str	r3, [r6, #0]
 8005fe0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005fe4:	81a3      	strh	r3, [r4, #12]
 8005fe6:	f04f 30ff 	mov.w	r0, #4294967295
 8005fea:	e03e      	b.n	800606a <__swsetup_r+0xba>
 8005fec:	4b25      	ldr	r3, [pc, #148]	; (8006084 <__swsetup_r+0xd4>)
 8005fee:	429c      	cmp	r4, r3
 8005ff0:	d101      	bne.n	8005ff6 <__swsetup_r+0x46>
 8005ff2:	68ac      	ldr	r4, [r5, #8]
 8005ff4:	e7eb      	b.n	8005fce <__swsetup_r+0x1e>
 8005ff6:	4b24      	ldr	r3, [pc, #144]	; (8006088 <__swsetup_r+0xd8>)
 8005ff8:	429c      	cmp	r4, r3
 8005ffa:	bf08      	it	eq
 8005ffc:	68ec      	ldreq	r4, [r5, #12]
 8005ffe:	e7e6      	b.n	8005fce <__swsetup_r+0x1e>
 8006000:	0758      	lsls	r0, r3, #29
 8006002:	d512      	bpl.n	800602a <__swsetup_r+0x7a>
 8006004:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006006:	b141      	cbz	r1, 800601a <__swsetup_r+0x6a>
 8006008:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800600c:	4299      	cmp	r1, r3
 800600e:	d002      	beq.n	8006016 <__swsetup_r+0x66>
 8006010:	4630      	mov	r0, r6
 8006012:	f000 fa59 	bl	80064c8 <_free_r>
 8006016:	2300      	movs	r3, #0
 8006018:	6363      	str	r3, [r4, #52]	; 0x34
 800601a:	89a3      	ldrh	r3, [r4, #12]
 800601c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006020:	81a3      	strh	r3, [r4, #12]
 8006022:	2300      	movs	r3, #0
 8006024:	6063      	str	r3, [r4, #4]
 8006026:	6923      	ldr	r3, [r4, #16]
 8006028:	6023      	str	r3, [r4, #0]
 800602a:	89a3      	ldrh	r3, [r4, #12]
 800602c:	f043 0308 	orr.w	r3, r3, #8
 8006030:	81a3      	strh	r3, [r4, #12]
 8006032:	6923      	ldr	r3, [r4, #16]
 8006034:	b94b      	cbnz	r3, 800604a <__swsetup_r+0x9a>
 8006036:	89a3      	ldrh	r3, [r4, #12]
 8006038:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800603c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006040:	d003      	beq.n	800604a <__swsetup_r+0x9a>
 8006042:	4621      	mov	r1, r4
 8006044:	4630      	mov	r0, r6
 8006046:	f000 f9ff 	bl	8006448 <__smakebuf_r>
 800604a:	89a0      	ldrh	r0, [r4, #12]
 800604c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006050:	f010 0301 	ands.w	r3, r0, #1
 8006054:	d00a      	beq.n	800606c <__swsetup_r+0xbc>
 8006056:	2300      	movs	r3, #0
 8006058:	60a3      	str	r3, [r4, #8]
 800605a:	6963      	ldr	r3, [r4, #20]
 800605c:	425b      	negs	r3, r3
 800605e:	61a3      	str	r3, [r4, #24]
 8006060:	6923      	ldr	r3, [r4, #16]
 8006062:	b943      	cbnz	r3, 8006076 <__swsetup_r+0xc6>
 8006064:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006068:	d1ba      	bne.n	8005fe0 <__swsetup_r+0x30>
 800606a:	bd70      	pop	{r4, r5, r6, pc}
 800606c:	0781      	lsls	r1, r0, #30
 800606e:	bf58      	it	pl
 8006070:	6963      	ldrpl	r3, [r4, #20]
 8006072:	60a3      	str	r3, [r4, #8]
 8006074:	e7f4      	b.n	8006060 <__swsetup_r+0xb0>
 8006076:	2000      	movs	r0, #0
 8006078:	e7f7      	b.n	800606a <__swsetup_r+0xba>
 800607a:	bf00      	nop
 800607c:	20000028 	.word	0x20000028
 8006080:	08007200 	.word	0x08007200
 8006084:	08007220 	.word	0x08007220
 8006088:	080071e0 	.word	0x080071e0

0800608c <__sflush_r>:
 800608c:	898a      	ldrh	r2, [r1, #12]
 800608e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006092:	4605      	mov	r5, r0
 8006094:	0710      	lsls	r0, r2, #28
 8006096:	460c      	mov	r4, r1
 8006098:	d458      	bmi.n	800614c <__sflush_r+0xc0>
 800609a:	684b      	ldr	r3, [r1, #4]
 800609c:	2b00      	cmp	r3, #0
 800609e:	dc05      	bgt.n	80060ac <__sflush_r+0x20>
 80060a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	dc02      	bgt.n	80060ac <__sflush_r+0x20>
 80060a6:	2000      	movs	r0, #0
 80060a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060ae:	2e00      	cmp	r6, #0
 80060b0:	d0f9      	beq.n	80060a6 <__sflush_r+0x1a>
 80060b2:	2300      	movs	r3, #0
 80060b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80060b8:	682f      	ldr	r7, [r5, #0]
 80060ba:	602b      	str	r3, [r5, #0]
 80060bc:	d032      	beq.n	8006124 <__sflush_r+0x98>
 80060be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80060c0:	89a3      	ldrh	r3, [r4, #12]
 80060c2:	075a      	lsls	r2, r3, #29
 80060c4:	d505      	bpl.n	80060d2 <__sflush_r+0x46>
 80060c6:	6863      	ldr	r3, [r4, #4]
 80060c8:	1ac0      	subs	r0, r0, r3
 80060ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80060cc:	b10b      	cbz	r3, 80060d2 <__sflush_r+0x46>
 80060ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80060d0:	1ac0      	subs	r0, r0, r3
 80060d2:	2300      	movs	r3, #0
 80060d4:	4602      	mov	r2, r0
 80060d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060d8:	6a21      	ldr	r1, [r4, #32]
 80060da:	4628      	mov	r0, r5
 80060dc:	47b0      	blx	r6
 80060de:	1c43      	adds	r3, r0, #1
 80060e0:	89a3      	ldrh	r3, [r4, #12]
 80060e2:	d106      	bne.n	80060f2 <__sflush_r+0x66>
 80060e4:	6829      	ldr	r1, [r5, #0]
 80060e6:	291d      	cmp	r1, #29
 80060e8:	d82c      	bhi.n	8006144 <__sflush_r+0xb8>
 80060ea:	4a2a      	ldr	r2, [pc, #168]	; (8006194 <__sflush_r+0x108>)
 80060ec:	40ca      	lsrs	r2, r1
 80060ee:	07d6      	lsls	r6, r2, #31
 80060f0:	d528      	bpl.n	8006144 <__sflush_r+0xb8>
 80060f2:	2200      	movs	r2, #0
 80060f4:	6062      	str	r2, [r4, #4]
 80060f6:	04d9      	lsls	r1, r3, #19
 80060f8:	6922      	ldr	r2, [r4, #16]
 80060fa:	6022      	str	r2, [r4, #0]
 80060fc:	d504      	bpl.n	8006108 <__sflush_r+0x7c>
 80060fe:	1c42      	adds	r2, r0, #1
 8006100:	d101      	bne.n	8006106 <__sflush_r+0x7a>
 8006102:	682b      	ldr	r3, [r5, #0]
 8006104:	b903      	cbnz	r3, 8006108 <__sflush_r+0x7c>
 8006106:	6560      	str	r0, [r4, #84]	; 0x54
 8006108:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800610a:	602f      	str	r7, [r5, #0]
 800610c:	2900      	cmp	r1, #0
 800610e:	d0ca      	beq.n	80060a6 <__sflush_r+0x1a>
 8006110:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006114:	4299      	cmp	r1, r3
 8006116:	d002      	beq.n	800611e <__sflush_r+0x92>
 8006118:	4628      	mov	r0, r5
 800611a:	f000 f9d5 	bl	80064c8 <_free_r>
 800611e:	2000      	movs	r0, #0
 8006120:	6360      	str	r0, [r4, #52]	; 0x34
 8006122:	e7c1      	b.n	80060a8 <__sflush_r+0x1c>
 8006124:	6a21      	ldr	r1, [r4, #32]
 8006126:	2301      	movs	r3, #1
 8006128:	4628      	mov	r0, r5
 800612a:	47b0      	blx	r6
 800612c:	1c41      	adds	r1, r0, #1
 800612e:	d1c7      	bne.n	80060c0 <__sflush_r+0x34>
 8006130:	682b      	ldr	r3, [r5, #0]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d0c4      	beq.n	80060c0 <__sflush_r+0x34>
 8006136:	2b1d      	cmp	r3, #29
 8006138:	d001      	beq.n	800613e <__sflush_r+0xb2>
 800613a:	2b16      	cmp	r3, #22
 800613c:	d101      	bne.n	8006142 <__sflush_r+0xb6>
 800613e:	602f      	str	r7, [r5, #0]
 8006140:	e7b1      	b.n	80060a6 <__sflush_r+0x1a>
 8006142:	89a3      	ldrh	r3, [r4, #12]
 8006144:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006148:	81a3      	strh	r3, [r4, #12]
 800614a:	e7ad      	b.n	80060a8 <__sflush_r+0x1c>
 800614c:	690f      	ldr	r7, [r1, #16]
 800614e:	2f00      	cmp	r7, #0
 8006150:	d0a9      	beq.n	80060a6 <__sflush_r+0x1a>
 8006152:	0793      	lsls	r3, r2, #30
 8006154:	680e      	ldr	r6, [r1, #0]
 8006156:	bf08      	it	eq
 8006158:	694b      	ldreq	r3, [r1, #20]
 800615a:	600f      	str	r7, [r1, #0]
 800615c:	bf18      	it	ne
 800615e:	2300      	movne	r3, #0
 8006160:	eba6 0807 	sub.w	r8, r6, r7
 8006164:	608b      	str	r3, [r1, #8]
 8006166:	f1b8 0f00 	cmp.w	r8, #0
 800616a:	dd9c      	ble.n	80060a6 <__sflush_r+0x1a>
 800616c:	6a21      	ldr	r1, [r4, #32]
 800616e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006170:	4643      	mov	r3, r8
 8006172:	463a      	mov	r2, r7
 8006174:	4628      	mov	r0, r5
 8006176:	47b0      	blx	r6
 8006178:	2800      	cmp	r0, #0
 800617a:	dc06      	bgt.n	800618a <__sflush_r+0xfe>
 800617c:	89a3      	ldrh	r3, [r4, #12]
 800617e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006182:	81a3      	strh	r3, [r4, #12]
 8006184:	f04f 30ff 	mov.w	r0, #4294967295
 8006188:	e78e      	b.n	80060a8 <__sflush_r+0x1c>
 800618a:	4407      	add	r7, r0
 800618c:	eba8 0800 	sub.w	r8, r8, r0
 8006190:	e7e9      	b.n	8006166 <__sflush_r+0xda>
 8006192:	bf00      	nop
 8006194:	20400001 	.word	0x20400001

08006198 <_fflush_r>:
 8006198:	b538      	push	{r3, r4, r5, lr}
 800619a:	690b      	ldr	r3, [r1, #16]
 800619c:	4605      	mov	r5, r0
 800619e:	460c      	mov	r4, r1
 80061a0:	b913      	cbnz	r3, 80061a8 <_fflush_r+0x10>
 80061a2:	2500      	movs	r5, #0
 80061a4:	4628      	mov	r0, r5
 80061a6:	bd38      	pop	{r3, r4, r5, pc}
 80061a8:	b118      	cbz	r0, 80061b2 <_fflush_r+0x1a>
 80061aa:	6983      	ldr	r3, [r0, #24]
 80061ac:	b90b      	cbnz	r3, 80061b2 <_fflush_r+0x1a>
 80061ae:	f000 f887 	bl	80062c0 <__sinit>
 80061b2:	4b14      	ldr	r3, [pc, #80]	; (8006204 <_fflush_r+0x6c>)
 80061b4:	429c      	cmp	r4, r3
 80061b6:	d11b      	bne.n	80061f0 <_fflush_r+0x58>
 80061b8:	686c      	ldr	r4, [r5, #4]
 80061ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d0ef      	beq.n	80061a2 <_fflush_r+0xa>
 80061c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80061c4:	07d0      	lsls	r0, r2, #31
 80061c6:	d404      	bmi.n	80061d2 <_fflush_r+0x3a>
 80061c8:	0599      	lsls	r1, r3, #22
 80061ca:	d402      	bmi.n	80061d2 <_fflush_r+0x3a>
 80061cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061ce:	f000 f915 	bl	80063fc <__retarget_lock_acquire_recursive>
 80061d2:	4628      	mov	r0, r5
 80061d4:	4621      	mov	r1, r4
 80061d6:	f7ff ff59 	bl	800608c <__sflush_r>
 80061da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80061dc:	07da      	lsls	r2, r3, #31
 80061de:	4605      	mov	r5, r0
 80061e0:	d4e0      	bmi.n	80061a4 <_fflush_r+0xc>
 80061e2:	89a3      	ldrh	r3, [r4, #12]
 80061e4:	059b      	lsls	r3, r3, #22
 80061e6:	d4dd      	bmi.n	80061a4 <_fflush_r+0xc>
 80061e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061ea:	f000 f908 	bl	80063fe <__retarget_lock_release_recursive>
 80061ee:	e7d9      	b.n	80061a4 <_fflush_r+0xc>
 80061f0:	4b05      	ldr	r3, [pc, #20]	; (8006208 <_fflush_r+0x70>)
 80061f2:	429c      	cmp	r4, r3
 80061f4:	d101      	bne.n	80061fa <_fflush_r+0x62>
 80061f6:	68ac      	ldr	r4, [r5, #8]
 80061f8:	e7df      	b.n	80061ba <_fflush_r+0x22>
 80061fa:	4b04      	ldr	r3, [pc, #16]	; (800620c <_fflush_r+0x74>)
 80061fc:	429c      	cmp	r4, r3
 80061fe:	bf08      	it	eq
 8006200:	68ec      	ldreq	r4, [r5, #12]
 8006202:	e7da      	b.n	80061ba <_fflush_r+0x22>
 8006204:	08007200 	.word	0x08007200
 8006208:	08007220 	.word	0x08007220
 800620c:	080071e0 	.word	0x080071e0

08006210 <std>:
 8006210:	2300      	movs	r3, #0
 8006212:	b510      	push	{r4, lr}
 8006214:	4604      	mov	r4, r0
 8006216:	e9c0 3300 	strd	r3, r3, [r0]
 800621a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800621e:	6083      	str	r3, [r0, #8]
 8006220:	8181      	strh	r1, [r0, #12]
 8006222:	6643      	str	r3, [r0, #100]	; 0x64
 8006224:	81c2      	strh	r2, [r0, #14]
 8006226:	6183      	str	r3, [r0, #24]
 8006228:	4619      	mov	r1, r3
 800622a:	2208      	movs	r2, #8
 800622c:	305c      	adds	r0, #92	; 0x5c
 800622e:	f7ff fdb7 	bl	8005da0 <memset>
 8006232:	4b05      	ldr	r3, [pc, #20]	; (8006248 <std+0x38>)
 8006234:	6263      	str	r3, [r4, #36]	; 0x24
 8006236:	4b05      	ldr	r3, [pc, #20]	; (800624c <std+0x3c>)
 8006238:	62a3      	str	r3, [r4, #40]	; 0x28
 800623a:	4b05      	ldr	r3, [pc, #20]	; (8006250 <std+0x40>)
 800623c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800623e:	4b05      	ldr	r3, [pc, #20]	; (8006254 <std+0x44>)
 8006240:	6224      	str	r4, [r4, #32]
 8006242:	6323      	str	r3, [r4, #48]	; 0x30
 8006244:	bd10      	pop	{r4, pc}
 8006246:	bf00      	nop
 8006248:	08006ed1 	.word	0x08006ed1
 800624c:	08006ef3 	.word	0x08006ef3
 8006250:	08006f2b 	.word	0x08006f2b
 8006254:	08006f4f 	.word	0x08006f4f

08006258 <_cleanup_r>:
 8006258:	4901      	ldr	r1, [pc, #4]	; (8006260 <_cleanup_r+0x8>)
 800625a:	f000 b8af 	b.w	80063bc <_fwalk_reent>
 800625e:	bf00      	nop
 8006260:	08006199 	.word	0x08006199

08006264 <__sfmoreglue>:
 8006264:	b570      	push	{r4, r5, r6, lr}
 8006266:	1e4a      	subs	r2, r1, #1
 8006268:	2568      	movs	r5, #104	; 0x68
 800626a:	4355      	muls	r5, r2
 800626c:	460e      	mov	r6, r1
 800626e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006272:	f000 f979 	bl	8006568 <_malloc_r>
 8006276:	4604      	mov	r4, r0
 8006278:	b140      	cbz	r0, 800628c <__sfmoreglue+0x28>
 800627a:	2100      	movs	r1, #0
 800627c:	e9c0 1600 	strd	r1, r6, [r0]
 8006280:	300c      	adds	r0, #12
 8006282:	60a0      	str	r0, [r4, #8]
 8006284:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006288:	f7ff fd8a 	bl	8005da0 <memset>
 800628c:	4620      	mov	r0, r4
 800628e:	bd70      	pop	{r4, r5, r6, pc}

08006290 <__sfp_lock_acquire>:
 8006290:	4801      	ldr	r0, [pc, #4]	; (8006298 <__sfp_lock_acquire+0x8>)
 8006292:	f000 b8b3 	b.w	80063fc <__retarget_lock_acquire_recursive>
 8006296:	bf00      	nop
 8006298:	200005ce 	.word	0x200005ce

0800629c <__sfp_lock_release>:
 800629c:	4801      	ldr	r0, [pc, #4]	; (80062a4 <__sfp_lock_release+0x8>)
 800629e:	f000 b8ae 	b.w	80063fe <__retarget_lock_release_recursive>
 80062a2:	bf00      	nop
 80062a4:	200005ce 	.word	0x200005ce

080062a8 <__sinit_lock_acquire>:
 80062a8:	4801      	ldr	r0, [pc, #4]	; (80062b0 <__sinit_lock_acquire+0x8>)
 80062aa:	f000 b8a7 	b.w	80063fc <__retarget_lock_acquire_recursive>
 80062ae:	bf00      	nop
 80062b0:	200005c9 	.word	0x200005c9

080062b4 <__sinit_lock_release>:
 80062b4:	4801      	ldr	r0, [pc, #4]	; (80062bc <__sinit_lock_release+0x8>)
 80062b6:	f000 b8a2 	b.w	80063fe <__retarget_lock_release_recursive>
 80062ba:	bf00      	nop
 80062bc:	200005c9 	.word	0x200005c9

080062c0 <__sinit>:
 80062c0:	b510      	push	{r4, lr}
 80062c2:	4604      	mov	r4, r0
 80062c4:	f7ff fff0 	bl	80062a8 <__sinit_lock_acquire>
 80062c8:	69a3      	ldr	r3, [r4, #24]
 80062ca:	b11b      	cbz	r3, 80062d4 <__sinit+0x14>
 80062cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062d0:	f7ff bff0 	b.w	80062b4 <__sinit_lock_release>
 80062d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80062d8:	6523      	str	r3, [r4, #80]	; 0x50
 80062da:	4b13      	ldr	r3, [pc, #76]	; (8006328 <__sinit+0x68>)
 80062dc:	4a13      	ldr	r2, [pc, #76]	; (800632c <__sinit+0x6c>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80062e2:	42a3      	cmp	r3, r4
 80062e4:	bf04      	itt	eq
 80062e6:	2301      	moveq	r3, #1
 80062e8:	61a3      	streq	r3, [r4, #24]
 80062ea:	4620      	mov	r0, r4
 80062ec:	f000 f820 	bl	8006330 <__sfp>
 80062f0:	6060      	str	r0, [r4, #4]
 80062f2:	4620      	mov	r0, r4
 80062f4:	f000 f81c 	bl	8006330 <__sfp>
 80062f8:	60a0      	str	r0, [r4, #8]
 80062fa:	4620      	mov	r0, r4
 80062fc:	f000 f818 	bl	8006330 <__sfp>
 8006300:	2200      	movs	r2, #0
 8006302:	60e0      	str	r0, [r4, #12]
 8006304:	2104      	movs	r1, #4
 8006306:	6860      	ldr	r0, [r4, #4]
 8006308:	f7ff ff82 	bl	8006210 <std>
 800630c:	68a0      	ldr	r0, [r4, #8]
 800630e:	2201      	movs	r2, #1
 8006310:	2109      	movs	r1, #9
 8006312:	f7ff ff7d 	bl	8006210 <std>
 8006316:	68e0      	ldr	r0, [r4, #12]
 8006318:	2202      	movs	r2, #2
 800631a:	2112      	movs	r1, #18
 800631c:	f7ff ff78 	bl	8006210 <std>
 8006320:	2301      	movs	r3, #1
 8006322:	61a3      	str	r3, [r4, #24]
 8006324:	e7d2      	b.n	80062cc <__sinit+0xc>
 8006326:	bf00      	nop
 8006328:	080071dc 	.word	0x080071dc
 800632c:	08006259 	.word	0x08006259

08006330 <__sfp>:
 8006330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006332:	4607      	mov	r7, r0
 8006334:	f7ff ffac 	bl	8006290 <__sfp_lock_acquire>
 8006338:	4b1e      	ldr	r3, [pc, #120]	; (80063b4 <__sfp+0x84>)
 800633a:	681e      	ldr	r6, [r3, #0]
 800633c:	69b3      	ldr	r3, [r6, #24]
 800633e:	b913      	cbnz	r3, 8006346 <__sfp+0x16>
 8006340:	4630      	mov	r0, r6
 8006342:	f7ff ffbd 	bl	80062c0 <__sinit>
 8006346:	3648      	adds	r6, #72	; 0x48
 8006348:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800634c:	3b01      	subs	r3, #1
 800634e:	d503      	bpl.n	8006358 <__sfp+0x28>
 8006350:	6833      	ldr	r3, [r6, #0]
 8006352:	b30b      	cbz	r3, 8006398 <__sfp+0x68>
 8006354:	6836      	ldr	r6, [r6, #0]
 8006356:	e7f7      	b.n	8006348 <__sfp+0x18>
 8006358:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800635c:	b9d5      	cbnz	r5, 8006394 <__sfp+0x64>
 800635e:	4b16      	ldr	r3, [pc, #88]	; (80063b8 <__sfp+0x88>)
 8006360:	60e3      	str	r3, [r4, #12]
 8006362:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006366:	6665      	str	r5, [r4, #100]	; 0x64
 8006368:	f000 f847 	bl	80063fa <__retarget_lock_init_recursive>
 800636c:	f7ff ff96 	bl	800629c <__sfp_lock_release>
 8006370:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006374:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006378:	6025      	str	r5, [r4, #0]
 800637a:	61a5      	str	r5, [r4, #24]
 800637c:	2208      	movs	r2, #8
 800637e:	4629      	mov	r1, r5
 8006380:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006384:	f7ff fd0c 	bl	8005da0 <memset>
 8006388:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800638c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006390:	4620      	mov	r0, r4
 8006392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006394:	3468      	adds	r4, #104	; 0x68
 8006396:	e7d9      	b.n	800634c <__sfp+0x1c>
 8006398:	2104      	movs	r1, #4
 800639a:	4638      	mov	r0, r7
 800639c:	f7ff ff62 	bl	8006264 <__sfmoreglue>
 80063a0:	4604      	mov	r4, r0
 80063a2:	6030      	str	r0, [r6, #0]
 80063a4:	2800      	cmp	r0, #0
 80063a6:	d1d5      	bne.n	8006354 <__sfp+0x24>
 80063a8:	f7ff ff78 	bl	800629c <__sfp_lock_release>
 80063ac:	230c      	movs	r3, #12
 80063ae:	603b      	str	r3, [r7, #0]
 80063b0:	e7ee      	b.n	8006390 <__sfp+0x60>
 80063b2:	bf00      	nop
 80063b4:	080071dc 	.word	0x080071dc
 80063b8:	ffff0001 	.word	0xffff0001

080063bc <_fwalk_reent>:
 80063bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063c0:	4606      	mov	r6, r0
 80063c2:	4688      	mov	r8, r1
 80063c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80063c8:	2700      	movs	r7, #0
 80063ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063ce:	f1b9 0901 	subs.w	r9, r9, #1
 80063d2:	d505      	bpl.n	80063e0 <_fwalk_reent+0x24>
 80063d4:	6824      	ldr	r4, [r4, #0]
 80063d6:	2c00      	cmp	r4, #0
 80063d8:	d1f7      	bne.n	80063ca <_fwalk_reent+0xe>
 80063da:	4638      	mov	r0, r7
 80063dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063e0:	89ab      	ldrh	r3, [r5, #12]
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d907      	bls.n	80063f6 <_fwalk_reent+0x3a>
 80063e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063ea:	3301      	adds	r3, #1
 80063ec:	d003      	beq.n	80063f6 <_fwalk_reent+0x3a>
 80063ee:	4629      	mov	r1, r5
 80063f0:	4630      	mov	r0, r6
 80063f2:	47c0      	blx	r8
 80063f4:	4307      	orrs	r7, r0
 80063f6:	3568      	adds	r5, #104	; 0x68
 80063f8:	e7e9      	b.n	80063ce <_fwalk_reent+0x12>

080063fa <__retarget_lock_init_recursive>:
 80063fa:	4770      	bx	lr

080063fc <__retarget_lock_acquire_recursive>:
 80063fc:	4770      	bx	lr

080063fe <__retarget_lock_release_recursive>:
 80063fe:	4770      	bx	lr

08006400 <__swhatbuf_r>:
 8006400:	b570      	push	{r4, r5, r6, lr}
 8006402:	460e      	mov	r6, r1
 8006404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006408:	2900      	cmp	r1, #0
 800640a:	b096      	sub	sp, #88	; 0x58
 800640c:	4614      	mov	r4, r2
 800640e:	461d      	mov	r5, r3
 8006410:	da07      	bge.n	8006422 <__swhatbuf_r+0x22>
 8006412:	2300      	movs	r3, #0
 8006414:	602b      	str	r3, [r5, #0]
 8006416:	89b3      	ldrh	r3, [r6, #12]
 8006418:	061a      	lsls	r2, r3, #24
 800641a:	d410      	bmi.n	800643e <__swhatbuf_r+0x3e>
 800641c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006420:	e00e      	b.n	8006440 <__swhatbuf_r+0x40>
 8006422:	466a      	mov	r2, sp
 8006424:	f000 fdba 	bl	8006f9c <_fstat_r>
 8006428:	2800      	cmp	r0, #0
 800642a:	dbf2      	blt.n	8006412 <__swhatbuf_r+0x12>
 800642c:	9a01      	ldr	r2, [sp, #4]
 800642e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006432:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006436:	425a      	negs	r2, r3
 8006438:	415a      	adcs	r2, r3
 800643a:	602a      	str	r2, [r5, #0]
 800643c:	e7ee      	b.n	800641c <__swhatbuf_r+0x1c>
 800643e:	2340      	movs	r3, #64	; 0x40
 8006440:	2000      	movs	r0, #0
 8006442:	6023      	str	r3, [r4, #0]
 8006444:	b016      	add	sp, #88	; 0x58
 8006446:	bd70      	pop	{r4, r5, r6, pc}

08006448 <__smakebuf_r>:
 8006448:	898b      	ldrh	r3, [r1, #12]
 800644a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800644c:	079d      	lsls	r5, r3, #30
 800644e:	4606      	mov	r6, r0
 8006450:	460c      	mov	r4, r1
 8006452:	d507      	bpl.n	8006464 <__smakebuf_r+0x1c>
 8006454:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006458:	6023      	str	r3, [r4, #0]
 800645a:	6123      	str	r3, [r4, #16]
 800645c:	2301      	movs	r3, #1
 800645e:	6163      	str	r3, [r4, #20]
 8006460:	b002      	add	sp, #8
 8006462:	bd70      	pop	{r4, r5, r6, pc}
 8006464:	ab01      	add	r3, sp, #4
 8006466:	466a      	mov	r2, sp
 8006468:	f7ff ffca 	bl	8006400 <__swhatbuf_r>
 800646c:	9900      	ldr	r1, [sp, #0]
 800646e:	4605      	mov	r5, r0
 8006470:	4630      	mov	r0, r6
 8006472:	f000 f879 	bl	8006568 <_malloc_r>
 8006476:	b948      	cbnz	r0, 800648c <__smakebuf_r+0x44>
 8006478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800647c:	059a      	lsls	r2, r3, #22
 800647e:	d4ef      	bmi.n	8006460 <__smakebuf_r+0x18>
 8006480:	f023 0303 	bic.w	r3, r3, #3
 8006484:	f043 0302 	orr.w	r3, r3, #2
 8006488:	81a3      	strh	r3, [r4, #12]
 800648a:	e7e3      	b.n	8006454 <__smakebuf_r+0xc>
 800648c:	4b0d      	ldr	r3, [pc, #52]	; (80064c4 <__smakebuf_r+0x7c>)
 800648e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006490:	89a3      	ldrh	r3, [r4, #12]
 8006492:	6020      	str	r0, [r4, #0]
 8006494:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006498:	81a3      	strh	r3, [r4, #12]
 800649a:	9b00      	ldr	r3, [sp, #0]
 800649c:	6163      	str	r3, [r4, #20]
 800649e:	9b01      	ldr	r3, [sp, #4]
 80064a0:	6120      	str	r0, [r4, #16]
 80064a2:	b15b      	cbz	r3, 80064bc <__smakebuf_r+0x74>
 80064a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064a8:	4630      	mov	r0, r6
 80064aa:	f000 fd89 	bl	8006fc0 <_isatty_r>
 80064ae:	b128      	cbz	r0, 80064bc <__smakebuf_r+0x74>
 80064b0:	89a3      	ldrh	r3, [r4, #12]
 80064b2:	f023 0303 	bic.w	r3, r3, #3
 80064b6:	f043 0301 	orr.w	r3, r3, #1
 80064ba:	81a3      	strh	r3, [r4, #12]
 80064bc:	89a0      	ldrh	r0, [r4, #12]
 80064be:	4305      	orrs	r5, r0
 80064c0:	81a5      	strh	r5, [r4, #12]
 80064c2:	e7cd      	b.n	8006460 <__smakebuf_r+0x18>
 80064c4:	08006259 	.word	0x08006259

080064c8 <_free_r>:
 80064c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80064ca:	2900      	cmp	r1, #0
 80064cc:	d048      	beq.n	8006560 <_free_r+0x98>
 80064ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064d2:	9001      	str	r0, [sp, #4]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	f1a1 0404 	sub.w	r4, r1, #4
 80064da:	bfb8      	it	lt
 80064dc:	18e4      	addlt	r4, r4, r3
 80064de:	f000 fdb9 	bl	8007054 <__malloc_lock>
 80064e2:	4a20      	ldr	r2, [pc, #128]	; (8006564 <_free_r+0x9c>)
 80064e4:	9801      	ldr	r0, [sp, #4]
 80064e6:	6813      	ldr	r3, [r2, #0]
 80064e8:	4615      	mov	r5, r2
 80064ea:	b933      	cbnz	r3, 80064fa <_free_r+0x32>
 80064ec:	6063      	str	r3, [r4, #4]
 80064ee:	6014      	str	r4, [r2, #0]
 80064f0:	b003      	add	sp, #12
 80064f2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80064f6:	f000 bdb3 	b.w	8007060 <__malloc_unlock>
 80064fa:	42a3      	cmp	r3, r4
 80064fc:	d90b      	bls.n	8006516 <_free_r+0x4e>
 80064fe:	6821      	ldr	r1, [r4, #0]
 8006500:	1862      	adds	r2, r4, r1
 8006502:	4293      	cmp	r3, r2
 8006504:	bf04      	itt	eq
 8006506:	681a      	ldreq	r2, [r3, #0]
 8006508:	685b      	ldreq	r3, [r3, #4]
 800650a:	6063      	str	r3, [r4, #4]
 800650c:	bf04      	itt	eq
 800650e:	1852      	addeq	r2, r2, r1
 8006510:	6022      	streq	r2, [r4, #0]
 8006512:	602c      	str	r4, [r5, #0]
 8006514:	e7ec      	b.n	80064f0 <_free_r+0x28>
 8006516:	461a      	mov	r2, r3
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	b10b      	cbz	r3, 8006520 <_free_r+0x58>
 800651c:	42a3      	cmp	r3, r4
 800651e:	d9fa      	bls.n	8006516 <_free_r+0x4e>
 8006520:	6811      	ldr	r1, [r2, #0]
 8006522:	1855      	adds	r5, r2, r1
 8006524:	42a5      	cmp	r5, r4
 8006526:	d10b      	bne.n	8006540 <_free_r+0x78>
 8006528:	6824      	ldr	r4, [r4, #0]
 800652a:	4421      	add	r1, r4
 800652c:	1854      	adds	r4, r2, r1
 800652e:	42a3      	cmp	r3, r4
 8006530:	6011      	str	r1, [r2, #0]
 8006532:	d1dd      	bne.n	80064f0 <_free_r+0x28>
 8006534:	681c      	ldr	r4, [r3, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	6053      	str	r3, [r2, #4]
 800653a:	4421      	add	r1, r4
 800653c:	6011      	str	r1, [r2, #0]
 800653e:	e7d7      	b.n	80064f0 <_free_r+0x28>
 8006540:	d902      	bls.n	8006548 <_free_r+0x80>
 8006542:	230c      	movs	r3, #12
 8006544:	6003      	str	r3, [r0, #0]
 8006546:	e7d3      	b.n	80064f0 <_free_r+0x28>
 8006548:	6825      	ldr	r5, [r4, #0]
 800654a:	1961      	adds	r1, r4, r5
 800654c:	428b      	cmp	r3, r1
 800654e:	bf04      	itt	eq
 8006550:	6819      	ldreq	r1, [r3, #0]
 8006552:	685b      	ldreq	r3, [r3, #4]
 8006554:	6063      	str	r3, [r4, #4]
 8006556:	bf04      	itt	eq
 8006558:	1949      	addeq	r1, r1, r5
 800655a:	6021      	streq	r1, [r4, #0]
 800655c:	6054      	str	r4, [r2, #4]
 800655e:	e7c7      	b.n	80064f0 <_free_r+0x28>
 8006560:	b003      	add	sp, #12
 8006562:	bd30      	pop	{r4, r5, pc}
 8006564:	200000e4 	.word	0x200000e4

08006568 <_malloc_r>:
 8006568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800656a:	1ccd      	adds	r5, r1, #3
 800656c:	f025 0503 	bic.w	r5, r5, #3
 8006570:	3508      	adds	r5, #8
 8006572:	2d0c      	cmp	r5, #12
 8006574:	bf38      	it	cc
 8006576:	250c      	movcc	r5, #12
 8006578:	2d00      	cmp	r5, #0
 800657a:	4606      	mov	r6, r0
 800657c:	db01      	blt.n	8006582 <_malloc_r+0x1a>
 800657e:	42a9      	cmp	r1, r5
 8006580:	d903      	bls.n	800658a <_malloc_r+0x22>
 8006582:	230c      	movs	r3, #12
 8006584:	6033      	str	r3, [r6, #0]
 8006586:	2000      	movs	r0, #0
 8006588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800658a:	f000 fd63 	bl	8007054 <__malloc_lock>
 800658e:	4921      	ldr	r1, [pc, #132]	; (8006614 <_malloc_r+0xac>)
 8006590:	680a      	ldr	r2, [r1, #0]
 8006592:	4614      	mov	r4, r2
 8006594:	b99c      	cbnz	r4, 80065be <_malloc_r+0x56>
 8006596:	4f20      	ldr	r7, [pc, #128]	; (8006618 <_malloc_r+0xb0>)
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	b923      	cbnz	r3, 80065a6 <_malloc_r+0x3e>
 800659c:	4621      	mov	r1, r4
 800659e:	4630      	mov	r0, r6
 80065a0:	f000 fc86 	bl	8006eb0 <_sbrk_r>
 80065a4:	6038      	str	r0, [r7, #0]
 80065a6:	4629      	mov	r1, r5
 80065a8:	4630      	mov	r0, r6
 80065aa:	f000 fc81 	bl	8006eb0 <_sbrk_r>
 80065ae:	1c43      	adds	r3, r0, #1
 80065b0:	d123      	bne.n	80065fa <_malloc_r+0x92>
 80065b2:	230c      	movs	r3, #12
 80065b4:	6033      	str	r3, [r6, #0]
 80065b6:	4630      	mov	r0, r6
 80065b8:	f000 fd52 	bl	8007060 <__malloc_unlock>
 80065bc:	e7e3      	b.n	8006586 <_malloc_r+0x1e>
 80065be:	6823      	ldr	r3, [r4, #0]
 80065c0:	1b5b      	subs	r3, r3, r5
 80065c2:	d417      	bmi.n	80065f4 <_malloc_r+0x8c>
 80065c4:	2b0b      	cmp	r3, #11
 80065c6:	d903      	bls.n	80065d0 <_malloc_r+0x68>
 80065c8:	6023      	str	r3, [r4, #0]
 80065ca:	441c      	add	r4, r3
 80065cc:	6025      	str	r5, [r4, #0]
 80065ce:	e004      	b.n	80065da <_malloc_r+0x72>
 80065d0:	6863      	ldr	r3, [r4, #4]
 80065d2:	42a2      	cmp	r2, r4
 80065d4:	bf0c      	ite	eq
 80065d6:	600b      	streq	r3, [r1, #0]
 80065d8:	6053      	strne	r3, [r2, #4]
 80065da:	4630      	mov	r0, r6
 80065dc:	f000 fd40 	bl	8007060 <__malloc_unlock>
 80065e0:	f104 000b 	add.w	r0, r4, #11
 80065e4:	1d23      	adds	r3, r4, #4
 80065e6:	f020 0007 	bic.w	r0, r0, #7
 80065ea:	1ac2      	subs	r2, r0, r3
 80065ec:	d0cc      	beq.n	8006588 <_malloc_r+0x20>
 80065ee:	1a1b      	subs	r3, r3, r0
 80065f0:	50a3      	str	r3, [r4, r2]
 80065f2:	e7c9      	b.n	8006588 <_malloc_r+0x20>
 80065f4:	4622      	mov	r2, r4
 80065f6:	6864      	ldr	r4, [r4, #4]
 80065f8:	e7cc      	b.n	8006594 <_malloc_r+0x2c>
 80065fa:	1cc4      	adds	r4, r0, #3
 80065fc:	f024 0403 	bic.w	r4, r4, #3
 8006600:	42a0      	cmp	r0, r4
 8006602:	d0e3      	beq.n	80065cc <_malloc_r+0x64>
 8006604:	1a21      	subs	r1, r4, r0
 8006606:	4630      	mov	r0, r6
 8006608:	f000 fc52 	bl	8006eb0 <_sbrk_r>
 800660c:	3001      	adds	r0, #1
 800660e:	d1dd      	bne.n	80065cc <_malloc_r+0x64>
 8006610:	e7cf      	b.n	80065b2 <_malloc_r+0x4a>
 8006612:	bf00      	nop
 8006614:	200000e4 	.word	0x200000e4
 8006618:	200000e8 	.word	0x200000e8

0800661c <__ssputs_r>:
 800661c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006620:	688e      	ldr	r6, [r1, #8]
 8006622:	429e      	cmp	r6, r3
 8006624:	4682      	mov	sl, r0
 8006626:	460c      	mov	r4, r1
 8006628:	4690      	mov	r8, r2
 800662a:	461f      	mov	r7, r3
 800662c:	d838      	bhi.n	80066a0 <__ssputs_r+0x84>
 800662e:	898a      	ldrh	r2, [r1, #12]
 8006630:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006634:	d032      	beq.n	800669c <__ssputs_r+0x80>
 8006636:	6825      	ldr	r5, [r4, #0]
 8006638:	6909      	ldr	r1, [r1, #16]
 800663a:	eba5 0901 	sub.w	r9, r5, r1
 800663e:	6965      	ldr	r5, [r4, #20]
 8006640:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006644:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006648:	3301      	adds	r3, #1
 800664a:	444b      	add	r3, r9
 800664c:	106d      	asrs	r5, r5, #1
 800664e:	429d      	cmp	r5, r3
 8006650:	bf38      	it	cc
 8006652:	461d      	movcc	r5, r3
 8006654:	0553      	lsls	r3, r2, #21
 8006656:	d531      	bpl.n	80066bc <__ssputs_r+0xa0>
 8006658:	4629      	mov	r1, r5
 800665a:	f7ff ff85 	bl	8006568 <_malloc_r>
 800665e:	4606      	mov	r6, r0
 8006660:	b950      	cbnz	r0, 8006678 <__ssputs_r+0x5c>
 8006662:	230c      	movs	r3, #12
 8006664:	f8ca 3000 	str.w	r3, [sl]
 8006668:	89a3      	ldrh	r3, [r4, #12]
 800666a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800666e:	81a3      	strh	r3, [r4, #12]
 8006670:	f04f 30ff 	mov.w	r0, #4294967295
 8006674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006678:	6921      	ldr	r1, [r4, #16]
 800667a:	464a      	mov	r2, r9
 800667c:	f000 fcc2 	bl	8007004 <memcpy>
 8006680:	89a3      	ldrh	r3, [r4, #12]
 8006682:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006686:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800668a:	81a3      	strh	r3, [r4, #12]
 800668c:	6126      	str	r6, [r4, #16]
 800668e:	6165      	str	r5, [r4, #20]
 8006690:	444e      	add	r6, r9
 8006692:	eba5 0509 	sub.w	r5, r5, r9
 8006696:	6026      	str	r6, [r4, #0]
 8006698:	60a5      	str	r5, [r4, #8]
 800669a:	463e      	mov	r6, r7
 800669c:	42be      	cmp	r6, r7
 800669e:	d900      	bls.n	80066a2 <__ssputs_r+0x86>
 80066a0:	463e      	mov	r6, r7
 80066a2:	4632      	mov	r2, r6
 80066a4:	6820      	ldr	r0, [r4, #0]
 80066a6:	4641      	mov	r1, r8
 80066a8:	f000 fcba 	bl	8007020 <memmove>
 80066ac:	68a3      	ldr	r3, [r4, #8]
 80066ae:	6822      	ldr	r2, [r4, #0]
 80066b0:	1b9b      	subs	r3, r3, r6
 80066b2:	4432      	add	r2, r6
 80066b4:	60a3      	str	r3, [r4, #8]
 80066b6:	6022      	str	r2, [r4, #0]
 80066b8:	2000      	movs	r0, #0
 80066ba:	e7db      	b.n	8006674 <__ssputs_r+0x58>
 80066bc:	462a      	mov	r2, r5
 80066be:	f000 fcd5 	bl	800706c <_realloc_r>
 80066c2:	4606      	mov	r6, r0
 80066c4:	2800      	cmp	r0, #0
 80066c6:	d1e1      	bne.n	800668c <__ssputs_r+0x70>
 80066c8:	6921      	ldr	r1, [r4, #16]
 80066ca:	4650      	mov	r0, sl
 80066cc:	f7ff fefc 	bl	80064c8 <_free_r>
 80066d0:	e7c7      	b.n	8006662 <__ssputs_r+0x46>
	...

080066d4 <_svfiprintf_r>:
 80066d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066d8:	4698      	mov	r8, r3
 80066da:	898b      	ldrh	r3, [r1, #12]
 80066dc:	061b      	lsls	r3, r3, #24
 80066de:	b09d      	sub	sp, #116	; 0x74
 80066e0:	4607      	mov	r7, r0
 80066e2:	460d      	mov	r5, r1
 80066e4:	4614      	mov	r4, r2
 80066e6:	d50e      	bpl.n	8006706 <_svfiprintf_r+0x32>
 80066e8:	690b      	ldr	r3, [r1, #16]
 80066ea:	b963      	cbnz	r3, 8006706 <_svfiprintf_r+0x32>
 80066ec:	2140      	movs	r1, #64	; 0x40
 80066ee:	f7ff ff3b 	bl	8006568 <_malloc_r>
 80066f2:	6028      	str	r0, [r5, #0]
 80066f4:	6128      	str	r0, [r5, #16]
 80066f6:	b920      	cbnz	r0, 8006702 <_svfiprintf_r+0x2e>
 80066f8:	230c      	movs	r3, #12
 80066fa:	603b      	str	r3, [r7, #0]
 80066fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006700:	e0d1      	b.n	80068a6 <_svfiprintf_r+0x1d2>
 8006702:	2340      	movs	r3, #64	; 0x40
 8006704:	616b      	str	r3, [r5, #20]
 8006706:	2300      	movs	r3, #0
 8006708:	9309      	str	r3, [sp, #36]	; 0x24
 800670a:	2320      	movs	r3, #32
 800670c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006710:	f8cd 800c 	str.w	r8, [sp, #12]
 8006714:	2330      	movs	r3, #48	; 0x30
 8006716:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80068c0 <_svfiprintf_r+0x1ec>
 800671a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800671e:	f04f 0901 	mov.w	r9, #1
 8006722:	4623      	mov	r3, r4
 8006724:	469a      	mov	sl, r3
 8006726:	f813 2b01 	ldrb.w	r2, [r3], #1
 800672a:	b10a      	cbz	r2, 8006730 <_svfiprintf_r+0x5c>
 800672c:	2a25      	cmp	r2, #37	; 0x25
 800672e:	d1f9      	bne.n	8006724 <_svfiprintf_r+0x50>
 8006730:	ebba 0b04 	subs.w	fp, sl, r4
 8006734:	d00b      	beq.n	800674e <_svfiprintf_r+0x7a>
 8006736:	465b      	mov	r3, fp
 8006738:	4622      	mov	r2, r4
 800673a:	4629      	mov	r1, r5
 800673c:	4638      	mov	r0, r7
 800673e:	f7ff ff6d 	bl	800661c <__ssputs_r>
 8006742:	3001      	adds	r0, #1
 8006744:	f000 80aa 	beq.w	800689c <_svfiprintf_r+0x1c8>
 8006748:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800674a:	445a      	add	r2, fp
 800674c:	9209      	str	r2, [sp, #36]	; 0x24
 800674e:	f89a 3000 	ldrb.w	r3, [sl]
 8006752:	2b00      	cmp	r3, #0
 8006754:	f000 80a2 	beq.w	800689c <_svfiprintf_r+0x1c8>
 8006758:	2300      	movs	r3, #0
 800675a:	f04f 32ff 	mov.w	r2, #4294967295
 800675e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006762:	f10a 0a01 	add.w	sl, sl, #1
 8006766:	9304      	str	r3, [sp, #16]
 8006768:	9307      	str	r3, [sp, #28]
 800676a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800676e:	931a      	str	r3, [sp, #104]	; 0x68
 8006770:	4654      	mov	r4, sl
 8006772:	2205      	movs	r2, #5
 8006774:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006778:	4851      	ldr	r0, [pc, #324]	; (80068c0 <_svfiprintf_r+0x1ec>)
 800677a:	f7f9 fd29 	bl	80001d0 <memchr>
 800677e:	9a04      	ldr	r2, [sp, #16]
 8006780:	b9d8      	cbnz	r0, 80067ba <_svfiprintf_r+0xe6>
 8006782:	06d0      	lsls	r0, r2, #27
 8006784:	bf44      	itt	mi
 8006786:	2320      	movmi	r3, #32
 8006788:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800678c:	0711      	lsls	r1, r2, #28
 800678e:	bf44      	itt	mi
 8006790:	232b      	movmi	r3, #43	; 0x2b
 8006792:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006796:	f89a 3000 	ldrb.w	r3, [sl]
 800679a:	2b2a      	cmp	r3, #42	; 0x2a
 800679c:	d015      	beq.n	80067ca <_svfiprintf_r+0xf6>
 800679e:	9a07      	ldr	r2, [sp, #28]
 80067a0:	4654      	mov	r4, sl
 80067a2:	2000      	movs	r0, #0
 80067a4:	f04f 0c0a 	mov.w	ip, #10
 80067a8:	4621      	mov	r1, r4
 80067aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067ae:	3b30      	subs	r3, #48	; 0x30
 80067b0:	2b09      	cmp	r3, #9
 80067b2:	d94e      	bls.n	8006852 <_svfiprintf_r+0x17e>
 80067b4:	b1b0      	cbz	r0, 80067e4 <_svfiprintf_r+0x110>
 80067b6:	9207      	str	r2, [sp, #28]
 80067b8:	e014      	b.n	80067e4 <_svfiprintf_r+0x110>
 80067ba:	eba0 0308 	sub.w	r3, r0, r8
 80067be:	fa09 f303 	lsl.w	r3, r9, r3
 80067c2:	4313      	orrs	r3, r2
 80067c4:	9304      	str	r3, [sp, #16]
 80067c6:	46a2      	mov	sl, r4
 80067c8:	e7d2      	b.n	8006770 <_svfiprintf_r+0x9c>
 80067ca:	9b03      	ldr	r3, [sp, #12]
 80067cc:	1d19      	adds	r1, r3, #4
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	9103      	str	r1, [sp, #12]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	bfbb      	ittet	lt
 80067d6:	425b      	neglt	r3, r3
 80067d8:	f042 0202 	orrlt.w	r2, r2, #2
 80067dc:	9307      	strge	r3, [sp, #28]
 80067de:	9307      	strlt	r3, [sp, #28]
 80067e0:	bfb8      	it	lt
 80067e2:	9204      	strlt	r2, [sp, #16]
 80067e4:	7823      	ldrb	r3, [r4, #0]
 80067e6:	2b2e      	cmp	r3, #46	; 0x2e
 80067e8:	d10c      	bne.n	8006804 <_svfiprintf_r+0x130>
 80067ea:	7863      	ldrb	r3, [r4, #1]
 80067ec:	2b2a      	cmp	r3, #42	; 0x2a
 80067ee:	d135      	bne.n	800685c <_svfiprintf_r+0x188>
 80067f0:	9b03      	ldr	r3, [sp, #12]
 80067f2:	1d1a      	adds	r2, r3, #4
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	9203      	str	r2, [sp, #12]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	bfb8      	it	lt
 80067fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8006800:	3402      	adds	r4, #2
 8006802:	9305      	str	r3, [sp, #20]
 8006804:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80068d0 <_svfiprintf_r+0x1fc>
 8006808:	7821      	ldrb	r1, [r4, #0]
 800680a:	2203      	movs	r2, #3
 800680c:	4650      	mov	r0, sl
 800680e:	f7f9 fcdf 	bl	80001d0 <memchr>
 8006812:	b140      	cbz	r0, 8006826 <_svfiprintf_r+0x152>
 8006814:	2340      	movs	r3, #64	; 0x40
 8006816:	eba0 000a 	sub.w	r0, r0, sl
 800681a:	fa03 f000 	lsl.w	r0, r3, r0
 800681e:	9b04      	ldr	r3, [sp, #16]
 8006820:	4303      	orrs	r3, r0
 8006822:	3401      	adds	r4, #1
 8006824:	9304      	str	r3, [sp, #16]
 8006826:	f814 1b01 	ldrb.w	r1, [r4], #1
 800682a:	4826      	ldr	r0, [pc, #152]	; (80068c4 <_svfiprintf_r+0x1f0>)
 800682c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006830:	2206      	movs	r2, #6
 8006832:	f7f9 fccd 	bl	80001d0 <memchr>
 8006836:	2800      	cmp	r0, #0
 8006838:	d038      	beq.n	80068ac <_svfiprintf_r+0x1d8>
 800683a:	4b23      	ldr	r3, [pc, #140]	; (80068c8 <_svfiprintf_r+0x1f4>)
 800683c:	bb1b      	cbnz	r3, 8006886 <_svfiprintf_r+0x1b2>
 800683e:	9b03      	ldr	r3, [sp, #12]
 8006840:	3307      	adds	r3, #7
 8006842:	f023 0307 	bic.w	r3, r3, #7
 8006846:	3308      	adds	r3, #8
 8006848:	9303      	str	r3, [sp, #12]
 800684a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800684c:	4433      	add	r3, r6
 800684e:	9309      	str	r3, [sp, #36]	; 0x24
 8006850:	e767      	b.n	8006722 <_svfiprintf_r+0x4e>
 8006852:	fb0c 3202 	mla	r2, ip, r2, r3
 8006856:	460c      	mov	r4, r1
 8006858:	2001      	movs	r0, #1
 800685a:	e7a5      	b.n	80067a8 <_svfiprintf_r+0xd4>
 800685c:	2300      	movs	r3, #0
 800685e:	3401      	adds	r4, #1
 8006860:	9305      	str	r3, [sp, #20]
 8006862:	4619      	mov	r1, r3
 8006864:	f04f 0c0a 	mov.w	ip, #10
 8006868:	4620      	mov	r0, r4
 800686a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800686e:	3a30      	subs	r2, #48	; 0x30
 8006870:	2a09      	cmp	r2, #9
 8006872:	d903      	bls.n	800687c <_svfiprintf_r+0x1a8>
 8006874:	2b00      	cmp	r3, #0
 8006876:	d0c5      	beq.n	8006804 <_svfiprintf_r+0x130>
 8006878:	9105      	str	r1, [sp, #20]
 800687a:	e7c3      	b.n	8006804 <_svfiprintf_r+0x130>
 800687c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006880:	4604      	mov	r4, r0
 8006882:	2301      	movs	r3, #1
 8006884:	e7f0      	b.n	8006868 <_svfiprintf_r+0x194>
 8006886:	ab03      	add	r3, sp, #12
 8006888:	9300      	str	r3, [sp, #0]
 800688a:	462a      	mov	r2, r5
 800688c:	4b0f      	ldr	r3, [pc, #60]	; (80068cc <_svfiprintf_r+0x1f8>)
 800688e:	a904      	add	r1, sp, #16
 8006890:	4638      	mov	r0, r7
 8006892:	f3af 8000 	nop.w
 8006896:	1c42      	adds	r2, r0, #1
 8006898:	4606      	mov	r6, r0
 800689a:	d1d6      	bne.n	800684a <_svfiprintf_r+0x176>
 800689c:	89ab      	ldrh	r3, [r5, #12]
 800689e:	065b      	lsls	r3, r3, #25
 80068a0:	f53f af2c 	bmi.w	80066fc <_svfiprintf_r+0x28>
 80068a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80068a6:	b01d      	add	sp, #116	; 0x74
 80068a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068ac:	ab03      	add	r3, sp, #12
 80068ae:	9300      	str	r3, [sp, #0]
 80068b0:	462a      	mov	r2, r5
 80068b2:	4b06      	ldr	r3, [pc, #24]	; (80068cc <_svfiprintf_r+0x1f8>)
 80068b4:	a904      	add	r1, sp, #16
 80068b6:	4638      	mov	r0, r7
 80068b8:	f000 f9d4 	bl	8006c64 <_printf_i>
 80068bc:	e7eb      	b.n	8006896 <_svfiprintf_r+0x1c2>
 80068be:	bf00      	nop
 80068c0:	08007240 	.word	0x08007240
 80068c4:	0800724a 	.word	0x0800724a
 80068c8:	00000000 	.word	0x00000000
 80068cc:	0800661d 	.word	0x0800661d
 80068d0:	08007246 	.word	0x08007246

080068d4 <__sfputc_r>:
 80068d4:	6893      	ldr	r3, [r2, #8]
 80068d6:	3b01      	subs	r3, #1
 80068d8:	2b00      	cmp	r3, #0
 80068da:	b410      	push	{r4}
 80068dc:	6093      	str	r3, [r2, #8]
 80068de:	da08      	bge.n	80068f2 <__sfputc_r+0x1e>
 80068e0:	6994      	ldr	r4, [r2, #24]
 80068e2:	42a3      	cmp	r3, r4
 80068e4:	db01      	blt.n	80068ea <__sfputc_r+0x16>
 80068e6:	290a      	cmp	r1, #10
 80068e8:	d103      	bne.n	80068f2 <__sfputc_r+0x1e>
 80068ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068ee:	f7ff bb0d 	b.w	8005f0c <__swbuf_r>
 80068f2:	6813      	ldr	r3, [r2, #0]
 80068f4:	1c58      	adds	r0, r3, #1
 80068f6:	6010      	str	r0, [r2, #0]
 80068f8:	7019      	strb	r1, [r3, #0]
 80068fa:	4608      	mov	r0, r1
 80068fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006900:	4770      	bx	lr

08006902 <__sfputs_r>:
 8006902:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006904:	4606      	mov	r6, r0
 8006906:	460f      	mov	r7, r1
 8006908:	4614      	mov	r4, r2
 800690a:	18d5      	adds	r5, r2, r3
 800690c:	42ac      	cmp	r4, r5
 800690e:	d101      	bne.n	8006914 <__sfputs_r+0x12>
 8006910:	2000      	movs	r0, #0
 8006912:	e007      	b.n	8006924 <__sfputs_r+0x22>
 8006914:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006918:	463a      	mov	r2, r7
 800691a:	4630      	mov	r0, r6
 800691c:	f7ff ffda 	bl	80068d4 <__sfputc_r>
 8006920:	1c43      	adds	r3, r0, #1
 8006922:	d1f3      	bne.n	800690c <__sfputs_r+0xa>
 8006924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006928 <_vfiprintf_r>:
 8006928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800692c:	460d      	mov	r5, r1
 800692e:	b09d      	sub	sp, #116	; 0x74
 8006930:	4614      	mov	r4, r2
 8006932:	4698      	mov	r8, r3
 8006934:	4606      	mov	r6, r0
 8006936:	b118      	cbz	r0, 8006940 <_vfiprintf_r+0x18>
 8006938:	6983      	ldr	r3, [r0, #24]
 800693a:	b90b      	cbnz	r3, 8006940 <_vfiprintf_r+0x18>
 800693c:	f7ff fcc0 	bl	80062c0 <__sinit>
 8006940:	4b89      	ldr	r3, [pc, #548]	; (8006b68 <_vfiprintf_r+0x240>)
 8006942:	429d      	cmp	r5, r3
 8006944:	d11b      	bne.n	800697e <_vfiprintf_r+0x56>
 8006946:	6875      	ldr	r5, [r6, #4]
 8006948:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800694a:	07d9      	lsls	r1, r3, #31
 800694c:	d405      	bmi.n	800695a <_vfiprintf_r+0x32>
 800694e:	89ab      	ldrh	r3, [r5, #12]
 8006950:	059a      	lsls	r2, r3, #22
 8006952:	d402      	bmi.n	800695a <_vfiprintf_r+0x32>
 8006954:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006956:	f7ff fd51 	bl	80063fc <__retarget_lock_acquire_recursive>
 800695a:	89ab      	ldrh	r3, [r5, #12]
 800695c:	071b      	lsls	r3, r3, #28
 800695e:	d501      	bpl.n	8006964 <_vfiprintf_r+0x3c>
 8006960:	692b      	ldr	r3, [r5, #16]
 8006962:	b9eb      	cbnz	r3, 80069a0 <_vfiprintf_r+0x78>
 8006964:	4629      	mov	r1, r5
 8006966:	4630      	mov	r0, r6
 8006968:	f7ff fb22 	bl	8005fb0 <__swsetup_r>
 800696c:	b1c0      	cbz	r0, 80069a0 <_vfiprintf_r+0x78>
 800696e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006970:	07dc      	lsls	r4, r3, #31
 8006972:	d50e      	bpl.n	8006992 <_vfiprintf_r+0x6a>
 8006974:	f04f 30ff 	mov.w	r0, #4294967295
 8006978:	b01d      	add	sp, #116	; 0x74
 800697a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800697e:	4b7b      	ldr	r3, [pc, #492]	; (8006b6c <_vfiprintf_r+0x244>)
 8006980:	429d      	cmp	r5, r3
 8006982:	d101      	bne.n	8006988 <_vfiprintf_r+0x60>
 8006984:	68b5      	ldr	r5, [r6, #8]
 8006986:	e7df      	b.n	8006948 <_vfiprintf_r+0x20>
 8006988:	4b79      	ldr	r3, [pc, #484]	; (8006b70 <_vfiprintf_r+0x248>)
 800698a:	429d      	cmp	r5, r3
 800698c:	bf08      	it	eq
 800698e:	68f5      	ldreq	r5, [r6, #12]
 8006990:	e7da      	b.n	8006948 <_vfiprintf_r+0x20>
 8006992:	89ab      	ldrh	r3, [r5, #12]
 8006994:	0598      	lsls	r0, r3, #22
 8006996:	d4ed      	bmi.n	8006974 <_vfiprintf_r+0x4c>
 8006998:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800699a:	f7ff fd30 	bl	80063fe <__retarget_lock_release_recursive>
 800699e:	e7e9      	b.n	8006974 <_vfiprintf_r+0x4c>
 80069a0:	2300      	movs	r3, #0
 80069a2:	9309      	str	r3, [sp, #36]	; 0x24
 80069a4:	2320      	movs	r3, #32
 80069a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80069aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80069ae:	2330      	movs	r3, #48	; 0x30
 80069b0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006b74 <_vfiprintf_r+0x24c>
 80069b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80069b8:	f04f 0901 	mov.w	r9, #1
 80069bc:	4623      	mov	r3, r4
 80069be:	469a      	mov	sl, r3
 80069c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069c4:	b10a      	cbz	r2, 80069ca <_vfiprintf_r+0xa2>
 80069c6:	2a25      	cmp	r2, #37	; 0x25
 80069c8:	d1f9      	bne.n	80069be <_vfiprintf_r+0x96>
 80069ca:	ebba 0b04 	subs.w	fp, sl, r4
 80069ce:	d00b      	beq.n	80069e8 <_vfiprintf_r+0xc0>
 80069d0:	465b      	mov	r3, fp
 80069d2:	4622      	mov	r2, r4
 80069d4:	4629      	mov	r1, r5
 80069d6:	4630      	mov	r0, r6
 80069d8:	f7ff ff93 	bl	8006902 <__sfputs_r>
 80069dc:	3001      	adds	r0, #1
 80069de:	f000 80aa 	beq.w	8006b36 <_vfiprintf_r+0x20e>
 80069e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069e4:	445a      	add	r2, fp
 80069e6:	9209      	str	r2, [sp, #36]	; 0x24
 80069e8:	f89a 3000 	ldrb.w	r3, [sl]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	f000 80a2 	beq.w	8006b36 <_vfiprintf_r+0x20e>
 80069f2:	2300      	movs	r3, #0
 80069f4:	f04f 32ff 	mov.w	r2, #4294967295
 80069f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80069fc:	f10a 0a01 	add.w	sl, sl, #1
 8006a00:	9304      	str	r3, [sp, #16]
 8006a02:	9307      	str	r3, [sp, #28]
 8006a04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a08:	931a      	str	r3, [sp, #104]	; 0x68
 8006a0a:	4654      	mov	r4, sl
 8006a0c:	2205      	movs	r2, #5
 8006a0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a12:	4858      	ldr	r0, [pc, #352]	; (8006b74 <_vfiprintf_r+0x24c>)
 8006a14:	f7f9 fbdc 	bl	80001d0 <memchr>
 8006a18:	9a04      	ldr	r2, [sp, #16]
 8006a1a:	b9d8      	cbnz	r0, 8006a54 <_vfiprintf_r+0x12c>
 8006a1c:	06d1      	lsls	r1, r2, #27
 8006a1e:	bf44      	itt	mi
 8006a20:	2320      	movmi	r3, #32
 8006a22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a26:	0713      	lsls	r3, r2, #28
 8006a28:	bf44      	itt	mi
 8006a2a:	232b      	movmi	r3, #43	; 0x2b
 8006a2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a30:	f89a 3000 	ldrb.w	r3, [sl]
 8006a34:	2b2a      	cmp	r3, #42	; 0x2a
 8006a36:	d015      	beq.n	8006a64 <_vfiprintf_r+0x13c>
 8006a38:	9a07      	ldr	r2, [sp, #28]
 8006a3a:	4654      	mov	r4, sl
 8006a3c:	2000      	movs	r0, #0
 8006a3e:	f04f 0c0a 	mov.w	ip, #10
 8006a42:	4621      	mov	r1, r4
 8006a44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a48:	3b30      	subs	r3, #48	; 0x30
 8006a4a:	2b09      	cmp	r3, #9
 8006a4c:	d94e      	bls.n	8006aec <_vfiprintf_r+0x1c4>
 8006a4e:	b1b0      	cbz	r0, 8006a7e <_vfiprintf_r+0x156>
 8006a50:	9207      	str	r2, [sp, #28]
 8006a52:	e014      	b.n	8006a7e <_vfiprintf_r+0x156>
 8006a54:	eba0 0308 	sub.w	r3, r0, r8
 8006a58:	fa09 f303 	lsl.w	r3, r9, r3
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	9304      	str	r3, [sp, #16]
 8006a60:	46a2      	mov	sl, r4
 8006a62:	e7d2      	b.n	8006a0a <_vfiprintf_r+0xe2>
 8006a64:	9b03      	ldr	r3, [sp, #12]
 8006a66:	1d19      	adds	r1, r3, #4
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	9103      	str	r1, [sp, #12]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	bfbb      	ittet	lt
 8006a70:	425b      	neglt	r3, r3
 8006a72:	f042 0202 	orrlt.w	r2, r2, #2
 8006a76:	9307      	strge	r3, [sp, #28]
 8006a78:	9307      	strlt	r3, [sp, #28]
 8006a7a:	bfb8      	it	lt
 8006a7c:	9204      	strlt	r2, [sp, #16]
 8006a7e:	7823      	ldrb	r3, [r4, #0]
 8006a80:	2b2e      	cmp	r3, #46	; 0x2e
 8006a82:	d10c      	bne.n	8006a9e <_vfiprintf_r+0x176>
 8006a84:	7863      	ldrb	r3, [r4, #1]
 8006a86:	2b2a      	cmp	r3, #42	; 0x2a
 8006a88:	d135      	bne.n	8006af6 <_vfiprintf_r+0x1ce>
 8006a8a:	9b03      	ldr	r3, [sp, #12]
 8006a8c:	1d1a      	adds	r2, r3, #4
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	9203      	str	r2, [sp, #12]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	bfb8      	it	lt
 8006a96:	f04f 33ff 	movlt.w	r3, #4294967295
 8006a9a:	3402      	adds	r4, #2
 8006a9c:	9305      	str	r3, [sp, #20]
 8006a9e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006b84 <_vfiprintf_r+0x25c>
 8006aa2:	7821      	ldrb	r1, [r4, #0]
 8006aa4:	2203      	movs	r2, #3
 8006aa6:	4650      	mov	r0, sl
 8006aa8:	f7f9 fb92 	bl	80001d0 <memchr>
 8006aac:	b140      	cbz	r0, 8006ac0 <_vfiprintf_r+0x198>
 8006aae:	2340      	movs	r3, #64	; 0x40
 8006ab0:	eba0 000a 	sub.w	r0, r0, sl
 8006ab4:	fa03 f000 	lsl.w	r0, r3, r0
 8006ab8:	9b04      	ldr	r3, [sp, #16]
 8006aba:	4303      	orrs	r3, r0
 8006abc:	3401      	adds	r4, #1
 8006abe:	9304      	str	r3, [sp, #16]
 8006ac0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ac4:	482c      	ldr	r0, [pc, #176]	; (8006b78 <_vfiprintf_r+0x250>)
 8006ac6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006aca:	2206      	movs	r2, #6
 8006acc:	f7f9 fb80 	bl	80001d0 <memchr>
 8006ad0:	2800      	cmp	r0, #0
 8006ad2:	d03f      	beq.n	8006b54 <_vfiprintf_r+0x22c>
 8006ad4:	4b29      	ldr	r3, [pc, #164]	; (8006b7c <_vfiprintf_r+0x254>)
 8006ad6:	bb1b      	cbnz	r3, 8006b20 <_vfiprintf_r+0x1f8>
 8006ad8:	9b03      	ldr	r3, [sp, #12]
 8006ada:	3307      	adds	r3, #7
 8006adc:	f023 0307 	bic.w	r3, r3, #7
 8006ae0:	3308      	adds	r3, #8
 8006ae2:	9303      	str	r3, [sp, #12]
 8006ae4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ae6:	443b      	add	r3, r7
 8006ae8:	9309      	str	r3, [sp, #36]	; 0x24
 8006aea:	e767      	b.n	80069bc <_vfiprintf_r+0x94>
 8006aec:	fb0c 3202 	mla	r2, ip, r2, r3
 8006af0:	460c      	mov	r4, r1
 8006af2:	2001      	movs	r0, #1
 8006af4:	e7a5      	b.n	8006a42 <_vfiprintf_r+0x11a>
 8006af6:	2300      	movs	r3, #0
 8006af8:	3401      	adds	r4, #1
 8006afa:	9305      	str	r3, [sp, #20]
 8006afc:	4619      	mov	r1, r3
 8006afe:	f04f 0c0a 	mov.w	ip, #10
 8006b02:	4620      	mov	r0, r4
 8006b04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b08:	3a30      	subs	r2, #48	; 0x30
 8006b0a:	2a09      	cmp	r2, #9
 8006b0c:	d903      	bls.n	8006b16 <_vfiprintf_r+0x1ee>
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d0c5      	beq.n	8006a9e <_vfiprintf_r+0x176>
 8006b12:	9105      	str	r1, [sp, #20]
 8006b14:	e7c3      	b.n	8006a9e <_vfiprintf_r+0x176>
 8006b16:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b1a:	4604      	mov	r4, r0
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	e7f0      	b.n	8006b02 <_vfiprintf_r+0x1da>
 8006b20:	ab03      	add	r3, sp, #12
 8006b22:	9300      	str	r3, [sp, #0]
 8006b24:	462a      	mov	r2, r5
 8006b26:	4b16      	ldr	r3, [pc, #88]	; (8006b80 <_vfiprintf_r+0x258>)
 8006b28:	a904      	add	r1, sp, #16
 8006b2a:	4630      	mov	r0, r6
 8006b2c:	f3af 8000 	nop.w
 8006b30:	4607      	mov	r7, r0
 8006b32:	1c78      	adds	r0, r7, #1
 8006b34:	d1d6      	bne.n	8006ae4 <_vfiprintf_r+0x1bc>
 8006b36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b38:	07d9      	lsls	r1, r3, #31
 8006b3a:	d405      	bmi.n	8006b48 <_vfiprintf_r+0x220>
 8006b3c:	89ab      	ldrh	r3, [r5, #12]
 8006b3e:	059a      	lsls	r2, r3, #22
 8006b40:	d402      	bmi.n	8006b48 <_vfiprintf_r+0x220>
 8006b42:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b44:	f7ff fc5b 	bl	80063fe <__retarget_lock_release_recursive>
 8006b48:	89ab      	ldrh	r3, [r5, #12]
 8006b4a:	065b      	lsls	r3, r3, #25
 8006b4c:	f53f af12 	bmi.w	8006974 <_vfiprintf_r+0x4c>
 8006b50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b52:	e711      	b.n	8006978 <_vfiprintf_r+0x50>
 8006b54:	ab03      	add	r3, sp, #12
 8006b56:	9300      	str	r3, [sp, #0]
 8006b58:	462a      	mov	r2, r5
 8006b5a:	4b09      	ldr	r3, [pc, #36]	; (8006b80 <_vfiprintf_r+0x258>)
 8006b5c:	a904      	add	r1, sp, #16
 8006b5e:	4630      	mov	r0, r6
 8006b60:	f000 f880 	bl	8006c64 <_printf_i>
 8006b64:	e7e4      	b.n	8006b30 <_vfiprintf_r+0x208>
 8006b66:	bf00      	nop
 8006b68:	08007200 	.word	0x08007200
 8006b6c:	08007220 	.word	0x08007220
 8006b70:	080071e0 	.word	0x080071e0
 8006b74:	08007240 	.word	0x08007240
 8006b78:	0800724a 	.word	0x0800724a
 8006b7c:	00000000 	.word	0x00000000
 8006b80:	08006903 	.word	0x08006903
 8006b84:	08007246 	.word	0x08007246

08006b88 <_printf_common>:
 8006b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b8c:	4616      	mov	r6, r2
 8006b8e:	4699      	mov	r9, r3
 8006b90:	688a      	ldr	r2, [r1, #8]
 8006b92:	690b      	ldr	r3, [r1, #16]
 8006b94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	bfb8      	it	lt
 8006b9c:	4613      	movlt	r3, r2
 8006b9e:	6033      	str	r3, [r6, #0]
 8006ba0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ba4:	4607      	mov	r7, r0
 8006ba6:	460c      	mov	r4, r1
 8006ba8:	b10a      	cbz	r2, 8006bae <_printf_common+0x26>
 8006baa:	3301      	adds	r3, #1
 8006bac:	6033      	str	r3, [r6, #0]
 8006bae:	6823      	ldr	r3, [r4, #0]
 8006bb0:	0699      	lsls	r1, r3, #26
 8006bb2:	bf42      	ittt	mi
 8006bb4:	6833      	ldrmi	r3, [r6, #0]
 8006bb6:	3302      	addmi	r3, #2
 8006bb8:	6033      	strmi	r3, [r6, #0]
 8006bba:	6825      	ldr	r5, [r4, #0]
 8006bbc:	f015 0506 	ands.w	r5, r5, #6
 8006bc0:	d106      	bne.n	8006bd0 <_printf_common+0x48>
 8006bc2:	f104 0a19 	add.w	sl, r4, #25
 8006bc6:	68e3      	ldr	r3, [r4, #12]
 8006bc8:	6832      	ldr	r2, [r6, #0]
 8006bca:	1a9b      	subs	r3, r3, r2
 8006bcc:	42ab      	cmp	r3, r5
 8006bce:	dc26      	bgt.n	8006c1e <_printf_common+0x96>
 8006bd0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006bd4:	1e13      	subs	r3, r2, #0
 8006bd6:	6822      	ldr	r2, [r4, #0]
 8006bd8:	bf18      	it	ne
 8006bda:	2301      	movne	r3, #1
 8006bdc:	0692      	lsls	r2, r2, #26
 8006bde:	d42b      	bmi.n	8006c38 <_printf_common+0xb0>
 8006be0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006be4:	4649      	mov	r1, r9
 8006be6:	4638      	mov	r0, r7
 8006be8:	47c0      	blx	r8
 8006bea:	3001      	adds	r0, #1
 8006bec:	d01e      	beq.n	8006c2c <_printf_common+0xa4>
 8006bee:	6823      	ldr	r3, [r4, #0]
 8006bf0:	68e5      	ldr	r5, [r4, #12]
 8006bf2:	6832      	ldr	r2, [r6, #0]
 8006bf4:	f003 0306 	and.w	r3, r3, #6
 8006bf8:	2b04      	cmp	r3, #4
 8006bfa:	bf08      	it	eq
 8006bfc:	1aad      	subeq	r5, r5, r2
 8006bfe:	68a3      	ldr	r3, [r4, #8]
 8006c00:	6922      	ldr	r2, [r4, #16]
 8006c02:	bf0c      	ite	eq
 8006c04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c08:	2500      	movne	r5, #0
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	bfc4      	itt	gt
 8006c0e:	1a9b      	subgt	r3, r3, r2
 8006c10:	18ed      	addgt	r5, r5, r3
 8006c12:	2600      	movs	r6, #0
 8006c14:	341a      	adds	r4, #26
 8006c16:	42b5      	cmp	r5, r6
 8006c18:	d11a      	bne.n	8006c50 <_printf_common+0xc8>
 8006c1a:	2000      	movs	r0, #0
 8006c1c:	e008      	b.n	8006c30 <_printf_common+0xa8>
 8006c1e:	2301      	movs	r3, #1
 8006c20:	4652      	mov	r2, sl
 8006c22:	4649      	mov	r1, r9
 8006c24:	4638      	mov	r0, r7
 8006c26:	47c0      	blx	r8
 8006c28:	3001      	adds	r0, #1
 8006c2a:	d103      	bne.n	8006c34 <_printf_common+0xac>
 8006c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c34:	3501      	adds	r5, #1
 8006c36:	e7c6      	b.n	8006bc6 <_printf_common+0x3e>
 8006c38:	18e1      	adds	r1, r4, r3
 8006c3a:	1c5a      	adds	r2, r3, #1
 8006c3c:	2030      	movs	r0, #48	; 0x30
 8006c3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006c42:	4422      	add	r2, r4
 8006c44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006c48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006c4c:	3302      	adds	r3, #2
 8006c4e:	e7c7      	b.n	8006be0 <_printf_common+0x58>
 8006c50:	2301      	movs	r3, #1
 8006c52:	4622      	mov	r2, r4
 8006c54:	4649      	mov	r1, r9
 8006c56:	4638      	mov	r0, r7
 8006c58:	47c0      	blx	r8
 8006c5a:	3001      	adds	r0, #1
 8006c5c:	d0e6      	beq.n	8006c2c <_printf_common+0xa4>
 8006c5e:	3601      	adds	r6, #1
 8006c60:	e7d9      	b.n	8006c16 <_printf_common+0x8e>
	...

08006c64 <_printf_i>:
 8006c64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c68:	460c      	mov	r4, r1
 8006c6a:	4691      	mov	r9, r2
 8006c6c:	7e27      	ldrb	r7, [r4, #24]
 8006c6e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006c70:	2f78      	cmp	r7, #120	; 0x78
 8006c72:	4680      	mov	r8, r0
 8006c74:	469a      	mov	sl, r3
 8006c76:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c7a:	d807      	bhi.n	8006c8c <_printf_i+0x28>
 8006c7c:	2f62      	cmp	r7, #98	; 0x62
 8006c7e:	d80a      	bhi.n	8006c96 <_printf_i+0x32>
 8006c80:	2f00      	cmp	r7, #0
 8006c82:	f000 80d8 	beq.w	8006e36 <_printf_i+0x1d2>
 8006c86:	2f58      	cmp	r7, #88	; 0x58
 8006c88:	f000 80a3 	beq.w	8006dd2 <_printf_i+0x16e>
 8006c8c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006c90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006c94:	e03a      	b.n	8006d0c <_printf_i+0xa8>
 8006c96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c9a:	2b15      	cmp	r3, #21
 8006c9c:	d8f6      	bhi.n	8006c8c <_printf_i+0x28>
 8006c9e:	a001      	add	r0, pc, #4	; (adr r0, 8006ca4 <_printf_i+0x40>)
 8006ca0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006ca4:	08006cfd 	.word	0x08006cfd
 8006ca8:	08006d11 	.word	0x08006d11
 8006cac:	08006c8d 	.word	0x08006c8d
 8006cb0:	08006c8d 	.word	0x08006c8d
 8006cb4:	08006c8d 	.word	0x08006c8d
 8006cb8:	08006c8d 	.word	0x08006c8d
 8006cbc:	08006d11 	.word	0x08006d11
 8006cc0:	08006c8d 	.word	0x08006c8d
 8006cc4:	08006c8d 	.word	0x08006c8d
 8006cc8:	08006c8d 	.word	0x08006c8d
 8006ccc:	08006c8d 	.word	0x08006c8d
 8006cd0:	08006e1d 	.word	0x08006e1d
 8006cd4:	08006d41 	.word	0x08006d41
 8006cd8:	08006dff 	.word	0x08006dff
 8006cdc:	08006c8d 	.word	0x08006c8d
 8006ce0:	08006c8d 	.word	0x08006c8d
 8006ce4:	08006e3f 	.word	0x08006e3f
 8006ce8:	08006c8d 	.word	0x08006c8d
 8006cec:	08006d41 	.word	0x08006d41
 8006cf0:	08006c8d 	.word	0x08006c8d
 8006cf4:	08006c8d 	.word	0x08006c8d
 8006cf8:	08006e07 	.word	0x08006e07
 8006cfc:	680b      	ldr	r3, [r1, #0]
 8006cfe:	1d1a      	adds	r2, r3, #4
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	600a      	str	r2, [r1, #0]
 8006d04:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006d08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e0a3      	b.n	8006e58 <_printf_i+0x1f4>
 8006d10:	6825      	ldr	r5, [r4, #0]
 8006d12:	6808      	ldr	r0, [r1, #0]
 8006d14:	062e      	lsls	r6, r5, #24
 8006d16:	f100 0304 	add.w	r3, r0, #4
 8006d1a:	d50a      	bpl.n	8006d32 <_printf_i+0xce>
 8006d1c:	6805      	ldr	r5, [r0, #0]
 8006d1e:	600b      	str	r3, [r1, #0]
 8006d20:	2d00      	cmp	r5, #0
 8006d22:	da03      	bge.n	8006d2c <_printf_i+0xc8>
 8006d24:	232d      	movs	r3, #45	; 0x2d
 8006d26:	426d      	negs	r5, r5
 8006d28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d2c:	485e      	ldr	r0, [pc, #376]	; (8006ea8 <_printf_i+0x244>)
 8006d2e:	230a      	movs	r3, #10
 8006d30:	e019      	b.n	8006d66 <_printf_i+0x102>
 8006d32:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006d36:	6805      	ldr	r5, [r0, #0]
 8006d38:	600b      	str	r3, [r1, #0]
 8006d3a:	bf18      	it	ne
 8006d3c:	b22d      	sxthne	r5, r5
 8006d3e:	e7ef      	b.n	8006d20 <_printf_i+0xbc>
 8006d40:	680b      	ldr	r3, [r1, #0]
 8006d42:	6825      	ldr	r5, [r4, #0]
 8006d44:	1d18      	adds	r0, r3, #4
 8006d46:	6008      	str	r0, [r1, #0]
 8006d48:	0628      	lsls	r0, r5, #24
 8006d4a:	d501      	bpl.n	8006d50 <_printf_i+0xec>
 8006d4c:	681d      	ldr	r5, [r3, #0]
 8006d4e:	e002      	b.n	8006d56 <_printf_i+0xf2>
 8006d50:	0669      	lsls	r1, r5, #25
 8006d52:	d5fb      	bpl.n	8006d4c <_printf_i+0xe8>
 8006d54:	881d      	ldrh	r5, [r3, #0]
 8006d56:	4854      	ldr	r0, [pc, #336]	; (8006ea8 <_printf_i+0x244>)
 8006d58:	2f6f      	cmp	r7, #111	; 0x6f
 8006d5a:	bf0c      	ite	eq
 8006d5c:	2308      	moveq	r3, #8
 8006d5e:	230a      	movne	r3, #10
 8006d60:	2100      	movs	r1, #0
 8006d62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006d66:	6866      	ldr	r6, [r4, #4]
 8006d68:	60a6      	str	r6, [r4, #8]
 8006d6a:	2e00      	cmp	r6, #0
 8006d6c:	bfa2      	ittt	ge
 8006d6e:	6821      	ldrge	r1, [r4, #0]
 8006d70:	f021 0104 	bicge.w	r1, r1, #4
 8006d74:	6021      	strge	r1, [r4, #0]
 8006d76:	b90d      	cbnz	r5, 8006d7c <_printf_i+0x118>
 8006d78:	2e00      	cmp	r6, #0
 8006d7a:	d04d      	beq.n	8006e18 <_printf_i+0x1b4>
 8006d7c:	4616      	mov	r6, r2
 8006d7e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d82:	fb03 5711 	mls	r7, r3, r1, r5
 8006d86:	5dc7      	ldrb	r7, [r0, r7]
 8006d88:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d8c:	462f      	mov	r7, r5
 8006d8e:	42bb      	cmp	r3, r7
 8006d90:	460d      	mov	r5, r1
 8006d92:	d9f4      	bls.n	8006d7e <_printf_i+0x11a>
 8006d94:	2b08      	cmp	r3, #8
 8006d96:	d10b      	bne.n	8006db0 <_printf_i+0x14c>
 8006d98:	6823      	ldr	r3, [r4, #0]
 8006d9a:	07df      	lsls	r7, r3, #31
 8006d9c:	d508      	bpl.n	8006db0 <_printf_i+0x14c>
 8006d9e:	6923      	ldr	r3, [r4, #16]
 8006da0:	6861      	ldr	r1, [r4, #4]
 8006da2:	4299      	cmp	r1, r3
 8006da4:	bfde      	ittt	le
 8006da6:	2330      	movle	r3, #48	; 0x30
 8006da8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006dac:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006db0:	1b92      	subs	r2, r2, r6
 8006db2:	6122      	str	r2, [r4, #16]
 8006db4:	f8cd a000 	str.w	sl, [sp]
 8006db8:	464b      	mov	r3, r9
 8006dba:	aa03      	add	r2, sp, #12
 8006dbc:	4621      	mov	r1, r4
 8006dbe:	4640      	mov	r0, r8
 8006dc0:	f7ff fee2 	bl	8006b88 <_printf_common>
 8006dc4:	3001      	adds	r0, #1
 8006dc6:	d14c      	bne.n	8006e62 <_printf_i+0x1fe>
 8006dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8006dcc:	b004      	add	sp, #16
 8006dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dd2:	4835      	ldr	r0, [pc, #212]	; (8006ea8 <_printf_i+0x244>)
 8006dd4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006dd8:	6823      	ldr	r3, [r4, #0]
 8006dda:	680e      	ldr	r6, [r1, #0]
 8006ddc:	061f      	lsls	r7, r3, #24
 8006dde:	f856 5b04 	ldr.w	r5, [r6], #4
 8006de2:	600e      	str	r6, [r1, #0]
 8006de4:	d514      	bpl.n	8006e10 <_printf_i+0x1ac>
 8006de6:	07d9      	lsls	r1, r3, #31
 8006de8:	bf44      	itt	mi
 8006dea:	f043 0320 	orrmi.w	r3, r3, #32
 8006dee:	6023      	strmi	r3, [r4, #0]
 8006df0:	b91d      	cbnz	r5, 8006dfa <_printf_i+0x196>
 8006df2:	6823      	ldr	r3, [r4, #0]
 8006df4:	f023 0320 	bic.w	r3, r3, #32
 8006df8:	6023      	str	r3, [r4, #0]
 8006dfa:	2310      	movs	r3, #16
 8006dfc:	e7b0      	b.n	8006d60 <_printf_i+0xfc>
 8006dfe:	6823      	ldr	r3, [r4, #0]
 8006e00:	f043 0320 	orr.w	r3, r3, #32
 8006e04:	6023      	str	r3, [r4, #0]
 8006e06:	2378      	movs	r3, #120	; 0x78
 8006e08:	4828      	ldr	r0, [pc, #160]	; (8006eac <_printf_i+0x248>)
 8006e0a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e0e:	e7e3      	b.n	8006dd8 <_printf_i+0x174>
 8006e10:	065e      	lsls	r6, r3, #25
 8006e12:	bf48      	it	mi
 8006e14:	b2ad      	uxthmi	r5, r5
 8006e16:	e7e6      	b.n	8006de6 <_printf_i+0x182>
 8006e18:	4616      	mov	r6, r2
 8006e1a:	e7bb      	b.n	8006d94 <_printf_i+0x130>
 8006e1c:	680b      	ldr	r3, [r1, #0]
 8006e1e:	6826      	ldr	r6, [r4, #0]
 8006e20:	6960      	ldr	r0, [r4, #20]
 8006e22:	1d1d      	adds	r5, r3, #4
 8006e24:	600d      	str	r5, [r1, #0]
 8006e26:	0635      	lsls	r5, r6, #24
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	d501      	bpl.n	8006e30 <_printf_i+0x1cc>
 8006e2c:	6018      	str	r0, [r3, #0]
 8006e2e:	e002      	b.n	8006e36 <_printf_i+0x1d2>
 8006e30:	0671      	lsls	r1, r6, #25
 8006e32:	d5fb      	bpl.n	8006e2c <_printf_i+0x1c8>
 8006e34:	8018      	strh	r0, [r3, #0]
 8006e36:	2300      	movs	r3, #0
 8006e38:	6123      	str	r3, [r4, #16]
 8006e3a:	4616      	mov	r6, r2
 8006e3c:	e7ba      	b.n	8006db4 <_printf_i+0x150>
 8006e3e:	680b      	ldr	r3, [r1, #0]
 8006e40:	1d1a      	adds	r2, r3, #4
 8006e42:	600a      	str	r2, [r1, #0]
 8006e44:	681e      	ldr	r6, [r3, #0]
 8006e46:	6862      	ldr	r2, [r4, #4]
 8006e48:	2100      	movs	r1, #0
 8006e4a:	4630      	mov	r0, r6
 8006e4c:	f7f9 f9c0 	bl	80001d0 <memchr>
 8006e50:	b108      	cbz	r0, 8006e56 <_printf_i+0x1f2>
 8006e52:	1b80      	subs	r0, r0, r6
 8006e54:	6060      	str	r0, [r4, #4]
 8006e56:	6863      	ldr	r3, [r4, #4]
 8006e58:	6123      	str	r3, [r4, #16]
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e60:	e7a8      	b.n	8006db4 <_printf_i+0x150>
 8006e62:	6923      	ldr	r3, [r4, #16]
 8006e64:	4632      	mov	r2, r6
 8006e66:	4649      	mov	r1, r9
 8006e68:	4640      	mov	r0, r8
 8006e6a:	47d0      	blx	sl
 8006e6c:	3001      	adds	r0, #1
 8006e6e:	d0ab      	beq.n	8006dc8 <_printf_i+0x164>
 8006e70:	6823      	ldr	r3, [r4, #0]
 8006e72:	079b      	lsls	r3, r3, #30
 8006e74:	d413      	bmi.n	8006e9e <_printf_i+0x23a>
 8006e76:	68e0      	ldr	r0, [r4, #12]
 8006e78:	9b03      	ldr	r3, [sp, #12]
 8006e7a:	4298      	cmp	r0, r3
 8006e7c:	bfb8      	it	lt
 8006e7e:	4618      	movlt	r0, r3
 8006e80:	e7a4      	b.n	8006dcc <_printf_i+0x168>
 8006e82:	2301      	movs	r3, #1
 8006e84:	4632      	mov	r2, r6
 8006e86:	4649      	mov	r1, r9
 8006e88:	4640      	mov	r0, r8
 8006e8a:	47d0      	blx	sl
 8006e8c:	3001      	adds	r0, #1
 8006e8e:	d09b      	beq.n	8006dc8 <_printf_i+0x164>
 8006e90:	3501      	adds	r5, #1
 8006e92:	68e3      	ldr	r3, [r4, #12]
 8006e94:	9903      	ldr	r1, [sp, #12]
 8006e96:	1a5b      	subs	r3, r3, r1
 8006e98:	42ab      	cmp	r3, r5
 8006e9a:	dcf2      	bgt.n	8006e82 <_printf_i+0x21e>
 8006e9c:	e7eb      	b.n	8006e76 <_printf_i+0x212>
 8006e9e:	2500      	movs	r5, #0
 8006ea0:	f104 0619 	add.w	r6, r4, #25
 8006ea4:	e7f5      	b.n	8006e92 <_printf_i+0x22e>
 8006ea6:	bf00      	nop
 8006ea8:	08007251 	.word	0x08007251
 8006eac:	08007262 	.word	0x08007262

08006eb0 <_sbrk_r>:
 8006eb0:	b538      	push	{r3, r4, r5, lr}
 8006eb2:	4d06      	ldr	r5, [pc, #24]	; (8006ecc <_sbrk_r+0x1c>)
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	4604      	mov	r4, r0
 8006eb8:	4608      	mov	r0, r1
 8006eba:	602b      	str	r3, [r5, #0]
 8006ebc:	f7fa fe76 	bl	8001bac <_sbrk>
 8006ec0:	1c43      	adds	r3, r0, #1
 8006ec2:	d102      	bne.n	8006eca <_sbrk_r+0x1a>
 8006ec4:	682b      	ldr	r3, [r5, #0]
 8006ec6:	b103      	cbz	r3, 8006eca <_sbrk_r+0x1a>
 8006ec8:	6023      	str	r3, [r4, #0]
 8006eca:	bd38      	pop	{r3, r4, r5, pc}
 8006ecc:	200005d0 	.word	0x200005d0

08006ed0 <__sread>:
 8006ed0:	b510      	push	{r4, lr}
 8006ed2:	460c      	mov	r4, r1
 8006ed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ed8:	f000 f8ee 	bl	80070b8 <_read_r>
 8006edc:	2800      	cmp	r0, #0
 8006ede:	bfab      	itete	ge
 8006ee0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006ee2:	89a3      	ldrhlt	r3, [r4, #12]
 8006ee4:	181b      	addge	r3, r3, r0
 8006ee6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006eea:	bfac      	ite	ge
 8006eec:	6563      	strge	r3, [r4, #84]	; 0x54
 8006eee:	81a3      	strhlt	r3, [r4, #12]
 8006ef0:	bd10      	pop	{r4, pc}

08006ef2 <__swrite>:
 8006ef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ef6:	461f      	mov	r7, r3
 8006ef8:	898b      	ldrh	r3, [r1, #12]
 8006efa:	05db      	lsls	r3, r3, #23
 8006efc:	4605      	mov	r5, r0
 8006efe:	460c      	mov	r4, r1
 8006f00:	4616      	mov	r6, r2
 8006f02:	d505      	bpl.n	8006f10 <__swrite+0x1e>
 8006f04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f08:	2302      	movs	r3, #2
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	f000 f868 	bl	8006fe0 <_lseek_r>
 8006f10:	89a3      	ldrh	r3, [r4, #12]
 8006f12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f16:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f1a:	81a3      	strh	r3, [r4, #12]
 8006f1c:	4632      	mov	r2, r6
 8006f1e:	463b      	mov	r3, r7
 8006f20:	4628      	mov	r0, r5
 8006f22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f26:	f000 b817 	b.w	8006f58 <_write_r>

08006f2a <__sseek>:
 8006f2a:	b510      	push	{r4, lr}
 8006f2c:	460c      	mov	r4, r1
 8006f2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f32:	f000 f855 	bl	8006fe0 <_lseek_r>
 8006f36:	1c43      	adds	r3, r0, #1
 8006f38:	89a3      	ldrh	r3, [r4, #12]
 8006f3a:	bf15      	itete	ne
 8006f3c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f3e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f42:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f46:	81a3      	strheq	r3, [r4, #12]
 8006f48:	bf18      	it	ne
 8006f4a:	81a3      	strhne	r3, [r4, #12]
 8006f4c:	bd10      	pop	{r4, pc}

08006f4e <__sclose>:
 8006f4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f52:	f000 b813 	b.w	8006f7c <_close_r>
	...

08006f58 <_write_r>:
 8006f58:	b538      	push	{r3, r4, r5, lr}
 8006f5a:	4d07      	ldr	r5, [pc, #28]	; (8006f78 <_write_r+0x20>)
 8006f5c:	4604      	mov	r4, r0
 8006f5e:	4608      	mov	r0, r1
 8006f60:	4611      	mov	r1, r2
 8006f62:	2200      	movs	r2, #0
 8006f64:	602a      	str	r2, [r5, #0]
 8006f66:	461a      	mov	r2, r3
 8006f68:	f7fa fdcf 	bl	8001b0a <_write>
 8006f6c:	1c43      	adds	r3, r0, #1
 8006f6e:	d102      	bne.n	8006f76 <_write_r+0x1e>
 8006f70:	682b      	ldr	r3, [r5, #0]
 8006f72:	b103      	cbz	r3, 8006f76 <_write_r+0x1e>
 8006f74:	6023      	str	r3, [r4, #0]
 8006f76:	bd38      	pop	{r3, r4, r5, pc}
 8006f78:	200005d0 	.word	0x200005d0

08006f7c <_close_r>:
 8006f7c:	b538      	push	{r3, r4, r5, lr}
 8006f7e:	4d06      	ldr	r5, [pc, #24]	; (8006f98 <_close_r+0x1c>)
 8006f80:	2300      	movs	r3, #0
 8006f82:	4604      	mov	r4, r0
 8006f84:	4608      	mov	r0, r1
 8006f86:	602b      	str	r3, [r5, #0]
 8006f88:	f7fa fddb 	bl	8001b42 <_close>
 8006f8c:	1c43      	adds	r3, r0, #1
 8006f8e:	d102      	bne.n	8006f96 <_close_r+0x1a>
 8006f90:	682b      	ldr	r3, [r5, #0]
 8006f92:	b103      	cbz	r3, 8006f96 <_close_r+0x1a>
 8006f94:	6023      	str	r3, [r4, #0]
 8006f96:	bd38      	pop	{r3, r4, r5, pc}
 8006f98:	200005d0 	.word	0x200005d0

08006f9c <_fstat_r>:
 8006f9c:	b538      	push	{r3, r4, r5, lr}
 8006f9e:	4d07      	ldr	r5, [pc, #28]	; (8006fbc <_fstat_r+0x20>)
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	4604      	mov	r4, r0
 8006fa4:	4608      	mov	r0, r1
 8006fa6:	4611      	mov	r1, r2
 8006fa8:	602b      	str	r3, [r5, #0]
 8006faa:	f7fa fdd6 	bl	8001b5a <_fstat>
 8006fae:	1c43      	adds	r3, r0, #1
 8006fb0:	d102      	bne.n	8006fb8 <_fstat_r+0x1c>
 8006fb2:	682b      	ldr	r3, [r5, #0]
 8006fb4:	b103      	cbz	r3, 8006fb8 <_fstat_r+0x1c>
 8006fb6:	6023      	str	r3, [r4, #0]
 8006fb8:	bd38      	pop	{r3, r4, r5, pc}
 8006fba:	bf00      	nop
 8006fbc:	200005d0 	.word	0x200005d0

08006fc0 <_isatty_r>:
 8006fc0:	b538      	push	{r3, r4, r5, lr}
 8006fc2:	4d06      	ldr	r5, [pc, #24]	; (8006fdc <_isatty_r+0x1c>)
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	4604      	mov	r4, r0
 8006fc8:	4608      	mov	r0, r1
 8006fca:	602b      	str	r3, [r5, #0]
 8006fcc:	f7fa fdd5 	bl	8001b7a <_isatty>
 8006fd0:	1c43      	adds	r3, r0, #1
 8006fd2:	d102      	bne.n	8006fda <_isatty_r+0x1a>
 8006fd4:	682b      	ldr	r3, [r5, #0]
 8006fd6:	b103      	cbz	r3, 8006fda <_isatty_r+0x1a>
 8006fd8:	6023      	str	r3, [r4, #0]
 8006fda:	bd38      	pop	{r3, r4, r5, pc}
 8006fdc:	200005d0 	.word	0x200005d0

08006fe0 <_lseek_r>:
 8006fe0:	b538      	push	{r3, r4, r5, lr}
 8006fe2:	4d07      	ldr	r5, [pc, #28]	; (8007000 <_lseek_r+0x20>)
 8006fe4:	4604      	mov	r4, r0
 8006fe6:	4608      	mov	r0, r1
 8006fe8:	4611      	mov	r1, r2
 8006fea:	2200      	movs	r2, #0
 8006fec:	602a      	str	r2, [r5, #0]
 8006fee:	461a      	mov	r2, r3
 8006ff0:	f7fa fdce 	bl	8001b90 <_lseek>
 8006ff4:	1c43      	adds	r3, r0, #1
 8006ff6:	d102      	bne.n	8006ffe <_lseek_r+0x1e>
 8006ff8:	682b      	ldr	r3, [r5, #0]
 8006ffa:	b103      	cbz	r3, 8006ffe <_lseek_r+0x1e>
 8006ffc:	6023      	str	r3, [r4, #0]
 8006ffe:	bd38      	pop	{r3, r4, r5, pc}
 8007000:	200005d0 	.word	0x200005d0

08007004 <memcpy>:
 8007004:	440a      	add	r2, r1
 8007006:	4291      	cmp	r1, r2
 8007008:	f100 33ff 	add.w	r3, r0, #4294967295
 800700c:	d100      	bne.n	8007010 <memcpy+0xc>
 800700e:	4770      	bx	lr
 8007010:	b510      	push	{r4, lr}
 8007012:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007016:	f803 4f01 	strb.w	r4, [r3, #1]!
 800701a:	4291      	cmp	r1, r2
 800701c:	d1f9      	bne.n	8007012 <memcpy+0xe>
 800701e:	bd10      	pop	{r4, pc}

08007020 <memmove>:
 8007020:	4288      	cmp	r0, r1
 8007022:	b510      	push	{r4, lr}
 8007024:	eb01 0402 	add.w	r4, r1, r2
 8007028:	d902      	bls.n	8007030 <memmove+0x10>
 800702a:	4284      	cmp	r4, r0
 800702c:	4623      	mov	r3, r4
 800702e:	d807      	bhi.n	8007040 <memmove+0x20>
 8007030:	1e43      	subs	r3, r0, #1
 8007032:	42a1      	cmp	r1, r4
 8007034:	d008      	beq.n	8007048 <memmove+0x28>
 8007036:	f811 2b01 	ldrb.w	r2, [r1], #1
 800703a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800703e:	e7f8      	b.n	8007032 <memmove+0x12>
 8007040:	4402      	add	r2, r0
 8007042:	4601      	mov	r1, r0
 8007044:	428a      	cmp	r2, r1
 8007046:	d100      	bne.n	800704a <memmove+0x2a>
 8007048:	bd10      	pop	{r4, pc}
 800704a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800704e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007052:	e7f7      	b.n	8007044 <memmove+0x24>

08007054 <__malloc_lock>:
 8007054:	4801      	ldr	r0, [pc, #4]	; (800705c <__malloc_lock+0x8>)
 8007056:	f7ff b9d1 	b.w	80063fc <__retarget_lock_acquire_recursive>
 800705a:	bf00      	nop
 800705c:	200005ca 	.word	0x200005ca

08007060 <__malloc_unlock>:
 8007060:	4801      	ldr	r0, [pc, #4]	; (8007068 <__malloc_unlock+0x8>)
 8007062:	f7ff b9cc 	b.w	80063fe <__retarget_lock_release_recursive>
 8007066:	bf00      	nop
 8007068:	200005ca 	.word	0x200005ca

0800706c <_realloc_r>:
 800706c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800706e:	4607      	mov	r7, r0
 8007070:	4614      	mov	r4, r2
 8007072:	460e      	mov	r6, r1
 8007074:	b921      	cbnz	r1, 8007080 <_realloc_r+0x14>
 8007076:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800707a:	4611      	mov	r1, r2
 800707c:	f7ff ba74 	b.w	8006568 <_malloc_r>
 8007080:	b922      	cbnz	r2, 800708c <_realloc_r+0x20>
 8007082:	f7ff fa21 	bl	80064c8 <_free_r>
 8007086:	4625      	mov	r5, r4
 8007088:	4628      	mov	r0, r5
 800708a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800708c:	f000 f826 	bl	80070dc <_malloc_usable_size_r>
 8007090:	42a0      	cmp	r0, r4
 8007092:	d20f      	bcs.n	80070b4 <_realloc_r+0x48>
 8007094:	4621      	mov	r1, r4
 8007096:	4638      	mov	r0, r7
 8007098:	f7ff fa66 	bl	8006568 <_malloc_r>
 800709c:	4605      	mov	r5, r0
 800709e:	2800      	cmp	r0, #0
 80070a0:	d0f2      	beq.n	8007088 <_realloc_r+0x1c>
 80070a2:	4631      	mov	r1, r6
 80070a4:	4622      	mov	r2, r4
 80070a6:	f7ff ffad 	bl	8007004 <memcpy>
 80070aa:	4631      	mov	r1, r6
 80070ac:	4638      	mov	r0, r7
 80070ae:	f7ff fa0b 	bl	80064c8 <_free_r>
 80070b2:	e7e9      	b.n	8007088 <_realloc_r+0x1c>
 80070b4:	4635      	mov	r5, r6
 80070b6:	e7e7      	b.n	8007088 <_realloc_r+0x1c>

080070b8 <_read_r>:
 80070b8:	b538      	push	{r3, r4, r5, lr}
 80070ba:	4d07      	ldr	r5, [pc, #28]	; (80070d8 <_read_r+0x20>)
 80070bc:	4604      	mov	r4, r0
 80070be:	4608      	mov	r0, r1
 80070c0:	4611      	mov	r1, r2
 80070c2:	2200      	movs	r2, #0
 80070c4:	602a      	str	r2, [r5, #0]
 80070c6:	461a      	mov	r2, r3
 80070c8:	f7fa fd02 	bl	8001ad0 <_read>
 80070cc:	1c43      	adds	r3, r0, #1
 80070ce:	d102      	bne.n	80070d6 <_read_r+0x1e>
 80070d0:	682b      	ldr	r3, [r5, #0]
 80070d2:	b103      	cbz	r3, 80070d6 <_read_r+0x1e>
 80070d4:	6023      	str	r3, [r4, #0]
 80070d6:	bd38      	pop	{r3, r4, r5, pc}
 80070d8:	200005d0 	.word	0x200005d0

080070dc <_malloc_usable_size_r>:
 80070dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070e0:	1f18      	subs	r0, r3, #4
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	bfbc      	itt	lt
 80070e6:	580b      	ldrlt	r3, [r1, r0]
 80070e8:	18c0      	addlt	r0, r0, r3
 80070ea:	4770      	bx	lr

080070ec <_init>:
 80070ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ee:	bf00      	nop
 80070f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070f2:	bc08      	pop	{r3}
 80070f4:	469e      	mov	lr, r3
 80070f6:	4770      	bx	lr

080070f8 <_fini>:
 80070f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070fa:	bf00      	nop
 80070fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070fe:	bc08      	pop	{r3}
 8007100:	469e      	mov	lr, r3
 8007102:	4770      	bx	lr
