{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 12 03:54:36 2018 " "Info: Processing started: Sat May 12 03:54:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "GENERAL_REGISTERS_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/GENERAL_REGISTERS_TEST.bdf" { { 112 112 280 128 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "GENERAL_REGISTERS:inst\|GENERAL_REGISTER:al\|lpm_ff:lpm_ff_component\|dffs\[6\] is_read clk 4.803 ns register " "Info: tsu for register \"GENERAL_REGISTERS:inst\|GENERAL_REGISTER:al\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"is_read\", clock pin = \"clk\") is 4.803 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.212 ns + Longest pin register " "Info: + Longest pin to register delay is 7.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns is_read 1 PIN PIN_E6 32 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E6; Fanout = 32; PIN Node = 'is_read'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { is_read } "NODE_NAME" } } { "GENERAL_REGISTERS_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/GENERAL_REGISTERS_TEST.bdf" { { 128 112 280 144 "is_read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.373 ns) + CELL(0.357 ns) 5.557 ns GENERAL_REGISTERS:inst\|GENERAL_REGISTERS_DECODER:inst\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode12w\[3\]~0 2 COMB LCCOMB_X37_Y22_N2 16 " "Info: 2: + IC(4.373 ns) + CELL(0.357 ns) = 5.557 ns; Loc. = LCCOMB_X37_Y22_N2; Fanout = 16; COMB Node = 'GENERAL_REGISTERS:inst\|GENERAL_REGISTERS_DECODER:inst\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode12w\[3\]~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { is_read GENERAL_REGISTERS:inst|GENERAL_REGISTERS_DECODER:inst|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[3]~0 } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_ltf.tdf" 37 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.746 ns) 7.212 ns GENERAL_REGISTERS:inst\|GENERAL_REGISTER:al\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X35_Y24_N15 1 " "Info: 3: + IC(0.909 ns) + CELL(0.746 ns) = 7.212 ns; Loc. = LCFF_X35_Y24_N15; Fanout = 1; REG Node = 'GENERAL_REGISTERS:inst\|GENERAL_REGISTER:al\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { GENERAL_REGISTERS:inst|GENERAL_REGISTERS_DECODER:inst|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[3]~0 GENERAL_REGISTERS:inst|GENERAL_REGISTER:al|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.930 ns ( 26.76 % ) " "Info: Total cell delay = 1.930 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.282 ns ( 73.24 % ) " "Info: Total interconnect delay = 5.282 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.212 ns" { is_read GENERAL_REGISTERS:inst|GENERAL_REGISTERS_DECODER:inst|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[3]~0 GENERAL_REGISTERS:inst|GENERAL_REGISTER:al|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.212 ns" { is_read {} is_read~combout {} GENERAL_REGISTERS:inst|GENERAL_REGISTERS_DECODER:inst|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[3]~0 {} GENERAL_REGISTERS:inst|GENERAL_REGISTER:al|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.373ns 0.909ns } { 0.000ns 0.827ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.499 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "GENERAL_REGISTERS_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/GENERAL_REGISTERS_TEST.bdf" { { 112 112 280 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 256 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 256; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "GENERAL_REGISTERS_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/GENERAL_REGISTERS_TEST.bdf" { { 112 112 280 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.618 ns) 2.499 ns GENERAL_REGISTERS:inst\|GENERAL_REGISTER:al\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X35_Y24_N15 1 " "Info: 3: + IC(0.684 ns) + CELL(0.618 ns) = 2.499 ns; Loc. = LCFF_X35_Y24_N15; Fanout = 1; REG Node = 'GENERAL_REGISTERS:inst\|GENERAL_REGISTER:al\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { clk~clkctrl GENERAL_REGISTERS:inst|GENERAL_REGISTER:al|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.90 % ) " "Info: Total cell delay = 1.472 ns ( 58.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 41.10 % ) " "Info: Total interconnect delay = 1.027 ns ( 41.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { clk clk~clkctrl GENERAL_REGISTERS:inst|GENERAL_REGISTER:al|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { clk {} clk~combout {} clk~clkctrl {} GENERAL_REGISTERS:inst|GENERAL_REGISTER:al|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.212 ns" { is_read GENERAL_REGISTERS:inst|GENERAL_REGISTERS_DECODER:inst|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[3]~0 GENERAL_REGISTERS:inst|GENERAL_REGISTER:al|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.212 ns" { is_read {} is_read~combout {} GENERAL_REGISTERS:inst|GENERAL_REGISTERS_DECODER:inst|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[3]~0 {} GENERAL_REGISTERS:inst|GENERAL_REGISTER:al|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.373ns 0.909ns } { 0.000ns 0.827ns 0.357ns 0.746ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { clk clk~clkctrl GENERAL_REGISTERS:inst|GENERAL_REGISTER:al|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { clk {} clk~combout {} clk~clkctrl {} GENERAL_REGISTERS:inst|GENERAL_REGISTER:al|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk reg_data\[8\] GENERAL_REGISTERS:inst\|GENERAL_REGISTER:hh\|lpm_ff:lpm_ff_component\|dffs\[8\] 7.473 ns register " "Info: tco from clock \"clk\" to destination pin \"reg_data\[8\]\" through register \"GENERAL_REGISTERS:inst\|GENERAL_REGISTER:hh\|lpm_ff:lpm_ff_component\|dffs\[8\]\" is 7.473 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.501 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "GENERAL_REGISTERS_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/GENERAL_REGISTERS_TEST.bdf" { { 112 112 280 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 256 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 256; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "GENERAL_REGISTERS_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/GENERAL_REGISTERS_TEST.bdf" { { 112 112 280 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.618 ns) 2.501 ns GENERAL_REGISTERS:inst\|GENERAL_REGISTER:hh\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X35_Y25_N17 1 " "Info: 3: + IC(0.686 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X35_Y25_N17; Fanout = 1; REG Node = 'GENERAL_REGISTERS:inst\|GENERAL_REGISTER:hh\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { clk~clkctrl GENERAL_REGISTERS:inst|GENERAL_REGISTER:hh|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.86 % ) " "Info: Total cell delay = 1.472 ns ( 58.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.029 ns ( 41.14 % ) " "Info: Total interconnect delay = 1.029 ns ( 41.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clk clk~clkctrl GENERAL_REGISTERS:inst|GENERAL_REGISTER:hh|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clk {} clk~combout {} clk~clkctrl {} GENERAL_REGISTERS:inst|GENERAL_REGISTER:hh|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.686ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.878 ns + Longest register pin " "Info: + Longest register to pin delay is 4.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GENERAL_REGISTERS:inst\|GENERAL_REGISTER:hh\|lpm_ff:lpm_ff_component\|dffs\[8\] 1 REG LCFF_X35_Y25_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y25_N17; Fanout = 1; REG Node = 'GENERAL_REGISTERS:inst\|GENERAL_REGISTER:hh\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GENERAL_REGISTERS:inst|GENERAL_REGISTER:hh|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.357 ns) 1.188 ns GENERAL_REGISTERS:inst\|GENERAL_REGISTER_READ_MUX:inst17\|lpm_mux:lpm_mux_component\|mux_g7e:auto_generated\|l4_w8_n0_mux_dataout~3 2 COMB LCCOMB_X33_Y23_N30 1 " "Info: 2: + IC(0.831 ns) + CELL(0.357 ns) = 1.188 ns; Loc. = LCCOMB_X33_Y23_N30; Fanout = 1; COMB Node = 'GENERAL_REGISTERS:inst\|GENERAL_REGISTER_READ_MUX:inst17\|lpm_mux:lpm_mux_component\|mux_g7e:auto_generated\|l4_w8_n0_mux_dataout~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { GENERAL_REGISTERS:inst|GENERAL_REGISTER:hh|lpm_ff:lpm_ff_component|dffs[8] GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w8_n0_mux_dataout~3 } "NODE_NAME" } } { "db/mux_g7e.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/mux_g7e.tdf" 267 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.378 ns) 2.145 ns GENERAL_REGISTERS:inst\|GENERAL_REGISTER_READ_MUX:inst17\|lpm_mux:lpm_mux_component\|mux_g7e:auto_generated\|l4_w8_n0_mux_dataout~4 3 COMB LCCOMB_X35_Y23_N16 1 " "Info: 3: + IC(0.579 ns) + CELL(0.378 ns) = 2.145 ns; Loc. = LCCOMB_X35_Y23_N16; Fanout = 1; COMB Node = 'GENERAL_REGISTERS:inst\|GENERAL_REGISTER_READ_MUX:inst17\|lpm_mux:lpm_mux_component\|mux_g7e:auto_generated\|l4_w8_n0_mux_dataout~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w8_n0_mux_dataout~3 GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w8_n0_mux_dataout~4 } "NODE_NAME" } } { "db/mux_g7e.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/mux_g7e.tdf" 267 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(1.952 ns) 4.878 ns reg_data\[8\] 4 PIN PIN_F6 0 " "Info: 4: + IC(0.781 ns) + CELL(1.952 ns) = 4.878 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'reg_data\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w8_n0_mux_dataout~4 reg_data[8] } "NODE_NAME" } } { "GENERAL_REGISTERS_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/GENERAL_REGISTERS_TEST.bdf" { { 112 552 728 128 "reg_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.687 ns ( 55.08 % ) " "Info: Total cell delay = 2.687 ns ( 55.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.191 ns ( 44.92 % ) " "Info: Total interconnect delay = 2.191 ns ( 44.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.878 ns" { GENERAL_REGISTERS:inst|GENERAL_REGISTER:hh|lpm_ff:lpm_ff_component|dffs[8] GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w8_n0_mux_dataout~3 GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w8_n0_mux_dataout~4 reg_data[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.878 ns" { GENERAL_REGISTERS:inst|GENERAL_REGISTER:hh|lpm_ff:lpm_ff_component|dffs[8] {} GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w8_n0_mux_dataout~3 {} GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w8_n0_mux_dataout~4 {} reg_data[8] {} } { 0.000ns 0.831ns 0.579ns 0.781ns } { 0.000ns 0.357ns 0.378ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clk clk~clkctrl GENERAL_REGISTERS:inst|GENERAL_REGISTER:hh|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clk {} clk~combout {} clk~clkctrl {} GENERAL_REGISTERS:inst|GENERAL_REGISTER:hh|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.686ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.878 ns" { GENERAL_REGISTERS:inst|GENERAL_REGISTER:hh|lpm_ff:lpm_ff_component|dffs[8] GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w8_n0_mux_dataout~3 GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w8_n0_mux_dataout~4 reg_data[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.878 ns" { GENERAL_REGISTERS:inst|GENERAL_REGISTER:hh|lpm_ff:lpm_ff_component|dffs[8] {} GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w8_n0_mux_dataout~3 {} GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w8_n0_mux_dataout~4 {} reg_data[8] {} } { 0.000ns 0.831ns 0.579ns 0.781ns } { 0.000ns 0.357ns 0.378ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reg_id\[3\] reg_data\[4\] 9.296 ns Longest " "Info: Longest tpd from source pin \"reg_id\[3\]\" to destination pin \"reg_data\[4\]\" is 9.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns reg_id\[3\] 1 PIN PIN_E1 65 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E1; Fanout = 65; PIN Node = 'reg_id\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_id[3] } "NODE_NAME" } } { "GENERAL_REGISTERS_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/GENERAL_REGISTERS_TEST.bdf" { { 144 112 280 160 "reg_id\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.211 ns) + CELL(0.272 ns) 5.313 ns GENERAL_REGISTERS:inst\|GENERAL_REGISTER_READ_MUX:inst17\|lpm_mux:lpm_mux_component\|mux_g7e:auto_generated\|l4_w4_n0_mux_dataout~2 2 COMB LCCOMB_X35_Y22_N28 1 " "Info: 2: + IC(4.211 ns) + CELL(0.272 ns) = 5.313 ns; Loc. = LCCOMB_X35_Y22_N28; Fanout = 1; COMB Node = 'GENERAL_REGISTERS:inst\|GENERAL_REGISTER_READ_MUX:inst17\|lpm_mux:lpm_mux_component\|mux_g7e:auto_generated\|l4_w4_n0_mux_dataout~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.483 ns" { reg_id[3] GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w4_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_g7e.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/mux_g7e.tdf" 263 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.378 ns) 6.501 ns GENERAL_REGISTERS:inst\|GENERAL_REGISTER_READ_MUX:inst17\|lpm_mux:lpm_mux_component\|mux_g7e:auto_generated\|l4_w4_n0_mux_dataout~4 3 COMB LCCOMB_X39_Y23_N22 1 " "Info: 3: + IC(0.810 ns) + CELL(0.378 ns) = 6.501 ns; Loc. = LCCOMB_X39_Y23_N22; Fanout = 1; COMB Node = 'GENERAL_REGISTERS:inst\|GENERAL_REGISTER_READ_MUX:inst17\|lpm_mux:lpm_mux_component\|mux_g7e:auto_generated\|l4_w4_n0_mux_dataout~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w4_n0_mux_dataout~2 GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w4_n0_mux_dataout~4 } "NODE_NAME" } } { "db/mux_g7e.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/mux_g7e.tdf" 263 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(2.154 ns) 9.296 ns reg_data\[4\] 4 PIN PIN_C1 0 " "Info: 4: + IC(0.641 ns) + CELL(2.154 ns) = 9.296 ns; Loc. = PIN_C1; Fanout = 0; PIN Node = 'reg_data\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w4_n0_mux_dataout~4 reg_data[4] } "NODE_NAME" } } { "GENERAL_REGISTERS_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/GENERAL_REGISTERS_TEST.bdf" { { 112 552 728 128 "reg_data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.634 ns ( 39.09 % ) " "Info: Total cell delay = 3.634 ns ( 39.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.662 ns ( 60.91 % ) " "Info: Total interconnect delay = 5.662 ns ( 60.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.296 ns" { reg_id[3] GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w4_n0_mux_dataout~2 GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w4_n0_mux_dataout~4 reg_data[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.296 ns" { reg_id[3] {} reg_id[3]~combout {} GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w4_n0_mux_dataout~2 {} GENERAL_REGISTERS:inst|GENERAL_REGISTER_READ_MUX:inst17|lpm_mux:lpm_mux_component|mux_g7e:auto_generated|l4_w4_n0_mux_dataout~4 {} reg_data[4] {} } { 0.000ns 0.000ns 4.211ns 0.810ns 0.641ns } { 0.000ns 0.830ns 0.272ns 0.378ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "GENERAL_REGISTERS:inst\|GENERAL_REGISTER:eh\|lpm_ff:lpm_ff_component\|dffs\[0\] data_bus\[0\] clk -1.918 ns register " "Info: th for register \"GENERAL_REGISTERS:inst\|GENERAL_REGISTER:eh\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"data_bus\[0\]\", clock pin = \"clk\") is -1.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.503 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "GENERAL_REGISTERS_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/GENERAL_REGISTERS_TEST.bdf" { { 112 112 280 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 256 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 256; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "GENERAL_REGISTERS_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/GENERAL_REGISTERS_TEST.bdf" { { 112 112 280 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.618 ns) 2.503 ns GENERAL_REGISTERS:inst\|GENERAL_REGISTER:eh\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X39_Y25_N13 1 " "Info: 3: + IC(0.688 ns) + CELL(0.618 ns) = 2.503 ns; Loc. = LCFF_X39_Y25_N13; Fanout = 1; REG Node = 'GENERAL_REGISTERS:inst\|GENERAL_REGISTER:eh\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { clk~clkctrl GENERAL_REGISTERS:inst|GENERAL_REGISTER:eh|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.81 % ) " "Info: Total cell delay = 1.472 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 41.19 % ) " "Info: Total interconnect delay = 1.031 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk clk~clkctrl GENERAL_REGISTERS:inst|GENERAL_REGISTER:eh|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clk {} clk~combout {} clk~clkctrl {} GENERAL_REGISTERS:inst|GENERAL_REGISTER:eh|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.570 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns data_bus\[0\] 1 PIN PIN_F5 16 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_F5; Fanout = 16; PIN Node = 'data_bus\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[0] } "NODE_NAME" } } { "GENERAL_REGISTERS_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/GENERAL_REGISTERS_TEST.bdf" { { 160 112 280 176 "data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.451 ns) + CELL(0.309 ns) 4.570 ns GENERAL_REGISTERS:inst\|GENERAL_REGISTER:eh\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X39_Y25_N13 1 " "Info: 2: + IC(3.451 ns) + CELL(0.309 ns) = 4.570 ns; Loc. = LCFF_X39_Y25_N13; Fanout = 1; REG Node = 'GENERAL_REGISTERS:inst\|GENERAL_REGISTER:eh\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.760 ns" { data_bus[0] GENERAL_REGISTERS:inst|GENERAL_REGISTER:eh|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.119 ns ( 24.49 % ) " "Info: Total cell delay = 1.119 ns ( 24.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.451 ns ( 75.51 % ) " "Info: Total interconnect delay = 3.451 ns ( 75.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.570 ns" { data_bus[0] GENERAL_REGISTERS:inst|GENERAL_REGISTER:eh|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.570 ns" { data_bus[0] {} data_bus[0]~combout {} GENERAL_REGISTERS:inst|GENERAL_REGISTER:eh|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.451ns } { 0.000ns 0.810ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk clk~clkctrl GENERAL_REGISTERS:inst|GENERAL_REGISTER:eh|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { clk {} clk~combout {} clk~clkctrl {} GENERAL_REGISTERS:inst|GENERAL_REGISTER:eh|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.570 ns" { data_bus[0] GENERAL_REGISTERS:inst|GENERAL_REGISTER:eh|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.570 ns" { data_bus[0] {} data_bus[0]~combout {} GENERAL_REGISTERS:inst|GENERAL_REGISTER:eh|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.451ns } { 0.000ns 0.810ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 12 03:54:38 2018 " "Info: Processing ended: Sat May 12 03:54:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
