{"vcs1":{"timestamp_begin":1680526012.028855833, "rt":0.87, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1680526012.932367549, "rt":1.54, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680526014.488276953, "rt":0.42, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680526011.745416782}
{"VCS_COMP_START_TIME": 1680526011.745416782}
{"VCS_COMP_END_TIME": 1680526015.612638750}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339616}}
{"stitch_vcselab": {"peak_mem": 239012}}
