<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/EZSDK_Memory_Map by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 07:44:19 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>EZSDK Memory Map - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"EZSDK_Memory_Map","wgTitle":"EZSDK Memory Map","wgCurRevisionId":127545,"wgRevisionId":127545,"wgArticleId":12447,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["DaVinci Memorymaps","DM816x","DM814x","EZSDK"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"EZSDK_Memory_Map","wgRelevantArticleId":12447,"wgRequestId":"103fc5dabf284ee4635341bc","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-EZSDK_Memory_Map rootpage-EZSDK_Memory_Map skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">EZSDK Memory Map</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Memory_Map_in_the_current_EZSDK_.28version_5.02_onwards.29"><span class="tocnumber">1</span> <span class="toctext">Memory Map in the current EZSDK (version 5.02 onwards)</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#H.2FW_and_S.2FW_Limitations_To_Consider_For_Deciding_Memory_Map"><span class="tocnumber">2</span> <span class="toctext">H/W and S/W Limitations To Consider For Deciding Memory Map</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Memory_Configuration_Flow"><span class="tocnumber">3</span> <span class="toctext">Memory Configuration Flow</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Finding_Memory_Usage_Statistics_For_Local_Heaps_and_Shared_Regions"><span class="tocnumber">4</span> <span class="toctext">Finding Memory Usage Statistics For Local Heaps and Shared Regions</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#Configuring_Slave_Processor_Heaps_and_Shared_Regions_From_Host_ARM"><span class="tocnumber">5</span> <span class="toctext">Configuring Slave Processor Heaps and Shared Regions From Host ARM</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Modifying_Memory_Map"><span class="tocnumber">6</span> <span class="toctext">Modifying Memory Map</span></a>
<ul>
<li class="toclevel-2 tocsection-7"><a href="#Linux_Kernel_Memory"><span class="tocnumber">6.1</span> <span class="toctext">Linux Kernel Memory</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Linux_Notify_Module_Memory"><span class="tocnumber">6.2</span> <span class="toctext">Linux Notify Module Memory</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#FbDev_Memory"><span class="tocnumber">6.3</span> <span class="toctext">FbDev Memory</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#CMEM_memory"><span class="tocnumber">6.4</span> <span class="toctext">CMEM memory</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#Heaps_and_Shared_Regions_Configured_at_Load_Time"><span class="tocnumber">6.5</span> <span class="toctext">Heaps and Shared Regions Configured at Load Time</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#MC-HDVICP2_.26_MC-HDVPSS_firmwares"><span class="tocnumber">6.6</span> <span class="toctext">MC-HDVICP2 &amp; MC-HDVPSS firmwares</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#DSP_for_OMX"><span class="tocnumber">6.7</span> <span class="toctext">DSP for OMX</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#Linux_applications_for_OMX"><span class="tocnumber">6.8</span> <span class="toctext">Linux applications for OMX</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#DSP_C6accel_Application"><span class="tocnumber">6.9</span> <span class="toctext">DSP C6accel Application</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#Excel_File_To_Calculate_Memory_Map"><span class="tocnumber">6.10</span> <span class="toctext">Excel File To Calculate Memory Map</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-17"><a href="#Changing_Memory_Map_For_512MB_DM816x_Board"><span class="tocnumber">7</span> <span class="toctext">Changing Memory Map For 512MB DM816x Board</span></a>
<ul>
<li class="toclevel-2 tocsection-18"><a href="#Step_1:_Update_LISA_Registers"><span class="tocnumber">7.1</span> <span class="toctext">Step 1: Update LISA Registers</span></a></li>
<li class="toclevel-2 tocsection-19"><a href="#Step_2:_Update_Memory_Map"><span class="tocnumber">7.2</span> <span class="toctext">Step 2: Update Memory Map</span></a>
<ul>
<li class="toclevel-3 tocsection-20"><a href="#Step_2.1:_Change_Linux_Memory_size"><span class="tocnumber">7.2.1</span> <span class="toctext">Step 2.1: Change Linux Memory size</span></a></li>
<li class="toclevel-3 tocsection-21"><a href="#Step_2.2:_Change_Location_of_Video_Frame_Buffers"><span class="tocnumber">7.2.2</span> <span class="toctext">Step 2.2: Change Location of Video Frame Buffers</span></a></li>
<li class="toclevel-3 tocsection-22"><a href="#Step_2.3:_Update_memory_map_for_DSP"><span class="tocnumber">7.2.3</span> <span class="toctext">Step 2.3: Update memory map for DSP</span></a></li>
<li class="toclevel-3 tocsection-23"><a href="#Step_2.4:_Update_memory_map_for_Linux_side_app"><span class="tocnumber">7.2.4</span> <span class="toctext">Step 2.4: Update memory map for Linux side app</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-24"><a href="#Changing_Memory_Map_For_512MB_DM814x_Board"><span class="tocnumber">8</span> <span class="toctext">Changing Memory Map For 512MB DM814x Board</span></a>
<ul>
<li class="toclevel-2 tocsection-25"><a href="#Step_1:_Update_LISA_Registers_2"><span class="tocnumber">8.1</span> <span class="toctext">Step 1: Update LISA Registers</span></a></li>
<li class="toclevel-2 tocsection-26"><a href="#Step_2:_Update_Memory_Map_2"><span class="tocnumber">8.2</span> <span class="toctext">Step 2: Update Memory Map</span></a>
<ul>
<li class="toclevel-3 tocsection-27"><a href="#Step_2.1:_Change_Linux_Memory_size_2"><span class="tocnumber">8.2.1</span> <span class="toctext">Step 2.1: Change Linux Memory size</span></a></li>
<li class="toclevel-3 tocsection-28"><a href="#Step_2.2:_Change_Location_of_Video_Frame_Buffers_2"><span class="tocnumber">8.2.2</span> <span class="toctext">Step 2.2: Change Location of Video Frame Buffers</span></a></li>
<li class="toclevel-3 tocsection-29"><a href="#Step_2.3:_Update_memory_map_for_DSP_2"><span class="tocnumber">8.2.3</span> <span class="toctext">Step 2.3: Update memory map for DSP</span></a></li>
<li class="toclevel-3 tocsection-30"><a href="#Step_2.4:_Update_memory_map_for_Linux_side_app_2"><span class="tocnumber">8.2.4</span> <span class="toctext">Step 2.4: Update memory map for Linux side app</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-31"><a href="#Changing_Memory_map_for_256MB_board"><span class="tocnumber">9</span> <span class="toctext">Changing Memory map for 256MB board</span></a></li>
<li class="toclevel-1 tocsection-32"><a href="#Want_to_change_memory_map_of_Firmware"><span class="tocnumber">10</span> <span class="toctext">Want to change memory map of Firmware</span></a></li>
<li class="toclevel-1 tocsection-33"><a href="#Memory_Section_Legacy_names_.26_New_name"><span class="tocnumber">11</span> <span class="toctext">Memory Section Legacy names &amp; New name</span></a></li>
<li class="toclevel-1 tocsection-34"><a href="#Additional_References"><span class="tocnumber">12</span> <span class="toctext">Additional References</span></a></li>
<li class="toclevel-1"><a href="#Download_the_Latest_EZSDK"><span class="tocnumber">13</span> <span class="toctext">Download the Latest EZSDK</span></a></li>
</ul>
</div>

<h2><span id="Memory_Map_in_the_current_EZSDK_(version_5.02_onwards)"></span><span class="mw-headline" id="Memory_Map_in_the_current_EZSDK_.28version_5.02_onwards.29">Memory Map in the current EZSDK (version 5.02 onwards)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=1" title="Edit section: Memory Map in the current EZSDK (version 5.02 onwards)">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>This document explains the memory map (memory layout) used in EZSDK. 
</p><p>The total system memory is divided across various processors/subsystems. Following are the broad categories of usage:
</p>
<dl><dd><ol><li><b>Linux Memory</b> - One or more memory partitions are given to the Linux kernel memory manager.</li>
<li><b>CMEM</b> - Contiguous physical memory used by C6accel to create buffers. These buffers are passed to the DSP.</li>
<li><b>Shared Region (Host Configured at Load Time)</b> - Memory used for creating shared regions that are dynamically configured from host ARM at the firmware load time. However, the default shared region (Id 0) is currently not configurable from host processor.</li>
<li><b>Slave Local Heap (Host Configured at Load Time)</b> - Memory used for creating local heaps on slave processors that are dynamically configured from host at the firmware load time. BIOS system heap is currently not configurable from host.</li>
<li><b>Slave Executable</b> - One or more memory segments used to place code and data sections in an executable. These segements are defined in XDC configuration files as explained later.</li>
<li><b>Memory Configuration</b> - This memory is reserved for passing memory and other system information between host and slave processors.</li></ol></dd></dl>
<p>The following table shows the default memory map for a system that has 1 GB of system memory.
</p>
<table border="1">
<caption><b>MEMORY MAP TABLE (DEFAULT 1GB SYSTEM)</b>
</caption>
<tbody><tr style="background: #FFDDDD;">
<th>Category
</th>
<th>Memory Segment Name
</th>
<th>Length
</th>
<th>Start Address
</th>
<th>Usage
</th></tr>
<tr style="background: #A1D5E7;">
<td>Linux Memory</td>
<td>LINUX_MEM_1</td>
<td>364 MB</td>
<td>0x80000000</td>
<td>First memory segment given to Linux Memory Manager in Kernel
</td></tr>
<tr style="background: #B4FAB4;">
<td>CMEM (C6Accel)</td>
<td>CMEM</td>
<td>20 MB</td>
<td>0x96C00000</td>
<td>Contiguous memory segment used by C6accel
</td></tr>
<tr style="background: #B4FAB4;">
<td>Slave Local Heap (DSP)</td>
<td>DSP_ALG_HEAP</td>
<td>20 MB</td>
<td>0x98000000</td>
<td>Used for allocating memory for DSP algorithms
</td></tr>
<tr style="background: #B4FAB4;">
<td>Shared Region</td>
<td>IPC_SR_HOST_DSP</td>
<td>1 MB</td>
<td>0x99400000</td>
<td>Shared Region between Host and DSP
</td></tr>
<tr style="background: #B4FAB4;">
<td rowspan="2">Slave Executable (DSP)</td>
<td>DSP_DATA</td>
<td>12 MB</td>
<td>0x99500000</td>
<td>DSP Executable data (bss, const etc.)
</td></tr>
<tr style="background: #B4FAB4;">
<td>DSP_CODE</td>
<td>0 MB</td>
<td>0x9A100000</td>
<td>DSP Executable text (may not be used by all DSP applications.
</td></tr>
<tr style="background: #B4FAB4;">
<td>Shared Region</td>
<td>IPC_SR_MC_HDVICP2_HDVPSS (IPC_SR_VIDEO_M3_VPSS_M3)</td>
<td>1 MB</td>
<td>0x9A100000</td>
<td>Internal Shared Region between Media Controllers MC-HDVICP2 and MC-HDVPSS
</td></tr>
<tr style="background: #B4FAB4;">
<td>Slave Local Heap (MC_HDVPSS)</td>
<td>MC_HDVPSS_INT_HEAP_CACHED (VPSS_M3_INT_HEAP_CACHED)</td>
<td>27 MB</td>
<td>0x9A200000</td>
<td>MC-HDVPSS local heap in the cached region, used for allocating internal buffers
</td></tr>
<tr style="background: #B4FAB4;">
<td>Slave Local Heap (MC_HDVICP2)</td>
<td>MC_HDVICP2_INT_HEAP_CACHED (VIDEO_M3_INT_HEAP_CACHED)</td>
<td>32 MB</td>
<td>0x9BD00000</td>
<td>MC-HDVICP2 local heap in the cached region, used for codec memory allocation
</td></tr>
<tr style="background: #F79191;">
<td>Reserved - MC-HDVICP2 Firmware</td>
<td>---</td>
<td>7 MB</td>
<td>0x9DD00000</td>
<td>Media Controller HDVICP2 Executable Code and data
</td></tr>
<tr style="background: #F79191;">
<td>UIA/Logger SM buffer</td>
<td>LOGGER_SM</td>
<td>2 MB</td>
<td>0x9E400000</td>
<td>UIA/Logger buffer
</td></tr>
<tr style="background: #F79191;">
<td>Reserved - MC-HDVPSS Firmware</td>
<td>---</td>
<td>17 MB</td>
<td>0x9E600000</td>
<td>Media Controller HDVPSS Executable Code and data
</td></tr>
<tr style="background: #F79191;">
<td>Shared Region</td>
<td>IPC_SR_COMMON</td>
<td>2 MB</td>
<td>0x9F700000</td>
<td>Default Shared Region between Host, DSP, MC-HDVICP2 and MC-HDVPSS
</td></tr>
<tr style="background: #B4FAB4;">
<td>Unused Hole</td>
<td>Unused</td>
<td>3 MB</td>
<td>0x9F900000</td>
<td>Unused memory, this can not be assigned to Linux, as linux needs to start at 4MB boundary
</td></tr>
<tr style="background: #A1D5E7;">
<td>Linux Memory</td>
<td>LINUX_MEM_2</td>
<td>320 MB</td>
<td>0x9FC00000</td>
<td>Second memory segment given to Linux Memory Manager in Kernel
</td></tr>
<tr style="background: #B4FAB4;">
<td>Shared Region</td>
<td>IPC_SR_FRAME_BUFFERS</td>
<td>188 MB</td>
<td>0xB3D00000</td>
<td>Shared Region between Host and MC-HDVICP2 and MC-HDVPSS, used to allocate all video buffers
</td></tr>
<tr style="background: #F79191;">
<td rowspan="3">Reserved - MC-HDVPSS Firmware</td>
<td>MC_HDVPSS_NOTIFY_MEM (HDVPSS_NOTIFY_MEM)</td>
<td>2 MB</td>
<td>0xBF900000</td>
<td>Used for IPC between Host and MC-HDVPSS. This is in non-cached memory region.
</td></tr>
<tr style="background: #F79191;">
<td>MC_HDVPSS_V4L2_FBDEF_MEM (HDVPSS_V4L2_FBDEF_MEM)</td>
<td>2 MB</td>
<td>0xBFB00000</td>
<td>Used by V4L2 and Fbdev drivers. This is in non-cached memory region.
</td></tr>
<tr style="background: #F79191;">
<td>MC_HDVPSS_DESC (HDVPSS_DESC)</td>
<td>2 MB</td>
<td>0xBFD00000</td>
<td>Used by HDVPSS driver data structures. This is in non-cached memory region.
</td></tr>
<tr style="background: #F79191;">
<td>Reserved for Memory Configuration</td>
<td>MEMCFG_SPACE</td>
<td>1 MB</td>
<td>0xBFF00000</td>
<td>Reserved. Used by firmware loader.
</td></tr>
</tbody></table>
<table border="1">

<tbody><tr style="background: #FFDDDD;">
<th>Color Code
</th></tr>
<tr style="background: #A1D5E7;">
<td>Linux Memory
</td></tr>
<tr style="background: #B4FAB4;">
<td>Memory used for regions that can be adjusted without rebuilding Media Controller executable.
</td></tr>
<tr style="background: #F79191;">
<td>Memory Reserved for Media Controller Executables
</td></tr>
</tbody></table>
<dl><dd><b>NOTE:</b>
<dl><dd><ol><li>Shared Region IPC_SR_COMMON is statically configured within all slave executables.</li>
<li>SysBios System Heap is statically configured within each slave executable and the memory is allocated in the bss section.</li></ol></dd></dl></dd></dl>
<h2><span id="H/W_and_S/W_Limitations_To_Consider_For_Deciding_Memory_Map"></span><span class="mw-headline" id="H.2FW_and_S.2FW_Limitations_To_Consider_For_Deciding_Memory_Map">H/W and S/W Limitations To Consider For Deciding Memory Map</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=2" title="Edit section: H/W and S/W Limitations To Consider For Deciding Memory Map">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ol><li>Hardware Limitations
<ol><li>Media Controller cannot access any program memory above 0xA0000000.</li>
<li>Media Controller  cannot access any data memory above 0xE0000000.</li>
<li>AMMU in Media Controller handles large memory segments of size 512MB/32MB only and there can be 4 such segments. As one 512MB address range is used to access memory mapped registers, only 3 regions can be used to access DDR.</li></ol></li>
<li>Software Limitations
<ol><li>Default build of Linux handles memory of size 768MB. Configure different memory split for kernel/user memory split, or use HIGHMEM support to allocate more memory to Linux.</li>
<li>Many memory sections are still statically defined within Media Controller firmwares and DSP executables.
<ol><li>Default Shared Region (IPC_SR_COMMON) is statically defined in Media Controller firmware and DSP executables. Changing address or size of this requires changes in multiple places.</li>
<li>Following are statically defined in Media Controller firmwares. These have to be placed in non-cached region.
<ol><li>MC-HDVPSS hardware descriptors (MC_HDVPSS_DESC)</li>
<li>Shared Memory for Fbdev (MC_HDVPSS_V4L2_FBDEF_MEM )</li>
<li>Shared Memory used for IPC between HOST and MC-HDVPSS firmware (MC_HDVPSS_NOTIFY_MEM)</li>
<li>SysBIOS System Heaps are statically defined within Media Controller firmwares and DSP executables.</li></ol></li>
<li>UIA/Log buffers are statically defined within Media Controller firmwares and DSP executables.</li>
<li>Though Frame Buffers are accessed only by Hardware accelerators, still this memory section needs to be configured in the AMMU as Media Controller core still access frame buffer regions for the below  reasons.
<ol><li>OMX embeddeds Meta information about Frame at the end of frame buffer</li>
<li>Shared Region modules embeds meta information in Frame Buffer regions.</li></ol></li></ol></li></ol></li></ol>
<h2><span class="mw-headline" id="Memory_Configuration_Flow">Memory Configuration Flow</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=3" title="Edit section: Memory Configuration Flow">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><a href="File_EZSDK_DynamicallyConfigurationMemorySectionConfigurationFlow.html" class="image"><img alt="EZSDK DynamicallyConfigurationMemorySectionConfigurationFlow.png" src="https://processors.wiki.ti.com/images/5/5c/EZSDK_DynamicallyConfigurationMemorySectionConfigurationFlow.png" width="700" height="235" /></a>
</p><p><br />
Firmware loader load the Dynamically configurable Memory Section info from firmware_loader/src/memsegdef_default.c to MEMCFG_SPACE before loading slave binaries.
</p><p><br />
During bootup of Video-M3 and VPSS-M3, they read the dynamically memory section info from MEMCFG_SPACE and creates the Local Heaps and Shared regions. This method is not yet integrated to DSP and A8 side of applications, DSP and A8 reads the dynamically configurable memory section info from ti/omx/memcfg/memtbl_cfg.h
</p>
<h2><span class="mw-headline" id="Finding_Memory_Usage_Statistics_For_Local_Heaps_and_Shared_Regions">Finding Memory Usage Statistics For Local Heaps and Shared Regions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=4" title="Edit section: Finding Memory Usage Statistics For Local Heaps and Shared Regions">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>You can use '<b>sys_top'</b> Linux utility to find out memory usage statistics
</p><p>% sys_top 
</p><p><a href="File_Sys_top_output.html" class="image"><img alt="Sys top output.PNG" src="https://processors.wiki.ti.com/images/8/84/Sys_top_output.PNG" width="711" height="489" /></a>
</p>
<h2><span class="mw-headline" id="Configuring_Slave_Processor_Heaps_and_Shared_Regions_From_Host_ARM">Configuring Slave Processor Heaps and Shared Regions From Host ARM</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=5" title="Edit section: Configuring Slave Processor Heaps and Shared Regions From Host ARM">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Local heaps on the slave processors and heaps in the shared regions can be made configurable from Linux at the time of loading of slave executable. Information about the memory segments for these heaps are provided to the firmware loader. Currently, this information is provided in the file <i><b>memsegdef.c</b></i> as a table. Each entry of the table is defined by the type <i><b>LDR_Memseg</b></i> and it can be found in the header file <i><b>ldr_memseg.h</b></i>.
</p><p>Following fields of the structure LDR_Memseg are used:
</p>
<dl><dd><ul><li><b>name</b>&#160;: Name of the memory segment</li>
<li><b>size</b>&#160;: Size of the segment in bytes</li>
<li><b>seg_type</b>&#160;: Type of the memory segment. LDR_SEGMENT_TYPE_DYMANMIC_LOACL_HEAP and LDR_SEGMENT_TYPE_DYNAMIC_SHARED_HEAP are used.</li>
<li><b>system_addr</b>&#160;: System address of the segment.</li>
<li><b>slave_virtual_addr</b>&#160;: Virtual address used by slave. Currently, it is same as system_addr.</li>
<li><b>master_core_id</b>&#160;: Core id for the processor that owns it.</li>
<li><b>core_id_mask</b>&#160;: Specifies set of core id masks for which the segment is valid</li>
<li><b>shared_region_id</b>&#160;: Shared Region Id, when used across multiple cores</li></ul></dd></dl>
<p>In this release, following segments are configurable by the firmware loader.
</p>
<dl><dd><ul><li>MC_HDVPSS_INT_HEAP_CACHED</li>
<li>MC_HDVICP2_INT_HEAP_CACHED</li>
<li>IPC_SR_FRAME_BUFFERS</li>
<li>IPC_SR_MC_HDVICP2_HDVPSS</li></ul></dd></dl>
<h2><span class="mw-headline" id="Modifying_Memory_Map">Modifying Memory Map</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=6" title="Edit section: Modifying Memory Map">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Linux_Kernel_Memory">Linux Kernel Memory</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=7" title="Edit section: Linux Kernel Memory">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd>Linux size is passed though the <i><b>mem</b></i> parameter in the bootargs environment variable, base address is always &lt;LINUX_MEM_1&gt; -</dd></dl>
<dl><dd>&#160;% setenv bootargs 'console=ttyO2,115200n8 root=/dev/nfs nfsroot=&lt;nfs-server-ip&gt;:&lt;path-to-nfs-share&gt;,nolock rw mem=&lt;size of LINUX_MEM_1&gt;@&lt;addr of LINUX_MEM_1&gt; mem=&lt;size of LINUX_MEM_2&gt;@&lt;addr of LINUX_MEM_2&gt;'</dd></dl>
<p>For 1GB default memory map, 
</p>
<dl><dd>&#160;% setenv bootargs 'console=ttyO2,115200n8 root=/dev/nfs nfsroot=&lt;nfs-server-ip&gt;:&lt;path-to-nfs-share&gt;,nolock rw mem=364M'</dd></dl>
<p>The second partition can be added to linux mem=320M@0x9FC00000
Ex: mem=364M mem=320M@0x9FC00000
</p><p>When the 2 partition is set it throws below error while running EZSDK.
"vmap allocation for size 197136384 failed: use vmalloc=500M to increase size."
</p><p>To solve this rebuild the kernel with HIGHMEM support enabled. This can be enabled by menuconfig-&gt;Kernel Features-&gt;HIGH Memory Support.
Please note Linux partiton memory needs to start and end at 4MB boundary.
</p><p>For quick check you can pass vmalloc=500M to bootargs, but note that the actual physical memory which can be managed by Linux would less that what is passed via mem= bootargs.
</p>
<h3><span class="mw-headline" id="Linux_Notify_Module_Memory">Linux Notify Module Memory</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=8" title="Edit section: Linux Notify Module Memory">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd>The memory for kernel Notify module is specified through Linux bootargs. This address also used in the MC-HDVPSS firmware.
<ul><li><b>notifyk.vpssm3_sva=&lt;addr of MC_HDVPSS_NOTIFY_MEM&gt;</b></li></ul></dd></dl>
<h3><span class="mw-headline" id="FbDev_Memory">FbDev Memory</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=9" title="Edit section: FbDev Memory">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd>Fbdev memory address is specified through the <i><b>sbufaddr</b></i> parameter.
<ul><li><b>insmod vpss.ko sbufaddr=&lt;addr of MC_HDVPSS_V4L2_FBDEF_MEM&gt;</b></li></ul></dd></dl>
<h3><span class="mw-headline" id="CMEM_memory">CMEM memory</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=10" title="Edit section: CMEM memory">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd>CMEM memory address and size (used by DSP) are passed as module install arguments as shown below
<ul><li><b>insmod cmemk.ko phys_start=&lt;addr of CMEM&gt; phys_end=&lt;addr of next segment&gt; pools=20x4096</b></li></ul></dd></dl>
<h3><span class="mw-headline" id="Heaps_and_Shared_Regions_Configured_at_Load_Time">Heaps and Shared Regions Configured at Load Time</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=11" title="Edit section: Heaps and Shared Regions Configured at Load Time">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd>To change memory for heaps and shared regions at load time,
<ol><li>Modify appropriate file with new memory map in <i><b>$(EZSDK_INSTALL_DIR)/board-support/media-controller-utils_2_02_00_08/src/mm_host_util</b></i>
<ol><li>Ex: memsegdef_dm81xxbm.c</li></ol></li>
<li>Rebuild the mm_host_util, this is the host side utility</li>
<li>Run the utility to generate .bin file which needs to be fed to firmware loader as input file
<ol><li>Ex: mm_dm81xxbm.bin file gets generated.</li></ol></li>
<li>While loading the firmware pass the above generated .bin file in the command line argument
<ol><li>Ex: ./firmware_loader 1 dm816x_hdvicp.xem3 start mm_dm81xxbm.bin</li>
<li>Ex: ./firmware_loader 2 dm816x_hdvpss.xem3 start mm_dm81xxbm.bin</li></ol></li></ol></dd>
<dd>Note: if the .bin file not passed in the firmware command line, then the default memory map is used as per the memory map defined in file <i><b>$(EZSDK_INSTALL_DIR)/board-support/media-controller-utils_2_02_00_08/src/firmware_loader/memsegdef_default.c</b></i></dd></dl>
<h3><span id="MC-HDVICP2_&amp;_MC-HDVPSS_firmwares"></span><span class="mw-headline" id="MC-HDVICP2_.26_MC-HDVPSS_firmwares">MC-HDVICP2 &amp; MC-HDVPSS firmwares</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=12" title="Edit section: MC-HDVICP2 &amp; MC-HDVPSS firmwares">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>These are provided as binaries.
</p>
<h3><span class="mw-headline" id="DSP_for_OMX">DSP for OMX</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=13" title="Edit section: DSP for OMX">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><ol><li>It uses the same memory segment definition file $(EZSDK_INSTALL_DIR)/component-sources/omx_05_02_00_09/packages/ti/omx/build/MemSegmentDefinition.xs.</li>
<li>DSP build also uses Shared Region information from file $(EZSDK_INSTALL_DIR)/component-sources/omx_05_02_00_09/packages/ti/omx/memcfg/memtbl_cfg.h through below defines, Ensure that these information matches the mem cfg defined in mm_host_util. <span style="color: red"> This dependency will be removed in the patch release </span>.
<ol><li>MEMCFG_SRBASE1</li>
<li>MEMCFG_SRSIZE1</li>
<li>MEMCFG_SRBASE2</li>
<li>MEMCFG_SRSIZE2</li></ol></li>
<li>Rebuild DSP side OMX library &amp; application.</li></ol></dd></dl>
<h3><span class="mw-headline" id="Linux_applications_for_OMX">Linux applications for OMX</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=14" title="Edit section: Linux applications for OMX">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><ol><li>Linux side app uses Shared Region information address &amp; size from file as mentioned in the "DSP for OMX" sections. The same file is used in Linux side. <span style="color: red"> This dependency will be removed in the patch release </span>.</li>
<li>Rebuild Linux side OMX libraries &amp; application</li></ol></dd></dl>
<h3><span class="mw-headline" id="DSP_C6accel_Application">DSP C6accel Application</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=15" title="Edit section: DSP C6accel Application">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd><ol><li>Modify the memory segments in file <i><b>$(C6ACCEL_INSTALL_DIR)/soc/packages/ti/c6accel_unitservers/TI816X/serverplatforms.xs</b></i></li>
<li>Rebuild DSP executable binary.</li></ol></dd></dl>
<h3><span class="mw-headline" id="Excel_File_To_Calculate_Memory_Map">Excel File To Calculate Memory Map</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=16" title="Edit section: Excel File To Calculate Memory Map">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>Use the Excel file <b><a href="https://processors.wiki.ti.com/images/e/e3/EZSDK_MemCfg.zip" class="internal" title="EZSDK MemCfg.zip">media:EZSDK_MemCfg.zip</a></b> to define memory map
</pre>
<h2><span class="mw-headline" id="Changing_Memory_Map_For_512MB_DM816x_Board">Changing Memory Map For 512MB DM816x Board</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=17" title="Edit section: Changing Memory Map For 512MB DM816x Board">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<dl><dd>Following are the list of changes required for 512 MB memory map in DM816x board</dd></dl>
<h3><span class="mw-headline" id="Step_1:_Update_LISA_Registers">Step 1: Update LISA Registers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=18" title="Edit section: Step 1: Update LISA Registers">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<dl><dd>In the default uboot program ( in file $(EZSDK_ROOT)/board-support/u-boot-&lt;REL-TAG&gt;/board/&lt;ti8168 or ti8148&gt;/ti/evm.c), 2GB physical memory is mapped using register 3 and 4. Register 1 and 2 are unused.</dd></dl>
<dl><dd><dl><dd><ul><li>System Address 0x80000000 is mapped to physical address 0x00000000</li>
<li>System Address 0xC0000000 is mapped to physical address 0x20000000</li></ul></dd></dl></dd></dl>
<p><a href="File_LISA_Mapping_2GB.html" class="image"><img alt="LISA Mapping 2GB.PNG" src="https://processors.wiki.ti.com/images/2/2e/LISA_Mapping_2GB.PNG" width="808" height="375" /></a>
</p>
<dl><dd>Following code programs the LISA registers for 2GB physical memory (default configuration).</dd></dl>
<dl><dd><dl><dd>/* Program the DMM to for 2 GB (interleaved) configuration */</dd>
<dd>__raw_writel(0x0, DMM_LISA_MAP__0);           /* Register 0 is unused */</dd>
<dd>__raw_writel(0x0, DMM_LISA_MAP__1);           /* Register 1 is unused */</dd>
<dd>__raw_writel(0x80640300, DMM_LISA_MAP__2);    /* Register 2 maps 0x80000000 to 0x00000000, length 1GB */</dd>
<dd>__raw_writel(0xC0640320, DMM_LISA_MAP__3);    /* Register 3 maps 0xC0000000 to 0x20000000, length 1GB */</dd></dl></dd></dl>
<dl><dd>For a 512MB system, we create 2 system address spaces of length 512MB and map to the same physical memory. On Media Controllers, the first address range is used to access DDR with cache enabled and the second address is used to access the same DDR with cache disabled.</dd></dl>
<dl><dd><dl><dd><ul><li>System Address 0x80000000 is mapped to physical address 0x00000000</li>
<li>System Address 0xA0000000 is mapped to physical address 0x00000000</li></ul></dd></dl></dd></dl>
<p><a href="File_LISA_Mapping_512MB.html" class="image"><img alt="LISA Mapping 512MB.PNG" src="https://processors.wiki.ti.com/images/1/1d/LISA_Mapping_512MB.PNG" width="840" height="427" /></a>
</p>
<dl><dd>Following code programs the LISA registers for <b>512MB</b> physical memory.</dd></dl>
<dl><dd><dl><dd>/* Program the DMM to for 512MB (interleaved) configuration */</dd>
<dd>__raw_writel(0x0, DMM_LISA_MAP__0);           /* Register 0 is unused */</dd>
<dd>__raw_writel(0x0, DMM_LISA_MAP__1);           /* Register 1 is unused */</dd>
<dd><b>__raw_writel(0x80540300, DMM_LISA_MAP__2);</b>    /* Register 2 maps 0x80000000 to 0x00000000, length 512MB */</dd>
<dd><b>__raw_writel(0xA0540300, DMM_LISA_MAP__3);</b>    /* Register 3 maps 0xA0000000 to 0x00000000, length 512MB */</dd></dl></dd></dl>
<dl><dd>Note: For DM814X device ensure to update the while instructions immediately after the above lines in the file to reflect the same settings.</dd></dl>
<h3><span class="mw-headline" id="Step_2:_Update_Memory_Map">Step 2: Update Memory Map</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=19" title="Edit section: Step 2: Update Memory Map">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In a 512MB system, Linux memory manager is given only one memory segment of reduced size and the Shared Region for video buffers is shifted to a different place to fit within 512MB. Changes can be found in the first two entries in the following table.
</p>
<h4><span class="mw-headline" id="Step_2.1:_Change_Linux_Memory_size">Step 2.1: Change Linux Memory size</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=20" title="Edit section: Step 2.1: Change Linux Memory size">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Change Linux memory sizeto <b> 176 MB </b> starting at 0x80000000
</p>
<h4><span class="mw-headline" id="Step_2.2:_Change_Location_of_Video_Frame_Buffers">Step 2.2: Change Location of Video Frame Buffers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=21" title="Edit section: Step 2.2: Change Location of Video Frame Buffers">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Change location of <b>IPC_SR_FRAME_BUFFERS</b> to <b>0xAB000000</b>. This change needs to be done in the firmware loader input file as explained earlier. 
</p>
<h4><span class="mw-headline" id="Step_2.3:_Update_memory_map_for_DSP">Step 2.3: Update memory map for DSP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=22" title="Edit section: Step 2.3: Update memory map for DSP">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Follow the steps mentioned in section <a href="EZSDK_Memory_Map.html#DSP_for_OMX" title="EZSDK Memory Map">EZSDK_Memory_Map#DSP_for_OMX</a>.
</p>
<h4><span class="mw-headline" id="Step_2.4:_Update_memory_map_for_Linux_side_app">Step 2.4: Update memory map for Linux side app</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=23" title="Edit section: Step 2.4: Update memory map for Linux side app">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Follow the steps mentioned in section <a href="EZSDK_Memory_Map.html#Linux_applications_for_OMX" title="EZSDK Memory Map">EZSDK_Memory_Map#Linux_applications_for_OMX</a>.
</p>
<h2><span class="mw-headline" id="Changing_Memory_Map_For_512MB_DM814x_Board">Changing Memory Map For 512MB DM814x Board</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=24" title="Edit section: Changing Memory Map For 512MB DM814x Board">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Following are the list of changes required for 512 MB memory map in DM814x version 2.1 board
</p>
<h3><span class="mw-headline" id="Step_1:_Update_LISA_Registers_2">Step 1: Update LISA Registers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=25" title="Edit section: Step 1: Update LISA Registers">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Update the macros <b>PG2_1_DMM_LISA_MAP__2 </b> and  <b>PG2_1_DMM_LISA_MAP__3 </b> in  <b>ddr_defs_ti814x.h </b> ($(EZSDK_ROOT)/board-support/u-boot-&lt;REL-TAG&gt;/arch/arm/include/asm/arch-ti81xx)
</p><p>Default values
</p>
<dl><dd> #define PG2_1_DMM_LISA_MAP__2                  0x0 </dd>
<dd> #define PG2_1_DMM_LISA_MAP__3                  0x80640300 </dd></dl>
<p>Modified values for 512 MB
</p>
<dl><dd> #define PG2_1_DMM_LISA_MAP__2                  0x80540300 </dd>
<dd> #define PG2_1_DMM_LISA_MAP__3                  0xA0540300 </dd></dl>
<p>Re-build the u-boot with the new changes. Copy the generated u-boot.bin and MLO and use them to boot the board
</p><p><a href="File_LISA_Mapping_512MB.html" class="image"><img alt="LISA Mapping 512MB.PNG" src="https://processors.wiki.ti.com/images/1/1d/LISA_Mapping_512MB.PNG" width="840" height="427" /></a>
</p>
<h3><span class="mw-headline" id="Step_2:_Update_Memory_Map_2">Step 2: Update Memory Map</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=26" title="Edit section: Step 2: Update Memory Map">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In a 512MB system, Linux memory manager is given only one memory segment of reduced size and the Shared Region for video buffers is shifted to a different place to fit within 512MB. Changes can be found in the first two entries in the following table.
</p>
<h4><span class="mw-headline" id="Step_2.1:_Change_Linux_Memory_size_2">Step 2.1: Change Linux Memory size</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=27" title="Edit section: Step 2.1: Change Linux Memory size">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Change Linux memory size to <b> 176 MB </b> . This can be done by setting the <b>MEM</b> to <b>176M</b> in bootargs
</p>
<h4><span class="mw-headline" id="Step_2.2:_Change_Location_of_Video_Frame_Buffers_2">Step 2.2: Change Location of Video Frame Buffers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=28" title="Edit section: Step 2.2: Change Location of Video Frame Buffers">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Change location of <b>IPC_SR_FRAME_BUFFERS</b> to <b>0xAB000000</b>. This change needs to be done in the firmware loader input file. Update the <b>system_addr</b> and <b>slave_virtual_addr</b> values for <b>IPC_SR_FRAME_BUFFERS</b> from <b>0xB3D00000</b> to <b>0xAB000000</b> in the source memsegdef_default.c ($(EZSDK_ROOT)/board-support/media-controller-utils_&lt;REL-TAG&gt;/src/firmware_loader). Rebuild the firmware loader and copy the generated firmware loader in the target filesystem ($(EZSDK_ROOT)/filesys/usr/bin)
</p>
<h4><span class="mw-headline" id="Step_2.3:_Update_memory_map_for_DSP_2">Step 2.3: Update memory map for DSP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=29" title="Edit section: Step 2.3: Update memory map for DSP">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Follow the steps mentioned in section <a href="EZSDK_Memory_Map.html#DSP_for_OMX" title="EZSDK Memory Map">EZSDK_Memory_Map#DSP_for_OMX</a>.
</p>
<h4><span class="mw-headline" id="Step_2.4:_Update_memory_map_for_Linux_side_app_2">Step 2.4: Update memory map for Linux side app</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=30" title="Edit section: Step 2.4: Update memory map for Linux side app">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Modify the macro <b>MEMCFG_SRBASE2</b> in memtbl_cfg.h ($(EZSDK_ROOT)/component-sources/omx_&lt;REL-TAG&gt;/src/ti/omx/memcfg) from <b>0xB3D00000</b> to <b>0xAB000000</b>. Rebuilt the OMX samples.
</p><p><br />
</p>
<table border="1">
<caption><b> MEMORY MAP TABLE FOR DEFAULT 512MB SYSTEM</b>
</caption>
<tbody><tr style="background: #FFDDDD;">
<th>Memory segment Name
</th>
<th>Length
</th>
<th>System Address in Region Starting at 0x80000000
</th>
<th>System Address in Region Starting at 0xA0000000
</th></tr>
<tr style="background: #A1D5E7;">
<td><i><b>LINUX_MEM_1</b></i></td>
<td><i><b>176 MB</b></i></td>
<td><i><b>0x80000000 </b></i></td>
<td style="background: #808080;">0xA0000000 (not to be accessed)
</td></tr>
<tr style="background: #B4FAB4;">
<td><i><b>IPC_SR_FRAME_BUFFERS</b></i></td>
<td><i><b>188 MB</b></i></td>
<td style="background: #808080;">0x8B000000 (not to be accessed)</td>
<td><i><b>0xAB000000</b></i>
</td></tr>
<tr style="background: #B4FAB4;">
<td>CMEM</td>
<td>20 MB</td>
<td>0x96C00000</td>
<td rowspan="12" style="background: #808080;">0xB6C00000 (not to be accessed)
</td></tr>
<tr style="background: #B4FAB4;">
<td>DSP_ALG_HEAP</td>
<td>20 MB</td>
<td>0x98000000
</td></tr>
<tr style="background: #B4FAB4;">
<td>IPC_SR_HOST_DSP</td>
<td>1 MB</td>
<td>0x99400000
</td></tr>
<tr style="background: #B4FAB4;">
<td>DSP_DATA</td>
<td>12 MB</td>
<td>0x99500000
</td></tr>
<tr style="background: #B4FAB4;">
<td>DSP_CODE</td>
<td>0 MB</td>
<td>0x9A100000
</td></tr>
<tr style="background: #B4FAB4;">
<td>IPC_SR_MC_HDVICP2_HDVPSS (IPC_SR_VIDEO_M3_VPSS_M3)</td>
<td>1 MB</td>
<td>0x9A100000
</td></tr>
<tr style="background: #B4FAB4;">
<td>MC_HDVPSS_INT_HEAP_CACHED (VPSS_M3_INT_HEAP_CACHED)</td>
<td>27 MB</td>
<td>0x9A200000
</td></tr>
<tr style="background: #B4FAB4;">
<td>MC_HDVICP2_INT_HEAP_CACHED (VIDEO_M3_INT_HEAP_CACHED)</td>
<td>24 MB</td>
<td>0x9BD00000
</td></tr>
<tr style="background: #F79191;">
<td>Reserved - HDVICP2 Media Controller Firmware</td>
<td>15 MB</td>
<td>0x9D500000
</td></tr>
<tr style="background: #F79191;">
<td>LOGGER_SM</td>
<td>2 MB</td>
<td>0x9E400000
</td></tr>
<tr style="background: #F79191;">
<td>Reserved - HDVPSS Media Controller Firmware</td>
<td>17 MB</td>
<td>0x9E600000
</td></tr>
<tr style="background: #F79191;">
<td>IPC_SR_COMMON</td>
<td>2 MB</td>
<td>0x9F700000
</td></tr>
<tr style="background: #F79191;">
<td>MC_HDVPSS_NOTIFY_MEM (HDVPSS_NOTIFY_MEM)</td>
<td>2 MB</td>
<td rowspan="4" style="background: #808080;">0x9F900000 (not to be accessed)</td>
<td>0xBF900000
</td></tr>
<tr style="background: #F79191;">
<td>MC_HDVPSS_V4L2_FBDEF_MEM (HDVPSS_V4L2_FBDEF_MEM)</td>
<td>2 MB</td>
<td>0xBFB00000
</td></tr>
<tr style="background: #F79191;">
<td>MC_HDVPSS_DESC (HDVPSS_DESC)</td>
<td>2 MB</td>
<td>0xBFD00000
</td></tr>
<tr style="background: #F79191;">
<td>MEMCFG_SPACE</td>
<td>1 MB</td>
<td>0xBFF00000
</td></tr>
</tbody></table>
<h2><span class="mw-headline" id="Changing_Memory_map_for_256MB_board">Changing Memory map for 256MB board</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=31" title="Edit section: Changing Memory map for 256MB board">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Follow the steps mentioned in section <a href="EZSDK_Memory_Map.html#Want_to_change_memory_map_of_Firmware" title="EZSDK Memory Map">EZSDK_Memory_Map#Want_to_change_memory_map_of_Firmware</a> to change memory map
</p><p>Below is the example memory map for 256MB
</p>
<table border="1">
<caption><b> Sample MEMORY MAP TABLE FOR 256MB SYSTEM</b>
</caption>
<tbody><tr style="background: #FFDDDD;">
<th>Memory segment Name
</th>
<th>Length
</th>
<th>System Address in Region Starting at 0x80000000
</th>
<th>System Address in Region Starting at 0xA0000000
</th></tr>
<tr style="background: #A1D5E7;">
<td><i><b>LINUX_MEM_1</b></i></td>
<td><i><b>145 MB</b></i></td>
<td><i><b>0x80000000 </b></i></td>
<td style="background: #808080;">0xA0000000 (not to be accessed)
</td></tr>
<tr style="background: #B4FAB4;">
<td><i><b>IPC_SR_FRAME_BUFFERS</b></i></td>
<td><i><b>16 MB</b></i></td>
<td style="background: #808080;">0x89100000 (not to be accessed)</td>
<td><i><b>0xA9100000</b></i>
</td></tr>
<tr style="background: #B4FAB4;">
<td>CMEM</td>
<td>0 MB</td>
<td>0x8A100000</td>
<td rowspan="12" style="background: #808080;">0xAA100000 (not to be accessed)
</td></tr>
<tr style="background: #B4FAB4;">
<td>DSP_ALG_HEAP</td>
<td>0 MB</td>
<td>0x8A100000
</td></tr>
<tr style="background: #B4FAB4;">
<td>IPC_SR_HOST_DSP</td>
<td>0 MB</td>
<td>0x8A100000
</td></tr>
<tr style="background: #B4FAB4;">
<td>DSP_DATA</td>
<td>0 MB</td>
<td>0x8A100000
</td></tr>
<tr style="background: #B4FAB4;">
<td>DSP_CODE</td>
<td>0 MB</td>
<td>0x8A100000
</td></tr>
<tr style="background: #B4FAB4;">
<td>IPC_SR_MC_HDVICP2_HDVPSS (IPC_SR_VIDEO_M3_VPSS_M3)</td>
<td>1 MB</td>
<td>0x8A100000
</td></tr>
<tr style="background: #B4FAB4;">
<td>MC_HDVPSS_INT_HEAP_CACHED (VPSS_M3_INT_HEAP_CACHED)</td>
<td>27 MB</td>
<td>0x8A200000
</td></tr>
<tr style="background: #B4FAB4;">
<td>MC_HDVICP2_INT_HEAP_CACHED (VIDEO_M3_INT_HEAP_CACHED)</td>
<td>24 MB</td>
<td>0x8BD00000
</td></tr>
<tr style="background: #F79191;">
<td>Reserved - HDVICP2 Media Controller Firmware</td>
<td>15 MB</td>
<td>0x8D500000
</td></tr>
<tr style="background: #F79191;">
<td>LOGGER_SM</td>
<td>2 MB</td>
<td>0x8E400000
</td></tr>
<tr style="background: #F79191;">
<td>Reserved - HDVPSS Media Controller Firmware</td>
<td>17 MB</td>
<td>0x8E600000
</td></tr>
<tr style="background: #F79191;">
<td>IPC_SR_COMMON</td>
<td>2 MB</td>
<td>0x8F700000
</td></tr>
<tr style="background: #F79191;">
<td>MC_HDVPSS_NOTIFY_MEM (HDVPSS_NOTIFY_MEM)</td>
<td>2 MB</td>
<td rowspan="4" style="background: #808080;">0x8F900000 (not to be accessed)</td>
<td>0xAF900000
</td></tr>
<tr style="background: #F79191;">
<td>MC_HDVPSS_V4L2_FBDEF_MEM (HDVPSS_V4L2_FBDEF_MEM)</td>
<td>2 MB</td>
<td>0xAFB00000
</td></tr>
<tr style="background: #F79191;">
<td>MC_HDVPSS_DESC (HDVPSS_DESC)</td>
<td>2 MB</td>
<td>0xAFD00000
</td></tr>
<tr style="background: #F79191;">
<td>MEMCFG_SPACE</td>
<td>1 MB</td>
<td>0xAFF00000
</td></tr>
</tbody></table>
<h2><span class="mw-headline" id="Want_to_change_memory_map_of_Firmware">Want to change memory map of Firmware</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=32" title="Edit section: Want to change memory map of Firmware">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>With NDA signed it is possible to get complete source to the Media Controller firmwares
</p><p>In this case it is also possible to change memory map for reserved memroy sections also
</p><p>To do this ensure follow below steps
</p><p><b>Step1:</b>
</p>
<dl><dd>Update the MemSegmentDefinition.xs file as per your new memory map</dd></dl>
<p><b>Step2:</b>
</p>
<dl><dd>Update the below macro in file ldrmemcfg\ldr_memseg.h, this reflects the memory section MEMCFG_SPACE</dd></dl>
<pre>#define LDR_CONFIG_ADDR_BASE           (0xBFF00000) 
</pre>
<p><b>Step3:</b>
</p>
<dl><dd>Rebuild Media controller firmwares</dd></dl>
<p><b>Step4:</b>
</p>
<dl><dd>Follow steps mentioned in earlier sections to rebuild firmware loader, DSP &amp; Linux images for the new memory map, Changes here needs to match the memory map defined in MemSegmentDefinition.xs file mentioned in step1</dd></dl>
<p><b>Step5:</b>
</p>
<dl><dd>Now app can be run with the new memory map.</dd></dl>
<h2><span id="Memory_Section_Legacy_names_&amp;_New_name"></span><span class="mw-headline" id="Memory_Section_Legacy_names_.26_New_name">Memory Section Legacy names &amp; New name</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=33" title="Edit section: Memory Section Legacy names &amp; New name">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table border="1">
<caption><b> LEGACY &amp; NEW NAMEs </b>
</caption>
<tbody><tr style="background: #FFDDDD;">
<th>Sr Id
</th>
<th>Legacy Name
</th>
<th>New Name
</th>
<th>Comment
</th></tr>
<tr style="background: #A1D5E7;">
<td>1.</td>
<td>LINUX_PHYSICAL_ADDRESS_GAP, LINUX_MEM</td>
<td>LINUX_MEM_1 or 2</td>
<td>Two partitions used
</td></tr>
<tr style="background: #B4FAB4;">
<td>2.</td>
<td>SHARED_CTRL, SR0, DDR3_SR0</td>
<td>IPC_SR_COMMON</td>
<td>
</td></tr>
<tr style="background: #A1D5E7;">
<td>3.</td>
<td>EXTMEM_CORE0</td>
<td>VIDEO_M3_CODE</td>
<td>
</td></tr>
<tr style="background: #B4FAB4;">
<td>4.</td>
<td>PRIVATE_CORE0_DATA</td>
<td>VIDEO_M3_DATA</td>
<td>The new section VIDEO_M3_INT_HEAP_CACHED also forked from this section
</td></tr>
<tr style="background: #A1D5E7;">
<td>5.</td>
<td>EXTMEM_CORE1</td>
<td>VPSS_M3_CODE</td>
<td>
</td></tr>
<tr style="background: #B4FAB4;">
<td>6.</td>
<td>PRIVATE_CORE1_DATA</td>
<td>VPSS_M3_DATA</td>
<td>The new section VIDEO_M3_INT_HEAP_CACHED also forked from this section
</td></tr>
<tr style="background: #A1D5E7;">
<td>7.</td>
<td>SHARED_CTRL_DUCATI_ONLY_ACCESS</td>
<td>IPC_SR_VIDEO_M3_VPSS_M3</td>
<td>Dynamically configurable from firmware_loader
</td></tr>
<tr style="background: #B4FAB4;">
<td>8.</td>
<td>SHARED_DATA</td>
<td>removed</td>
<td>
</td></tr>
<tr style="background: #A1D5E7;">
<td>9.</td>
<td>EVENT_LIST_CORE0</td>
<td>VIDEO_M3_EVENT_BUFFER</td>
<td>
</td></tr>
<tr style="background: #B4FAB4;">
<td>10.</td>
<td>EVENT_LIST_CORE1</td>
<td>VPSS_M3_EVENT_BUFFER</td>
<td>
</td></tr>
<tr style="background: #A1D5E7;">
<td>11.</td>
<td>HDVPSS_DESCRIPTOR_NON_CACHED</td>
<td>HDVPSS_DESC</td>
<td>
</td></tr>
<tr style="background: #B4FAB4;">
<td>12.</td>
<td>not exists</td>
<td>HDVPSS_NOTIFY_MEM</td>
<td>With the usage of Notify in kernel this needs to be defined.
</td></tr>
<tr style="background: #A1D5E7;">
<td>13.</td>
<td>LOGGERSM</td>
<td>Remain Same</td>
<td>
</td></tr>
<tr style="background: #B4FAB4;">
<td>14.</td>
<td>FQMEM_BUFFERS_NON_CACHED</td>
<td>IPC_SR_FRAME_BUFFERS</td>
<td>Dynamically configurable from firmware_loader
</td></tr>
<tr style="background: #A1D5E7;">
<td>15.</td>
<td>Not exists</td>
<td>MEMCFG_SPACE</td>
<td>Region to pass dynamically configurable memory section info to slaves from firmware_loader.
</td></tr>
<tr style="background: #B4FAB4;">
<td>16.</td>
<td>Not Exists</td>
<td>VIDEO_M3_INT_HEAP_CACHED</td>
<td>Refer memory section PRIVATE_CORE0_DATA
</td></tr>
<tr style="background: #A1D5E7;">
<td>15.</td>
<td>Not Exists</td>
<td>VIDEO_M3_INT_HEAP_CACHED</td>
<td>Refer memory section PRIVATE_CORE1_DATA
</td></tr>
<tr style="background: #B4FAB4;">
<td>17.</td>
<td>FBDEV_V4L2_Mem</td>
<td>HDVPSS_V4L2_FBDEF_MEM</td>
<td>
</td></tr>
</tbody></table>
<h2><span class="mw-headline" id="Additional_References">Additional References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit&amp;section=34" title="Edit section: Additional References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ol><li><a rel="nofollow" class="external text" href="http://ptgmedia.pearsoncmg.com/images/0131453483/downloads/gorman_book.pdf">Understanding the Linux Virtual Memory Manager</a></li></ol>
<h2><span class="mw-headline" id="Download_the_Latest_EZSDK">Download the Latest EZSDK</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Template:EZSDK_Download&amp;action=edit&amp;section=T-1" title="Edit section: ">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The latest EZSDK is available for download from <a rel="nofollow" class="external free" href="http://software-dl.ti.com/dsps/dsps_public_sw/ezsdk/latest/index_FDS.html">http://software-dl.ti.com/dsps/dsps_public_sw/ezsdk/latest/index_FDS.html</a>. 
</p><p>The current version is <b>5.05.02.00</b>. The supported platforms are <a rel="nofollow" class="external text" href="http://www.ti.com/tool/tmdxevm8168">DM816x</a> and <a rel="nofollow" class="external text" href="http://www.ti.com/tool/tmdxevm8148">DM814x</a>.
</p>
<table width="100%" cellspacing="5" cellpadding="0">
<tbody><tr>
<td colspan="3" width="100%" style="background: #9bb071; border: 1px solid #000000; padding: 5px; margin: 3px; font-weight:bold;text-align:center;font-size:120%;color:#f7f6f5">EZSDK Support
</td></tr>
<tr>
<td valign="top" width="100%" style="border: 1px solid #000000">
<div>
<table>
<tbody><tr>
<td>DM816x E2E Support Forum
</td>
<td><a rel="nofollow" class="external free" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/f/717.aspx">http://e2e.ti.com/support/dsp/davinci_digital_media_processors/f/717.aspx</a>
</td></tr>
<tr>
<td>DM814x E2E Support Forum
</td>
<td><a rel="nofollow" class="external free" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/f/716.aspx">http://e2e.ti.com/support/dsp/davinci_digital_media_processors/f/716.aspx</a>
</td></tr>
<tr>
<td>Linux E2E Support Forum
</td>
<td><a rel="nofollow" class="external free" href="http://e2e.ti.com/support/embedded/linux/default.aspx">http://e2e.ti.com/support/embedded/linux/default.aspx</a>
</td></tr>
<tr>
<td>BIOS E2E Support Forum
</td>
<td><a rel="nofollow" class="external free" href="http://e2e.ti.com/support/embedded/bios/default.aspx">http://e2e.ti.com/support/embedded/bios/default.aspx</a>
</td></tr></tbody></table>
</div>
</td></tr></tbody></table>

<!-- 
NewPP limit report
Cached time: 20201130074025
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.110 seconds
Real time usage: 0.116 seconds
Preprocessor visited node count: 177/1000000
Preprocessor generated node count: 246/1000000
Postexpand include size: 1054/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip postexpand size: 229/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    2.664      1 -total
 49.81%    1.327      1 Template:EZSDK_Download
 45.69%    1.217      1 Template:EZSDK_Forum_Support
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:12447-0!canonical and timestamp 20201130074025 and revision id 127545
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>EZSDK Memory Map</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>EZSDK Memory Map</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>EZSDK Memory Map</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>EZSDK Memory Map</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>EZSDK Memory Map</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>EZSDK Memory Map</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>EZSDK Memory Map</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>EZSDK Memory Map</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>EZSDK Memory Map</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;oldid=127545">https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;oldid=127545</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="Category_DaVinci_Memorymaps.html" title="Category:DaVinci Memorymaps">DaVinci Memorymaps</a></li><li><a href="Category_DM816x.html" title="Category:DM816x">DM816x</a></li><li><a href="Category_DM814x.html" title="Category:DM814x">DM814x</a></li><li><a href="Category_EZSDK.html" title="Category:EZSDK">EZSDK</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=EZSDK+Memory+Map" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="EZSDK_Memory_Map.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk"><span><a href="Talk_EZSDK_Memory_Map.html" rel="discussion" title="Discussion about the content page [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="EZSDK_Memory_Map.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/EZSDK_Memory_Map.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/EZSDK_Memory_Map.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;oldid=127545" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=EZSDK_Memory_Map&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 22 November 2012, at 06:08.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.110","walltime":"0.116","ppvisitednodes":{"value":177,"limit":1000000},"ppgeneratednodes":{"value":246,"limit":1000000},"postexpandincludesize":{"value":1054,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":229,"limit":5000000},"timingprofile":["100.00%    2.664      1 -total"," 49.81%    1.327      1 Template:EZSDK_Download"," 45.69%    1.217      1 Template:EZSDK_Forum_Support"]},"cachereport":{"timestamp":"20201130074025","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":236});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/EZSDK_Memory_Map by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 07:44:25 GMT -->
</html>
