// Seed: 2449167101
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule : SymbolIdentifier
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = (1) << 1;
  assign id_7 = id_6;
  always_ff #1 id_5 <= id_6;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
endmodule
