 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 18 23:05:59 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      9
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
Error: Current design is not defined. (UID-4)
0
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 18 23:09:22 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     16
    Unconnected ports (LINT-28)                                     8
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 18 23:11:32 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 18 23:25:54 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 18 23:28:27 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 18 23:30:15 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 18 23:31:31 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 18 23:33:55 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 18 23:35:00 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 18 23:36:32 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 18 23:58:25 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 00:00:40 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 00:01:52 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 00:02:29 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 00:03:22 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 00:06:35 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 00:14:14 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 00:16:48 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 00:18:29 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 00:20:24 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 01:25:25 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 19 01:27:55 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                              21
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rd_P_SIZE4', cell 'C184' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wr_P_SIZE4', cell 'C187' does not drive any nets. (LINT-1)
Warning: In design 'Serializer_WIDTH8', cell 'C99' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[3]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX_DATA_WIDTH8', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
