///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2017, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// ddr_ss_seq_hwioreg.h : automatically generated by Autoseq  3.4 4/28/2017 
// User Name:amareshc
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __DDR_SS_SEQ_REG_H__
#define __DDR_SS_SEQ_REG_H__

#include "seq_hwio.h"
#include "ddr_ss_seq_hwiobase.h"
#include "HALhwio.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block AHB2PHY_BROADCAST_SWMAN1
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register AHB2PHY_BROADCAST_ADDRESS_SPACE_n ////

#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_ADDR(base, n) (base+0x4*n)
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_PHYS(base, n) (base+0x4*n)
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_RMSK 0xffffffff
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_SHFT          0
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_MAXn       1023
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_INI(base, n) \
	in_dword_masked ( HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_ADDR(base, n), HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_RMSK)
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_INMI(base, n, mask) \
	in_dword_masked ( HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_ADDR(base, n), mask) 
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_OUTI(base, n, val) \
	out_dword( HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_ADDR(base, n), val)
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_ADDR(base, n), mask, val, HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_BROADCAST_SPACE_BMSK 0xffffffff
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_BROADCAST_SPACE_SHFT        0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block AHB2PHY_SWMAN
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_VERSION ////

#define HWIO_AHB2PHY_SWMAN_HW_VERSION_ADDR(x)                        (x+0x00000000)
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_PHYS(x)                        (x+0x00000000)
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_RMSK                           0x00ffffff
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_SHFT                                    0
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_IN(x)                          \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_HW_VERSION_ADDR(x), HWIO_AHB2PHY_SWMAN_HW_VERSION_RMSK)
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_INM(x, mask)                   \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_HW_VERSION_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_OUT(x, val)                    \
	out_dword( HWIO_AHB2PHY_SWMAN_HW_VERSION_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_HW_VERSION_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_HW_VERSION_MAJOR_BMSK                     0x00ff0000
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_MAJOR_SHFT                           0x10

#define HWIO_AHB2PHY_SWMAN_HW_VERSION_MINOR_BMSK                     0x0000ff00
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_MINOR_SHFT                            0x8

#define HWIO_AHB2PHY_SWMAN_HW_VERSION_STEP_BMSK                      0x000000ff
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_STEP_SHFT                             0x0

//// Register HW_INFO ////

#define HWIO_AHB2PHY_SWMAN_HW_INFO_ADDR(x)                           (x+0x00000004)
#define HWIO_AHB2PHY_SWMAN_HW_INFO_PHYS(x)                           (x+0x00000004)
#define HWIO_AHB2PHY_SWMAN_HW_INFO_RMSK                              0xffffffff
#define HWIO_AHB2PHY_SWMAN_HW_INFO_SHFT                                       0
#define HWIO_AHB2PHY_SWMAN_HW_INFO_IN(x)                             \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_HW_INFO_ADDR(x), HWIO_AHB2PHY_SWMAN_HW_INFO_RMSK)
#define HWIO_AHB2PHY_SWMAN_HW_INFO_INM(x, mask)                      \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_HW_INFO_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_HW_INFO_OUT(x, val)                       \
	out_dword( HWIO_AHB2PHY_SWMAN_HW_INFO_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_HW_INFO_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_HW_INFO_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_MAJOR_BMSK                     0xff000000
#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_MAJOR_SHFT                           0x18

#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_BRANCH_BMSK                    0x00ff0000
#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_BRANCH_SHFT                          0x10

#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_MINOR_BMSK                     0x0000ff00
#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_MINOR_SHFT                            0x8

#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_ECO_BMSK                       0x000000ff
#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_ECO_SHFT                              0x0

//// Register AHB2PHY_BROADCAST_EN_CFG_LOWER ////

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR(x)    (x+0x00000008)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_PHYS(x)    (x+0x00000008)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_RMSK       0xffffffff
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_SHFT                0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_IN(x)      \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR(x), HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_RMSK)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_INM(x, mask) \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_OUT(x, val) \
	out_dword( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_BROADCAST_EN_LOWER_BMSK 0xffffffff
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_BROADCAST_EN_LOWER_SHFT        0x0

//// Register AHB2PHY_BROADCAST_EN_CFG_UPPER ////

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR(x)    (x+0x0000000c)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_PHYS(x)    (x+0x0000000c)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_RMSK       0x3fffffff
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_SHFT                0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_IN(x)      \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR(x), HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_RMSK)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_INM(x, mask) \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_OUT(x, val) \
	out_dword( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_BROADCAST_EN_UPPER_BMSK 0x3fffffff
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_BROADCAST_EN_UPPER_SHFT        0x0

//// Register AHB2PHY_TOP_CFG ////

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_ADDR(x)                   (x+0x00000010)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_PHYS(x)                   (x+0x00000010)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_RMSK                      0x00000033
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_SHFT                               0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_IN(x)                     \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_ADDR(x), HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_RMSK)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_OUT(x, val)               \
	out_dword( HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_BMSK    0x00000030
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_SHFT           0x4
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_NO_WAIT_STATES_FVAL       0x0u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_ONE_WAIT_STATE_FVAL       0x1u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_TWO_WAIT_STATES_FVAL       0x2u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_THREE_WAIT_STATES_FVAL       0x3u

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_BMSK     0x00000003
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_SHFT            0x0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_NO_WAIT_STATES_FVAL       0x0u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_ONE_WAIT_STATE_FVAL       0x1u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_TWO_WAIT_STATES_FVAL       0x2u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_THREE_WAIT_STATES_FVAL       0x3u

//// Register AHB2PHY_DEBUG_BUS_CFG ////

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_ADDR(x)             (x+0x00000014)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_PHYS(x)             (x+0x00000014)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_RMSK                0x00000003
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_SHFT                         0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_IN(x)               \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_ADDR(x), HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_RMSK)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_OUT(x, val)         \
	out_dword( HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_BMSK  0x00000003
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_SHFT         0x0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_NONE_OUTPUT_ZERO_FVAL       0x0u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_SELECT_DEBUG_OUTPUT_ONE_FVAL       0x1u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_SELECT_DEBUG_OUTPUT_TWO_FVAL       0x2u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_SELECT_DEBUG_OUTPUT_THREE_FVAL       0x3u


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DDR_SS
///////////////////////////////////////////////////////////////////////////////////////////////


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DDR_SS_REGS
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_VERSION ////

#define HWIO_DDR_SS_REGS_HW_VERSION_ADDR(x)                          (x+0x00000000)
#define HWIO_DDR_SS_REGS_HW_VERSION_PHYS(x)                          (x+0x00000000)
#define HWIO_DDR_SS_REGS_HW_VERSION_RMSK                             0xffffffff
#define HWIO_DDR_SS_REGS_HW_VERSION_SHFT                                      0
#define HWIO_DDR_SS_REGS_HW_VERSION_IN(x)                            \
	in_dword_masked ( HWIO_DDR_SS_REGS_HW_VERSION_ADDR(x), HWIO_DDR_SS_REGS_HW_VERSION_RMSK)
#define HWIO_DDR_SS_REGS_HW_VERSION_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_SS_REGS_HW_VERSION_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_HW_VERSION_OUT(x, val)                      \
	out_dword( HWIO_DDR_SS_REGS_HW_VERSION_ADDR(x), val)
#define HWIO_DDR_SS_REGS_HW_VERSION_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_HW_VERSION_ADDR(x), mask, val, HWIO_DDR_SS_REGS_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_HW_VERSION_MAJOR_BMSK                       0xff000000
#define HWIO_DDR_SS_REGS_HW_VERSION_MAJOR_SHFT                             0x18

#define HWIO_DDR_SS_REGS_HW_VERSION_MAJOR1_BMSK                      0x00ff0000
#define HWIO_DDR_SS_REGS_HW_VERSION_MAJOR1_SHFT                            0x10

#define HWIO_DDR_SS_REGS_HW_VERSION_MINOR_BMSK                       0x0000ff00
#define HWIO_DDR_SS_REGS_HW_VERSION_MINOR_SHFT                              0x8

#define HWIO_DDR_SS_REGS_HW_VERSION_STEP_BMSK                        0x000000ff
#define HWIO_DDR_SS_REGS_HW_VERSION_STEP_SHFT                               0x0

//// Register RESET_CTRL ////

#define HWIO_DDR_SS_REGS_RESET_CTRL_ADDR(x)                          (x+0x00000004)
#define HWIO_DDR_SS_REGS_RESET_CTRL_PHYS(x)                          (x+0x00000004)
#define HWIO_DDR_SS_REGS_RESET_CTRL_RMSK                             0x0000ffff
#define HWIO_DDR_SS_REGS_RESET_CTRL_SHFT                                      0
#define HWIO_DDR_SS_REGS_RESET_CTRL_IN(x)                            \
	in_dword_masked ( HWIO_DDR_SS_REGS_RESET_CTRL_ADDR(x), HWIO_DDR_SS_REGS_RESET_CTRL_RMSK)
#define HWIO_DDR_SS_REGS_RESET_CTRL_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_SS_REGS_RESET_CTRL_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_RESET_CTRL_OUT(x, val)                      \
	out_dword( HWIO_DDR_SS_REGS_RESET_CTRL_ADDR(x), val)
#define HWIO_DDR_SS_REGS_RESET_CTRL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_RESET_CTRL_ADDR(x), mask, val, HWIO_DDR_SS_REGS_RESET_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_RESET_CTRL_SPARE_REG0_BMSK                  0x0000fffe
#define HWIO_DDR_SS_REGS_RESET_CTRL_SPARE_REG0_SHFT                         0x1

#define HWIO_DDR_SS_REGS_RESET_CTRL_RESET_MASK_BMSK                  0x00000001
#define HWIO_DDR_SS_REGS_RESET_CTRL_RESET_MASK_SHFT                         0x0
#define HWIO_DDR_SS_REGS_RESET_CTRL_RESET_MASK_UNMASK_RESET_FVAL           0x0u
#define HWIO_DDR_SS_REGS_RESET_CTRL_RESET_MASK_MASK_RESET_FVAL             0x1u

//// Register RESET_CMD ////

#define HWIO_DDR_SS_REGS_RESET_CMD_ADDR(x)                           (x+0x00000008)
#define HWIO_DDR_SS_REGS_RESET_CMD_PHYS(x)                           (x+0x00000008)
#define HWIO_DDR_SS_REGS_RESET_CMD_RMSK                              0x0000ffff
#define HWIO_DDR_SS_REGS_RESET_CMD_SHFT                                       0
#define HWIO_DDR_SS_REGS_RESET_CMD_IN(x)                             \
	in_dword_masked ( HWIO_DDR_SS_REGS_RESET_CMD_ADDR(x), HWIO_DDR_SS_REGS_RESET_CMD_RMSK)
#define HWIO_DDR_SS_REGS_RESET_CMD_INM(x, mask)                      \
	in_dword_masked ( HWIO_DDR_SS_REGS_RESET_CMD_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_RESET_CMD_OUT(x, val)                       \
	out_dword( HWIO_DDR_SS_REGS_RESET_CMD_ADDR(x), val)
#define HWIO_DDR_SS_REGS_RESET_CMD_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_RESET_CMD_ADDR(x), mask, val, HWIO_DDR_SS_REGS_RESET_CMD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_RESET_CMD_SPARE_REG1_BMSK                   0x0000fffe
#define HWIO_DDR_SS_REGS_RESET_CMD_SPARE_REG1_SHFT                          0x1

#define HWIO_DDR_SS_REGS_RESET_CMD_RESET_N_BMSK                      0x00000001
#define HWIO_DDR_SS_REGS_RESET_CMD_RESET_N_SHFT                             0x0
#define HWIO_DDR_SS_REGS_RESET_CMD_RESET_N_RESET_ENABLED_FVAL              0x0u
#define HWIO_DDR_SS_REGS_RESET_CMD_RESET_N_RESET_DISABLED_FVAL             0x1u

//// Register DDRSS_SEL ////

#define HWIO_DDR_SS_REGS_DDRSS_SEL_ADDR(x)                           (x+0x0000000c)
#define HWIO_DDR_SS_REGS_DDRSS_SEL_PHYS(x)                           (x+0x0000000c)
#define HWIO_DDR_SS_REGS_DDRSS_SEL_RMSK                              0x00007fff
#define HWIO_DDR_SS_REGS_DDRSS_SEL_SHFT                                       0
#define HWIO_DDR_SS_REGS_DDRSS_SEL_IN(x)                             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_SEL_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_SEL_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_SEL_INM(x, mask)                      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_SEL_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_SEL_OUT(x, val)                       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_SEL_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_SEL_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_SEL_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_SEL_DDRSS_DEBUG_BUS_SEL_BMSK          0x00007c00
#define HWIO_DDR_SS_REGS_DDRSS_SEL_DDRSS_DEBUG_BUS_SEL_SHFT                 0xa

#define HWIO_DDR_SS_REGS_DDRSS_SEL_DDRSS_BIST_CH_SEL_BMSK            0x00000200
#define HWIO_DDR_SS_REGS_DDRSS_SEL_DDRSS_BIST_CH_SEL_SHFT                   0x9

#define HWIO_DDR_SS_REGS_DDRSS_SEL_RSV_SEL_BMSK                      0x00000100
#define HWIO_DDR_SS_REGS_DDRSS_SEL_RSV_SEL_SHFT                             0x8

#define HWIO_DDR_SS_REGS_DDRSS_SEL_PHY_DEBUG_BUS_SEL_BMSK            0x000000c0
#define HWIO_DDR_SS_REGS_DDRSS_SEL_PHY_DEBUG_BUS_SEL_SHFT                   0x6

#define HWIO_DDR_SS_REGS_DDRSS_SEL_PHY_TESTSE_CH23_SEL_BMSK          0x00000030
#define HWIO_DDR_SS_REGS_DDRSS_SEL_PHY_TESTSE_CH23_SEL_SHFT                 0x4

#define HWIO_DDR_SS_REGS_DDRSS_SEL_PHY_TESTSE_CH01_SEL_BMSK          0x0000000c
#define HWIO_DDR_SS_REGS_DDRSS_SEL_PHY_TESTSE_CH01_SEL_SHFT                 0x2

#define HWIO_DDR_SS_REGS_DDRSS_SEL_PHY_BIST_SEL_BMSK                 0x00000003
#define HWIO_DDR_SS_REGS_DDRSS_SEL_PHY_BIST_SEL_SHFT                        0x0

//// Register LLCC_BROADCAST ////

#define HWIO_DDR_SS_REGS_LLCC_BROADCAST_ADDR(x)                      (x+0x00000010)
#define HWIO_DDR_SS_REGS_LLCC_BROADCAST_PHYS(x)                      (x+0x00000010)
#define HWIO_DDR_SS_REGS_LLCC_BROADCAST_RMSK                         0xc000000f
#define HWIO_DDR_SS_REGS_LLCC_BROADCAST_SHFT                                  0
#define HWIO_DDR_SS_REGS_LLCC_BROADCAST_IN(x)                        \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC_BROADCAST_ADDR(x), HWIO_DDR_SS_REGS_LLCC_BROADCAST_RMSK)
#define HWIO_DDR_SS_REGS_LLCC_BROADCAST_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC_BROADCAST_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLCC_BROADCAST_OUT(x, val)                  \
	out_dword( HWIO_DDR_SS_REGS_LLCC_BROADCAST_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLCC_BROADCAST_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLCC_BROADCAST_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLCC_BROADCAST_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLCC_BROADCAST_LLCC_OR_RDATA_BMSK           0x80000000
#define HWIO_DDR_SS_REGS_LLCC_BROADCAST_LLCC_OR_RDATA_SHFT                 0x1f

#define HWIO_DDR_SS_REGS_LLCC_BROADCAST_LLCC_AND_RDATA_BMSK          0x40000000
#define HWIO_DDR_SS_REGS_LLCC_BROADCAST_LLCC_AND_RDATA_SHFT                0x1e

#define HWIO_DDR_SS_REGS_LLCC_BROADCAST_LLCC_BROADCAST_EN_BMSK       0x0000000f
#define HWIO_DDR_SS_REGS_LLCC_BROADCAST_LLCC_BROADCAST_EN_SHFT              0x0

//// Register MC_BROADCAST ////

#define HWIO_DDR_SS_REGS_MC_BROADCAST_ADDR(x)                        (x+0x00000014)
#define HWIO_DDR_SS_REGS_MC_BROADCAST_PHYS(x)                        (x+0x00000014)
#define HWIO_DDR_SS_REGS_MC_BROADCAST_RMSK                           0xc000000f
#define HWIO_DDR_SS_REGS_MC_BROADCAST_SHFT                                    0
#define HWIO_DDR_SS_REGS_MC_BROADCAST_IN(x)                          \
	in_dword_masked ( HWIO_DDR_SS_REGS_MC_BROADCAST_ADDR(x), HWIO_DDR_SS_REGS_MC_BROADCAST_RMSK)
#define HWIO_DDR_SS_REGS_MC_BROADCAST_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_SS_REGS_MC_BROADCAST_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_MC_BROADCAST_OUT(x, val)                    \
	out_dword( HWIO_DDR_SS_REGS_MC_BROADCAST_ADDR(x), val)
#define HWIO_DDR_SS_REGS_MC_BROADCAST_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_MC_BROADCAST_ADDR(x), mask, val, HWIO_DDR_SS_REGS_MC_BROADCAST_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_MC_BROADCAST_MC_OR_RDATA_BMSK               0x80000000
#define HWIO_DDR_SS_REGS_MC_BROADCAST_MC_OR_RDATA_SHFT                     0x1f

#define HWIO_DDR_SS_REGS_MC_BROADCAST_MC_AND_RDATA_BMSK              0x40000000
#define HWIO_DDR_SS_REGS_MC_BROADCAST_MC_AND_RDATA_SHFT                    0x1e

#define HWIO_DDR_SS_REGS_MC_BROADCAST_MC_BROADCAST_EN_BMSK           0x0000000f
#define HWIO_DDR_SS_REGS_MC_BROADCAST_MC_BROADCAST_EN_SHFT                  0x0

//// Register MCCC_BROADCAST ////

#define HWIO_DDR_SS_REGS_MCCC_BROADCAST_ADDR(x)                      (x+0x00000018)
#define HWIO_DDR_SS_REGS_MCCC_BROADCAST_PHYS(x)                      (x+0x00000018)
#define HWIO_DDR_SS_REGS_MCCC_BROADCAST_RMSK                         0xc000000f
#define HWIO_DDR_SS_REGS_MCCC_BROADCAST_SHFT                                  0
#define HWIO_DDR_SS_REGS_MCCC_BROADCAST_IN(x)                        \
	in_dword_masked ( HWIO_DDR_SS_REGS_MCCC_BROADCAST_ADDR(x), HWIO_DDR_SS_REGS_MCCC_BROADCAST_RMSK)
#define HWIO_DDR_SS_REGS_MCCC_BROADCAST_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_SS_REGS_MCCC_BROADCAST_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_MCCC_BROADCAST_OUT(x, val)                  \
	out_dword( HWIO_DDR_SS_REGS_MCCC_BROADCAST_ADDR(x), val)
#define HWIO_DDR_SS_REGS_MCCC_BROADCAST_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_MCCC_BROADCAST_ADDR(x), mask, val, HWIO_DDR_SS_REGS_MCCC_BROADCAST_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_MCCC_BROADCAST_MCCC_OR_RDATA_BMSK           0x80000000
#define HWIO_DDR_SS_REGS_MCCC_BROADCAST_MCCC_OR_RDATA_SHFT                 0x1f

#define HWIO_DDR_SS_REGS_MCCC_BROADCAST_MCCC_AND_RDATA_BMSK          0x40000000
#define HWIO_DDR_SS_REGS_MCCC_BROADCAST_MCCC_AND_RDATA_SHFT                0x1e

#define HWIO_DDR_SS_REGS_MCCC_BROADCAST_MCCC_BROADCAST_EN_BMSK       0x0000000f
#define HWIO_DDR_SS_REGS_MCCC_BROADCAST_MCCC_BROADCAST_EN_SHFT              0x0

//// Register AHB2PHY_BROADCAST ////

#define HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_ADDR(x)                   (x+0x0000001c)
#define HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_PHYS(x)                   (x+0x0000001c)
#define HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_RMSK                      0x4000000f
#define HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_SHFT                               0
#define HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_IN(x)                     \
	in_dword_masked ( HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_ADDR(x), HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_RMSK)
#define HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_OUT(x, val)               \
	out_dword( HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_ADDR(x), val)
#define HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_ADDR(x), mask, val, HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_AHB2PHY_AND_RDATA_BMSK    0x40000000
#define HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_AHB2PHY_AND_RDATA_SHFT          0x1e

#define HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_AHB2PHY_BROADCAST_EN_BMSK 0x0000000f
#define HWIO_DDR_SS_REGS_AHB2PHY_BROADCAST_AHB2PHY_BROADCAST_EN_SHFT        0x0

//// Register APPS_INTERRUPT0_MASK ////

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_ADDR(x)                (x+0x00000020)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_PHYS(x)                (x+0x00000020)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_RMSK                   0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_SHFT                            0
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_IN(x)                  \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_ADDR(x), HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_RMSK)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_OUT(x, val)            \
	out_dword( HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_ADDR(x), val)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_ADDR(x), mask, val, HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_APPS_INTERRUPT0_MASK_BMSK 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_MASK_APPS_INTERRUPT0_MASK_SHFT        0x0

//// Register APPS_INTERRUPT0_STATUS ////

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_ADDR(x)              (x+0x00000024)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_PHYS(x)              (x+0x00000024)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_RMSK                 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_SHFT                          0
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_IN(x)                \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_ADDR(x), HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_RMSK)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_OUT(x, val)          \
	out_dword( HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_ADDR(x), val)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_ADDR(x), mask, val, HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_APPS_INTERRUPT0_STATUS_BMSK 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT0_STATUS_APPS_INTERRUPT0_STATUS_SHFT        0x0

//// Register APPS_INTERRUPT1_MASK ////

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_ADDR(x)                (x+0x00000028)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_PHYS(x)                (x+0x00000028)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_RMSK                   0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_SHFT                            0
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_IN(x)                  \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_ADDR(x), HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_RMSK)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_OUT(x, val)            \
	out_dword( HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_ADDR(x), val)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_ADDR(x), mask, val, HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_APPS_INTERRUPT1_MASK_BMSK 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_MASK_APPS_INTERRUPT1_MASK_SHFT        0x0

//// Register APPS_INTERRUPT1_STATUS ////

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_ADDR(x)              (x+0x0000002c)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_PHYS(x)              (x+0x0000002c)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_RMSK                 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_SHFT                          0
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_IN(x)                \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_ADDR(x), HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_RMSK)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_OUT(x, val)          \
	out_dword( HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_ADDR(x), val)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_ADDR(x), mask, val, HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_APPS_INTERRUPT1_STATUS_BMSK 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT1_STATUS_APPS_INTERRUPT1_STATUS_SHFT        0x0

//// Register APPS_INTERRUPT2_MASK ////

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_ADDR(x)                (x+0x00000030)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_PHYS(x)                (x+0x00000030)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_RMSK                   0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_SHFT                            0
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_IN(x)                  \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_ADDR(x), HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_RMSK)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_OUT(x, val)            \
	out_dword( HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_ADDR(x), val)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_ADDR(x), mask, val, HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_APPS_INTERRUPT2_MASK_BMSK 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_MASK_APPS_INTERRUPT2_MASK_SHFT        0x0

//// Register APPS_INTERRUPT2_STATUS ////

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_ADDR(x)              (x+0x00000034)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_PHYS(x)              (x+0x00000034)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_RMSK                 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_SHFT                          0
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_IN(x)                \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_ADDR(x), HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_RMSK)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_OUT(x, val)          \
	out_dword( HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_ADDR(x), val)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_ADDR(x), mask, val, HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_APPS_INTERRUPT2_STATUS_BMSK 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT2_STATUS_APPS_INTERRUPT2_STATUS_SHFT        0x0

//// Register APPS_INTERRUPT3_MASK ////

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_ADDR(x)                (x+0x00000038)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_PHYS(x)                (x+0x00000038)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_RMSK                   0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_SHFT                            0
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_IN(x)                  \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_ADDR(x), HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_RMSK)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_OUT(x, val)            \
	out_dword( HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_ADDR(x), val)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_ADDR(x), mask, val, HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_APPS_INTERRUPT3_MASK_BMSK 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_MASK_APPS_INTERRUPT3_MASK_SHFT        0x0

//// Register APPS_INTERRUPT3_STATUS ////

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_ADDR(x)              (x+0x0000003c)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_PHYS(x)              (x+0x0000003c)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_RMSK                 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_SHFT                          0
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_IN(x)                \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_ADDR(x), HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_RMSK)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_OUT(x, val)          \
	out_dword( HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_ADDR(x), val)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_ADDR(x), mask, val, HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_APPS_INTERRUPT3_STATUS_BMSK 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT3_STATUS_APPS_INTERRUPT3_STATUS_SHFT        0x0

//// Register APPS_INTERRUPT4_MASK ////

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_ADDR(x)                (x+0x00000040)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_PHYS(x)                (x+0x00000040)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_RMSK                   0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_SHFT                            0
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_IN(x)                  \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_ADDR(x), HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_RMSK)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_OUT(x, val)            \
	out_dword( HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_ADDR(x), val)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_ADDR(x), mask, val, HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_APPS_INTERRUPT4_MASK_BMSK 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_MASK_APPS_INTERRUPT4_MASK_SHFT        0x0

//// Register APPS_INTERRUPT4_STATUS ////

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_ADDR(x)              (x+0x00000044)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_PHYS(x)              (x+0x00000044)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_RMSK                 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_SHFT                          0
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_IN(x)                \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_ADDR(x), HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_RMSK)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_OUT(x, val)          \
	out_dword( HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_ADDR(x), val)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_ADDR(x), mask, val, HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_APPS_INTERRUPT4_STATUS_BMSK 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT4_STATUS_APPS_INTERRUPT4_STATUS_SHFT        0x0

//// Register APPS_INTERRUPT5_MASK ////

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_ADDR(x)                (x+0x00000048)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_PHYS(x)                (x+0x00000048)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_RMSK                   0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_SHFT                            0
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_IN(x)                  \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_ADDR(x), HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_RMSK)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_OUT(x, val)            \
	out_dword( HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_ADDR(x), val)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_ADDR(x), mask, val, HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_APPS_INTERRUPT5_MASK_BMSK 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_MASK_APPS_INTERRUPT5_MASK_SHFT        0x0

//// Register APPS_INTERRUPT5_STATUS ////

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_ADDR(x)              (x+0x0000004c)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_PHYS(x)              (x+0x0000004c)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_RMSK                 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_SHFT                          0
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_IN(x)                \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_ADDR(x), HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_RMSK)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_OUT(x, val)          \
	out_dword( HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_ADDR(x), val)
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_ADDR(x), mask, val, HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_APPS_INTERRUPT5_STATUS_BMSK 0xffffffff
#define HWIO_DDR_SS_REGS_APPS_INTERRUPT5_STATUS_APPS_INTERRUPT5_STATUS_SHFT        0x0

//// Register AOP_INTERRUPT_MASK ////

#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_ADDR(x)                  (x+0x00000050)
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_PHYS(x)                  (x+0x00000050)
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_RMSK                     0xffffffff
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_SHFT                              0
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_IN(x)                    \
	in_dword_masked ( HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_ADDR(x), HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_RMSK)
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_OUT(x, val)              \
	out_dword( HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_ADDR(x), val)
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_ADDR(x), mask, val, HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_AOP_INTERRUPT_MASK_BMSK  0xffffffff
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_MASK_AOP_INTERRUPT_MASK_SHFT         0x0

//// Register AOP_INTERRUPT_STATUS ////

#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_ADDR(x)                (x+0x00000054)
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_PHYS(x)                (x+0x00000054)
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_RMSK                   0xffffffff
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_SHFT                            0
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_IN(x)                  \
	in_dword_masked ( HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_ADDR(x), HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_RMSK)
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_OUT(x, val)            \
	out_dword( HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_AOP_INTERRUPT_STATUS_BMSK 0xffffffff
#define HWIO_DDR_SS_REGS_AOP_INTERRUPT_STATUS_AOP_INTERRUPT_STATUS_SHFT        0x0

//// Register SHRM_INTERRUPT_MASK ////

#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_ADDR(x)                 (x+0x00000058)
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_PHYS(x)                 (x+0x00000058)
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_RMSK                    0x3fffffff
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_SHFT                             0
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_IN(x)                   \
	in_dword_masked ( HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_ADDR(x), HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_RMSK)
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_OUT(x, val)             \
	out_dword( HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_ADDR(x), val)
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_ADDR(x), mask, val, HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_SHRM_INTERRUPT_MASK_BMSK 0x3fffffff
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_MASK_SHRM_INTERRUPT_MASK_SHFT        0x0

//// Register SHRM_INTERRUPT_STATUS ////

#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_ADDR(x)               (x+0x0000005c)
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_PHYS(x)               (x+0x0000005c)
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_RMSK                  0x3fffffff
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_SHFT                           0
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_IN(x)                 \
	in_dword_masked ( HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_ADDR(x), HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_RMSK)
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_OUT(x, val)           \
	out_dword( HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_SHRM_INTERRUPT_STATUS_BMSK 0x3fffffff
#define HWIO_DDR_SS_REGS_SHRM_INTERRUPT_STATUS_SHRM_INTERRUPT_STATUS_SHFT        0x0

//// Register RSI_PERIOD_BUS_CTRL ////

#define HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_ADDR(x)                 (x+0x00000060)
#define HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_PHYS(x)                 (x+0x00000060)
#define HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_RMSK                    0x0000ffff
#define HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_SHFT                             0
#define HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_IN(x)                   \
	in_dword_masked ( HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_ADDR(x), HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_RMSK)
#define HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_OUT(x, val)             \
	out_dword( HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_ADDR(x), val)
#define HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_ADDR(x), mask, val, HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_PERIOD_EN_CTRL_BMSK     0x0000ffff
#define HWIO_DDR_SS_REGS_RSI_PERIOD_BUS_CTRL_PERIOD_EN_CTRL_SHFT            0x0

//// Register DT_AGG_REQ_CFG_n ////

#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_ADDR(base, n)              (base+0x64+0x4*n)
#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_PHYS(base, n)              (base+0x64+0x4*n)
#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_RMSK                       0x00000f73
#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_SHFT                                0
#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_MAXn                                3
#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_INI(base, n)               \
	in_dword_masked ( HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_ADDR(base, n), HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_RMSK)
#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_ADDR(base, n), mask) 
#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_OUTI(base, n, val)         \
	out_dword( HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_ADDR(base, n), val)
#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_ADDR(base, n), mask, val, HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_DT_REQ_ACK_BCAST_BMSK      0x00000f00
#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_DT_REQ_ACK_BCAST_SHFT             0x8

#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_DT_REQ_PRIORITY_BMSK       0x00000070
#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_DT_REQ_PRIORITY_SHFT              0x4

#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_DT_REQ_URGENCY_DISABLE_BMSK 0x00000002
#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_DT_REQ_URGENCY_DISABLE_SHFT        0x1

#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_DT_REQ_DISABLE_BMSK        0x00000001
#define HWIO_DDR_SS_REGS_DT_AGG_REQ_CFG_n_DT_REQ_DISABLE_SHFT               0x0

//// Register DT_AGG_CGC_CFG ////

#define HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_ADDR(x)                      (x+0x00000074)
#define HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_PHYS(x)                      (x+0x00000074)
#define HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_RMSK                         0x00000001
#define HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_SHFT                                  0
#define HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_IN(x)                        \
	in_dword_masked ( HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_ADDR(x), HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_RMSK)
#define HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_OUT(x, val)                  \
	out_dword( HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_CLK_EN_BMSK                  0x00000001
#define HWIO_DDR_SS_REGS_DT_AGG_CGC_CFG_CLK_EN_SHFT                         0x0

//// Register DT_AGG_DBG_CFG ////

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_ADDR(x)                      (x+0x00000078)
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_PHYS(x)                      (x+0x00000078)
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_RMSK                         0x000000f1
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_SHFT                                  0
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_IN(x)                        \
	in_dword_masked ( HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_ADDR(x), HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_RMSK)
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_OUT(x, val)                  \
	out_dword( HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_DEBUG_SPARE_BMSK             0x000000f0
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_DEBUG_SPARE_SHFT                    0x4

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_DEBUG_MODE_BMSK              0x00000001
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CFG_DEBUG_MODE_SHFT                     0x0

//// Register DT_AGG_DBG_CTL ////

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_ADDR(x)                      (x+0x0000007c)
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_PHYS(x)                      (x+0x0000007c)
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_RMSK                         0x00000003
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_SHFT                                  0
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_ADDR(x), HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_RMSK)
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_OUT(x, val)                  \
	out_dword( HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_ABORT_BMSK                   0x00000002
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_ABORT_SHFT                          0x1

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_SINGLE_STEP_BMSK             0x00000001
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_CTL_SINGLE_STEP_SHFT                    0x0

//// Register DT_AGG_DBG_INFO ////

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_ADDR(x)                     (x+0x00000080)
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_PHYS(x)                     (x+0x00000080)
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_RMSK                        0xffffffff
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_SHFT                                 0
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_IN(x)                       \
	in_dword_masked ( HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_ADDR(x), HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_RMSK)
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_OUT(x, val)                 \
	out_dword( HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DOWNTIME_REQ_GRANT_BMSK     0xf0000000
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DOWNTIME_REQ_GRANT_SHFT           0x1c

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DOWNTIME_REQ_MAX_PRI_BMSK   0x0f000000
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DOWNTIME_REQ_MAX_PRI_SHFT         0x18

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DOWNTIME_REQ_IN_BMSK        0x00f00000
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DOWNTIME_REQ_IN_SHFT              0x14

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DOWNTIME_ACK_OUT_BMSK       0x000f0000
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DOWNTIME_ACK_OUT_SHFT             0x10

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DOWNTIME_URGENCY_IN_BMSK    0x0000f000
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DOWNTIME_URGENCY_IN_SHFT           0xc

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DSAT_REQ_OUT_BMSK           0x00000800
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DSAT_REQ_OUT_SHFT                  0xb

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DSAT_URGENCY_OUT_BMSK       0x00000700
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DSAT_URGENCY_OUT_SHFT              0x8

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DSAT_ACK_IN_BMSK            0x00000080
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_DSAT_ACK_IN_SHFT                   0x7

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_STATE_MC_INPUTS_BMSK        0x00000070
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_STATE_MC_INPUTS_SHFT               0x4

#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_PRESENT_STATE_BMSK          0x0000000f
#define HWIO_DDR_SS_REGS_DT_AGG_DBG_INFO_PRESENT_STATE_SHFT                 0x0

//// Register DDRSS_GLOBALCNTR_SYNCH_CTRL ////

#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_ADDR(x)         (x+0x00000084)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_PHYS(x)         (x+0x00000084)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_RMSK            0x00000007
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_SHFT                     0
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_IN(x)           \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_OUT(x, val)     \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_STOP_ENA_BMSK   0x00000004
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_STOP_ENA_SHFT          0x2

#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_SET_ENA_BMSK    0x00000002
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_SET_ENA_SHFT           0x1

#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_FREEZE_BMSK     0x00000001
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_CTRL_FREEZE_SHFT            0x0

//// Register DDRSS_GLOBALCNTR_SYNCH_SET_CTRL ////

#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_ADDR(x)     (x+0x00000088)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_PHYS(x)     (x+0x00000088)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_RMSK        0xffffffff
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_SHFT                 0
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_IN(x)       \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_OUT(x, val) \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_SET_VAL_BMSK 0xffffffff
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_SET_CTRL_SET_VAL_SHFT        0x0

//// Register DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL ////

#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_ADDR(x)    (x+0x0000008c)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_PHYS(x)    (x+0x0000008c)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_RMSK       0xffffffff
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_SHFT                0
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_IN(x)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_OUT(x, val) \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_STOP_VAL_BMSK 0xffffffff
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_SYNCH_STOP_CTRL_STOP_VAL_SHFT        0x0

//// Register DDRSS_GLOBALCNTR_CURRENT ////

#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_ADDR(x)            (x+0x00000090)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_PHYS(x)            (x+0x00000090)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_RMSK               0xffffffff
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_SHFT                        0
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_IN(x)              \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_OUT(x, val)        \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_COUNTER_VAL_BMSK   0xffffffff
#define HWIO_DDR_SS_REGS_DDRSS_GLOBALCNTR_CURRENT_COUNTER_VAL_SHFT          0x0

//// Register DDRSS_CTG_SEL ////

#define HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_ADDR(x)                       (x+0x00000094)
#define HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_PHYS(x)                       (x+0x00000094)
#define HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_RMSK                          0x00000007
#define HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_SHFT                                   0
#define HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_OUT(x, val)                   \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_MDSP_CTG_SEL_BMSK             0x00000004
#define HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_MDSP_CTG_SEL_SHFT                    0x2

#define HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_GPU1_CTG_SEL_BMSK             0x00000002
#define HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_GPU1_CTG_SEL_SHFT                    0x1

#define HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_GPU0_CTG_SEL_BMSK             0x00000001
#define HWIO_DDR_SS_REGS_DDRSS_CTG_SEL_GPU0_CTG_SEL_SHFT                    0x0

//// Register FREEZE_IO_CTRL ////

#define HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_ADDR(x)                      (x+0x00000098)
#define HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_PHYS(x)                      (x+0x00000098)
#define HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_RMSK                         0x00000003
#define HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_SHFT                                  0
#define HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_ADDR(x), HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_RMSK)
#define HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_ADDR(x), val)
#define HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_ADDR(x), mask, val, HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_SW_FREEZEIO_SET_BMSK         0x00000002
#define HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_SW_FREEZEIO_SET_SHFT                0x1

#define HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_SW_FREEZEIO_RESET_BMSK       0x00000001
#define HWIO_DDR_SS_REGS_FREEZE_IO_CTRL_SW_FREEZEIO_RESET_SHFT              0x0

//// Register DDRSS_INTERRUPT_AGG_OPT ////

#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_ADDR(x)             (x+0x0000009c)
#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_PHYS(x)             (x+0x0000009c)
#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_RMSK                0x000000ff
#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_SHFT                         0
#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_IN(x)               \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_OUT(x, val)         \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_SHRM_INT_AGG_OPT_BMSK 0x00000080
#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_SHRM_INT_AGG_OPT_SHFT        0x7

#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_AOP_INT_AGG_OPT_BMSK 0x00000040
#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_AOP_INT_AGG_OPT_SHFT        0x6

#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_APPS_INT5_AGG_OPT_BMSK 0x00000020
#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_APPS_INT5_AGG_OPT_SHFT        0x5

#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_APPS_INT4_AGG_OPT_BMSK 0x00000010
#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_APPS_INT4_AGG_OPT_SHFT        0x4

#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_APPS_INT3_AGG_OPT_BMSK 0x00000008
#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_APPS_INT3_AGG_OPT_SHFT        0x3

#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_APPS_INT2_AGG_OPT_BMSK 0x00000004
#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_APPS_INT2_AGG_OPT_SHFT        0x2

#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_APPS_INT1_AGG_OPT_BMSK 0x00000002
#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_APPS_INT1_AGG_OPT_SHFT        0x1

#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_APPS_INT0_AGG_OPT_BMSK 0x00000001
#define HWIO_DDR_SS_REGS_DDRSS_INTERRUPT_AGG_OPT_APPS_INT0_AGG_OPT_SHFT        0x0

//// Register LLC_INFO_0 ////

#define HWIO_DDR_SS_REGS_LLC_INFO_0_ADDR(x)                          (x+0x000000a0)
#define HWIO_DDR_SS_REGS_LLC_INFO_0_PHYS(x)                          (x+0x000000a0)
#define HWIO_DDR_SS_REGS_LLC_INFO_0_RMSK                             0x0000ff01
#define HWIO_DDR_SS_REGS_LLC_INFO_0_SHFT                                      0
#define HWIO_DDR_SS_REGS_LLC_INFO_0_IN(x)                            \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLC_INFO_0_ADDR(x), HWIO_DDR_SS_REGS_LLC_INFO_0_RMSK)
#define HWIO_DDR_SS_REGS_LLC_INFO_0_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLC_INFO_0_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLC_INFO_0_OUT(x, val)                      \
	out_dword( HWIO_DDR_SS_REGS_LLC_INFO_0_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLC_INFO_0_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLC_INFO_0_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLC_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLC_INFO_0_LLC_NUM_CTRLRS_BMSK              0x0000ff00
#define HWIO_DDR_SS_REGS_LLC_INFO_0_LLC_NUM_CTRLRS_SHFT                     0x8

#define HWIO_DDR_SS_REGS_LLC_INFO_0_LLC_PRESENT_BMSK                 0x00000001
#define HWIO_DDR_SS_REGS_LLC_INFO_0_LLC_PRESENT_SHFT                        0x0

//// Register LLC_INFO_1 ////

#define HWIO_DDR_SS_REGS_LLC_INFO_1_ADDR(x)                          (x+0x000000a4)
#define HWIO_DDR_SS_REGS_LLC_INFO_1_PHYS(x)                          (x+0x000000a4)
#define HWIO_DDR_SS_REGS_LLC_INFO_1_RMSK                             0x00fff1ff
#define HWIO_DDR_SS_REGS_LLC_INFO_1_SHFT                                      0
#define HWIO_DDR_SS_REGS_LLC_INFO_1_IN(x)                            \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLC_INFO_1_ADDR(x), HWIO_DDR_SS_REGS_LLC_INFO_1_RMSK)
#define HWIO_DDR_SS_REGS_LLC_INFO_1_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLC_INFO_1_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLC_INFO_1_OUT(x, val)                      \
	out_dword( HWIO_DDR_SS_REGS_LLC_INFO_1_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLC_INFO_1_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLC_INFO_1_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLC_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLC_INFO_1_LLC_NUM_WAYS_BMSK                0x00ff0000
#define HWIO_DDR_SS_REGS_LLC_INFO_1_LLC_NUM_WAYS_SHFT                      0x10

#define HWIO_DDR_SS_REGS_LLC_INFO_1_LLC_NUM_GRANULES_PER_CL_BMSK     0x0000f000
#define HWIO_DDR_SS_REGS_LLC_INFO_1_LLC_NUM_GRANULES_PER_CL_SHFT            0xc

#define HWIO_DDR_SS_REGS_LLC_INFO_1_LLC_GRANULE_SUPPORT_BMSK         0x00000100
#define HWIO_DDR_SS_REGS_LLC_INFO_1_LLC_GRANULE_SUPPORT_SHFT                0x8

#define HWIO_DDR_SS_REGS_LLC_INFO_1_LLC_CL_SIZE_BMSK                 0x000000ff
#define HWIO_DDR_SS_REGS_LLC_INFO_1_LLC_CL_SIZE_SHFT                        0x0

//// Register LLC_INFO_2 ////

#define HWIO_DDR_SS_REGS_LLC_INFO_2_ADDR(x)                          (x+0x000000a8)
#define HWIO_DDR_SS_REGS_LLC_INFO_2_PHYS(x)                          (x+0x000000a8)
#define HWIO_DDR_SS_REGS_LLC_INFO_2_RMSK                             0x0000ffff
#define HWIO_DDR_SS_REGS_LLC_INFO_2_SHFT                                      0
#define HWIO_DDR_SS_REGS_LLC_INFO_2_IN(x)                            \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLC_INFO_2_ADDR(x), HWIO_DDR_SS_REGS_LLC_INFO_2_RMSK)
#define HWIO_DDR_SS_REGS_LLC_INFO_2_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLC_INFO_2_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLC_INFO_2_OUT(x, val)                      \
	out_dword( HWIO_DDR_SS_REGS_LLC_INFO_2_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLC_INFO_2_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLC_INFO_2_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLC_INFO_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLC_INFO_2_LLC_CACHE_SIZE_BMSK              0x0000ffff
#define HWIO_DDR_SS_REGS_LLC_INFO_2_LLC_CACHE_SIZE_SHFT                     0x0

//// Register LLC_INFO_3 ////

#define HWIO_DDR_SS_REGS_LLC_INFO_3_ADDR(x)                          (x+0x000000ac)
#define HWIO_DDR_SS_REGS_LLC_INFO_3_PHYS(x)                          (x+0x000000ac)
#define HWIO_DDR_SS_REGS_LLC_INFO_3_RMSK                             0x0000001f
#define HWIO_DDR_SS_REGS_LLC_INFO_3_SHFT                                      0
#define HWIO_DDR_SS_REGS_LLC_INFO_3_IN(x)                            \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLC_INFO_3_ADDR(x), HWIO_DDR_SS_REGS_LLC_INFO_3_RMSK)
#define HWIO_DDR_SS_REGS_LLC_INFO_3_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLC_INFO_3_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLC_INFO_3_OUT(x, val)                      \
	out_dword( HWIO_DDR_SS_REGS_LLC_INFO_3_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLC_INFO_3_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLC_INFO_3_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLC_INFO_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLC_INFO_3_LLC_NUM_PCBS_BMSK                0x0000001f
#define HWIO_DDR_SS_REGS_LLC_INFO_3_LLC_NUM_PCBS_SHFT                       0x0

//// Register DPCC_STATUS_0 ////

#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_ADDR(x)                       (x+0x000000b0)
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_PHYS(x)                       (x+0x000000b0)
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_RMSK                          0x80001fff
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_SHFT                                   0
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_IN(x)                         \
	in_dword_masked ( HWIO_DDR_SS_REGS_DPCC_STATUS_0_ADDR(x), HWIO_DDR_SS_REGS_DPCC_STATUS_0_RMSK)
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_SS_REGS_DPCC_STATUS_0_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_OUT(x, val)                   \
	out_dword( HWIO_DDR_SS_REGS_DPCC_STATUS_0_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DPCC_STATUS_0_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DPCC_STATUS_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_PHY_FREEZE_IO_BMSK            0x80000000
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_PHY_FREEZE_IO_SHFT                  0x1f

#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_SHRM_CLK_ON_BMSK     0x00001000
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_SHRM_CLK_ON_SHFT            0xc

#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_XO_CLK_ON_BMSK       0x00000800
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_XO_CLK_ON_SHFT              0xb

#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_SHUB_CLK_ON_BMSK     0x00000400
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_SHUB_CLK_ON_SHFT            0xa

#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_TCU_CLK_ON_BMSK      0x00000200
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_TCU_CLK_ON_SHFT             0x9

#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_SNOC_HS_CLK_ON_BMSK  0x00000100
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_SNOC_HS_CLK_ON_SHFT         0x8

#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_SNOC_GC_CLK_ON_BMSK  0x00000080
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_SNOC_GC_CLK_ON_SHFT         0x7

#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_SNOC_CLK_ON_BMSK     0x00000040
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_SNOC_CLK_ON_SHFT            0x6

#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_MNOC_SF_CLK_ON_BMSK  0x00000020
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_MNOC_SF_CLK_ON_SHFT         0x5

#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_MNOC_HF_CLK_ON_BMSK  0x00000010
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_MNOC_HF_CLK_ON_SHFT         0x4

#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_MDSP_CLK_ON_BMSK     0x00000008
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_MDSP_CLK_ON_SHFT            0x3

#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_GPU_CLK_ON_BMSK      0x00000004
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_GPU_CLK_ON_SHFT             0x2

#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_CDSP_CLK_ON_BMSK     0x00000002
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_CDSP_CLK_ON_SHFT            0x1

#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_ATB_CLK_ON_BMSK      0x00000001
#define HWIO_DDR_SS_REGS_DPCC_STATUS_0_DPCC_GCC_ATB_CLK_ON_SHFT             0x0

//// Register DPCC_STATUS_1 ////

#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_ADDR(x)                       (x+0x000000b4)
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_PHYS(x)                       (x+0x000000b4)
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_RMSK                          0x000007ff
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_SHFT                                   0
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_IN(x)                         \
	in_dword_masked ( HWIO_DDR_SS_REGS_DPCC_STATUS_1_ADDR(x), HWIO_DDR_SS_REGS_DPCC_STATUS_1_RMSK)
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_SS_REGS_DPCC_STATUS_1_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_OUT(x, val)                   \
	out_dword( HWIO_DDR_SS_REGS_DPCC_STATUS_1_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DPCC_STATUS_1_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DPCC_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_OTHER_SPARE_BMSK              0x00000400
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_OTHER_SPARE_SHFT                     0xa

#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_RET_0PIN_SPARE_BMSK           0x00000200
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_RET_0PIN_SPARE_SHFT                  0x9

#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_CLAMP_MEM_SPARE_BMSK          0x00000100
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_CLAMP_MEM_SPARE_SHFT                 0x8

#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_SHUB_GDSC_CLAMP_MEM_BMSK 0x00000080
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_SHUB_GDSC_CLAMP_MEM_SHFT        0x7

#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_SHUB_RETAIN_FF_STATE_BMSK 0x00000040
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_SHUB_RETAIN_FF_STATE_SHFT        0x6

#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_SHUB_CLAMP_BMSK          0x00000020
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_SHUB_CLAMP_SHFT                 0x5

#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_PHY_GDSC_CLAMP_MEM_BMSK  0x00000010
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_PHY_GDSC_CLAMP_MEM_SHFT         0x4

#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_PHY_RETAIN_FF_STATE_BMSK 0x00000008
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_PHY_RETAIN_FF_STATE_SHFT        0x3

#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_PHY_CLAMP_BMSK           0x00000004
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_PHY_CLAMP_SHFT                  0x2

#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_MC_RETAIN_FF_STATE_BMSK  0x00000002
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_MC_RETAIN_FF_STATE_SHFT         0x1

#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_MC_CLAMP_BMSK            0x00000001
#define HWIO_DDR_SS_REGS_DPCC_STATUS_1_DPCC_MC_CLAMP_SHFT                   0x0

//// Register POLICY_SEL ////

#define HWIO_DDR_SS_REGS_POLICY_SEL_ADDR(x)                          (x+0x000000b8)
#define HWIO_DDR_SS_REGS_POLICY_SEL_PHYS(x)                          (x+0x000000b8)
#define HWIO_DDR_SS_REGS_POLICY_SEL_RMSK                             0x0000001f
#define HWIO_DDR_SS_REGS_POLICY_SEL_SHFT                                      0
#define HWIO_DDR_SS_REGS_POLICY_SEL_IN(x)                            \
	in_dword_masked ( HWIO_DDR_SS_REGS_POLICY_SEL_ADDR(x), HWIO_DDR_SS_REGS_POLICY_SEL_RMSK)
#define HWIO_DDR_SS_REGS_POLICY_SEL_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_SS_REGS_POLICY_SEL_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_POLICY_SEL_OUT(x, val)                      \
	out_dword( HWIO_DDR_SS_REGS_POLICY_SEL_ADDR(x), val)
#define HWIO_DDR_SS_REGS_POLICY_SEL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_POLICY_SEL_ADDR(x), mask, val, HWIO_DDR_SS_REGS_POLICY_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_POLICY_SEL_QMIP_POLICY_SEL_BMSK             0x0000001c
#define HWIO_DDR_SS_REGS_POLICY_SEL_QMIP_POLICY_SEL_SHFT                    0x2

#define HWIO_DDR_SS_REGS_POLICY_SEL_SHRM_POLICY_SEL_BMSK             0x00000003
#define HWIO_DDR_SS_REGS_POLICY_SEL_SHRM_POLICY_SEL_SHFT                    0x0

//// Register LLCC_POLICY_HYSTERISIS_CTR ////

#define HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_ADDR(x)          (x+0x000000bc)
#define HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_PHYS(x)          (x+0x000000bc)
#define HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_RMSK             0x8000ffff
#define HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_SHFT                      0
#define HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_IN(x)            \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_ADDR(x), HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_RMSK)
#define HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_OUT(x, val)      \
	out_dword( HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_LLCC_POLICY_HYSTERISIS_CTR_LOAD_BMSK 0x80000000
#define HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_LLCC_POLICY_HYSTERISIS_CTR_LOAD_SHFT       0x1f

#define HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_LLCC_POLICY_HYSTERISIS_CTR_BMSK 0x0000ffff
#define HWIO_DDR_SS_REGS_LLCC_POLICY_HYSTERISIS_CTR_LLCC_POLICY_HYSTERISIS_CTR_SHFT        0x0

//// Register MEMNOC_ROOT_CLOCK_GATING_0 ////

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_ADDR(x)          (x+0x000000c0)
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_PHYS(x)          (x+0x000000c0)
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_RMSK             0x8000ffff
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_SHFT                      0
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_IN(x)            \
	in_dword_masked ( HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_ADDR(x), HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_RMSK)
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_OUT(x, val)      \
	out_dword( HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_ADDR(x), val)
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_ADDR(x), mask, val, HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_UPDATE_VAL_BMSK  0x80000000
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_UPDATE_VAL_SHFT        0x1f

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_SHUB_TRAIL_COUNT_BMSK 0x0000ff00
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_SHUB_TRAIL_COUNT_SHFT        0x8

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_SHUB_HYSTERISIS_COUNT_BMSK 0x000000ff
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_0_SHUB_HYSTERISIS_COUNT_SHFT        0x0

//// Register MEMNOC_ROOT_CLOCK_GATING_1 ////

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_ADDR(x)          (x+0x000000c4)
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_PHYS(x)          (x+0x000000c4)
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_RMSK             0xc0000077
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_SHFT                      0
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_IN(x)            \
	in_dword_masked ( HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_ADDR(x), HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_RMSK)
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_OUT(x, val)      \
	out_dword( HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_ADDR(x), val)
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_ADDR(x), mask, val, HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_HW_CLK_EN_BMSK   0x80000000
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_HW_CLK_EN_SHFT         0x1f

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_CHILD_COPY_PARENT_BMSK 0x40000000
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_CHILD_COPY_PARENT_SHFT       0x1e

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_HW_QCHANNEL_BMSK 0x00000070
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_HW_QCHANNEL_SHFT        0x4

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_BYPASS_QCHANNEL_BMSK 0x00000007
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_1_BYPASS_QCHANNEL_SHFT        0x0

//// Register MEMNOC_ROOT_CLOCK_GATING_2 ////

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_ADDR(x)          (x+0x000000c8)
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_PHYS(x)          (x+0x000000c8)
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_RMSK             0xc777ffff
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_SHFT                      0
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_IN(x)            \
	in_dword_masked ( HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_ADDR(x), HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_RMSK)
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_OUT(x, val)      \
	out_dword( HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_ADDR(x), val)
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_ADDR(x), mask, val, HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_HW_CLK_EN_STATUS_BMSK 0x80000000
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_HW_CLK_EN_STATUS_SHFT       0x1f

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_CHILD_HW_CLK_EN_STATUS_BMSK 0x40000000
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_CHILD_HW_CLK_EN_STATUS_SHFT       0x1e

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_QSTATE_STATUS_BMSK 0x07000000
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_QSTATE_STATUS_SHFT       0x18

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_HW_QACTIVE_STATUS_BMSK 0x00700000
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_HW_QACTIVE_STATUS_SHFT       0x14

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_HW_QCHANNEL_STATUS_BMSK 0x00070000
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_HW_QCHANNEL_STATUS_SHFT       0x10

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_TRAIL_COUNT_STATUS_BMSK 0x0000ff00
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_TRAIL_COUNT_STATUS_SHFT        0x8

#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_HYSTERISIS_COUNT_STATUS_BMSK 0x000000ff
#define HWIO_DDR_SS_REGS_MEMNOC_ROOT_CLOCK_GATING_2_HYSTERISIS_COUNT_STATUS_SHFT        0x0

//// Register LLCC0_ROOT_CLOCK_GATING_0 ////

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_ADDR(x)           (x+0x000000cc)
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_PHYS(x)           (x+0x000000cc)
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_RMSK              0x8000ffff
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_SHFT                       0
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_ADDR(x), HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_RMSK)
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_UPDATE_VAL_BMSK   0x80000000
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_UPDATE_VAL_SHFT         0x1f

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_SHUB_TRAIL_COUNT_BMSK 0x0000ff00
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_SHUB_TRAIL_COUNT_SHFT        0x8

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_SHUB_HYSTERISIS_COUNT_BMSK 0x000000ff
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_0_SHUB_HYSTERISIS_COUNT_SHFT        0x0

//// Register LLCC0_ROOT_CLOCK_GATING_1 ////

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_ADDR(x)           (x+0x000000d0)
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_PHYS(x)           (x+0x000000d0)
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_RMSK              0xc0000077
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_SHFT                       0
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_ADDR(x), HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_RMSK)
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_HW_CLK_EN_BMSK    0x80000000
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_HW_CLK_EN_SHFT          0x1f

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_CHILD_COPY_PARENT_BMSK 0x40000000
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_CHILD_COPY_PARENT_SHFT       0x1e

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_HW_QCHANNEL_BMSK  0x00000070
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_HW_QCHANNEL_SHFT         0x4

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_BYPASS_QCHANNEL_BMSK 0x00000007
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_1_BYPASS_QCHANNEL_SHFT        0x0

//// Register LLCC0_ROOT_CLOCK_GATING_2 ////

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_ADDR(x)           (x+0x000000d4)
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_PHYS(x)           (x+0x000000d4)
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_RMSK              0xc777ffff
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_SHFT                       0
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_ADDR(x), HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_RMSK)
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_HW_CLK_EN_STATUS_BMSK 0x80000000
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_HW_CLK_EN_STATUS_SHFT       0x1f

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_CHILD_HW_CLK_EN_STATUS_BMSK 0x40000000
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_CHILD_HW_CLK_EN_STATUS_SHFT       0x1e

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_QSTATE_STATUS_BMSK 0x07000000
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_QSTATE_STATUS_SHFT       0x18

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_HW_QACTIVE_STATUS_BMSK 0x00700000
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_HW_QACTIVE_STATUS_SHFT       0x14

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_HW_QCHANNEL_STATUS_BMSK 0x00070000
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_HW_QCHANNEL_STATUS_SHFT       0x10

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_TRAIL_COUNT_STATUS_BMSK 0x0000ff00
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_TRAIL_COUNT_STATUS_SHFT        0x8

#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_HYSTERISIS_COUNT_STATUS_BMSK 0x000000ff
#define HWIO_DDR_SS_REGS_LLCC0_ROOT_CLOCK_GATING_2_HYSTERISIS_COUNT_STATUS_SHFT        0x0

//// Register LLCC1_ROOT_CLOCK_GATING_0 ////

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_ADDR(x)           (x+0x000000d8)
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_PHYS(x)           (x+0x000000d8)
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_RMSK              0x8000ffff
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_SHFT                       0
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_ADDR(x), HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_RMSK)
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_UPDATE_VAL_BMSK   0x80000000
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_UPDATE_VAL_SHFT         0x1f

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_SHUB_TRAIL_COUNT_BMSK 0x0000ff00
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_SHUB_TRAIL_COUNT_SHFT        0x8

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_SHUB_HYSTERISIS_COUNT_BMSK 0x000000ff
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_0_SHUB_HYSTERISIS_COUNT_SHFT        0x0

//// Register LLCC1_ROOT_CLOCK_GATING_1 ////

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_ADDR(x)           (x+0x000000dc)
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_PHYS(x)           (x+0x000000dc)
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_RMSK              0xc0000077
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_SHFT                       0
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_ADDR(x), HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_RMSK)
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_HW_CLK_EN_BMSK    0x80000000
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_HW_CLK_EN_SHFT          0x1f

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_CHILD_COPY_PARENT_BMSK 0x40000000
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_CHILD_COPY_PARENT_SHFT       0x1e

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_HW_QCHANNEL_BMSK  0x00000070
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_HW_QCHANNEL_SHFT         0x4

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_BYPASS_QCHANNEL_BMSK 0x00000007
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_1_BYPASS_QCHANNEL_SHFT        0x0

//// Register LLCC1_ROOT_CLOCK_GATING_2 ////

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_ADDR(x)           (x+0x000000e0)
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_PHYS(x)           (x+0x000000e0)
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_RMSK              0xc777ffff
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_SHFT                       0
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_ADDR(x), HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_RMSK)
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_HW_CLK_EN_STATUS_BMSK 0x80000000
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_HW_CLK_EN_STATUS_SHFT       0x1f

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_CHILD_HW_CLK_EN_STATUS_BMSK 0x40000000
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_CHILD_HW_CLK_EN_STATUS_SHFT       0x1e

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_QSTATE_STATUS_BMSK 0x07000000
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_QSTATE_STATUS_SHFT       0x18

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_HW_QACTIVE_STATUS_BMSK 0x00700000
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_HW_QACTIVE_STATUS_SHFT       0x14

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_HW_QCHANNEL_STATUS_BMSK 0x00070000
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_HW_QCHANNEL_STATUS_SHFT       0x10

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_TRAIL_COUNT_STATUS_BMSK 0x0000ff00
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_TRAIL_COUNT_STATUS_SHFT        0x8

#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_HYSTERISIS_COUNT_STATUS_BMSK 0x000000ff
#define HWIO_DDR_SS_REGS_LLCC1_ROOT_CLOCK_GATING_2_HYSTERISIS_COUNT_STATUS_SHFT        0x0

//// Register LLCC2_ROOT_CLOCK_GATING_0 ////

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_ADDR(x)           (x+0x000000e4)
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_PHYS(x)           (x+0x000000e4)
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_RMSK              0x8000ffff
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_SHFT                       0
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_ADDR(x), HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_RMSK)
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_UPDATE_VAL_BMSK   0x80000000
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_UPDATE_VAL_SHFT         0x1f

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_SHUB_TRAIL_COUNT_BMSK 0x0000ff00
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_SHUB_TRAIL_COUNT_SHFT        0x8

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_SHUB_HYSTERISIS_COUNT_BMSK 0x000000ff
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_0_SHUB_HYSTERISIS_COUNT_SHFT        0x0

//// Register LLCC2_ROOT_CLOCK_GATING_1 ////

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_ADDR(x)           (x+0x000000e8)
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_PHYS(x)           (x+0x000000e8)
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_RMSK              0xc0000077
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_SHFT                       0
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_ADDR(x), HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_RMSK)
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_HW_CLK_EN_BMSK    0x80000000
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_HW_CLK_EN_SHFT          0x1f

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_CHILD_COPY_PARENT_BMSK 0x40000000
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_CHILD_COPY_PARENT_SHFT       0x1e

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_HW_QCHANNEL_BMSK  0x00000070
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_HW_QCHANNEL_SHFT         0x4

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_BYPASS_QCHANNEL_BMSK 0x00000007
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_1_BYPASS_QCHANNEL_SHFT        0x0

//// Register LLCC2_ROOT_CLOCK_GATING_2 ////

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_ADDR(x)           (x+0x000000ec)
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_PHYS(x)           (x+0x000000ec)
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_RMSK              0xc777ffff
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_SHFT                       0
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_ADDR(x), HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_RMSK)
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_HW_CLK_EN_STATUS_BMSK 0x80000000
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_HW_CLK_EN_STATUS_SHFT       0x1f

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_CHILD_HW_CLK_EN_STATUS_BMSK 0x40000000
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_CHILD_HW_CLK_EN_STATUS_SHFT       0x1e

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_QSTATE_STATUS_BMSK 0x07000000
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_QSTATE_STATUS_SHFT       0x18

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_HW_QACTIVE_STATUS_BMSK 0x00700000
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_HW_QACTIVE_STATUS_SHFT       0x14

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_HW_QCHANNEL_STATUS_BMSK 0x00070000
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_HW_QCHANNEL_STATUS_SHFT       0x10

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_TRAIL_COUNT_STATUS_BMSK 0x0000ff00
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_TRAIL_COUNT_STATUS_SHFT        0x8

#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_HYSTERISIS_COUNT_STATUS_BMSK 0x000000ff
#define HWIO_DDR_SS_REGS_LLCC2_ROOT_CLOCK_GATING_2_HYSTERISIS_COUNT_STATUS_SHFT        0x0

//// Register LLCC3_ROOT_CLOCK_GATING_0 ////

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_ADDR(x)           (x+0x000000f0)
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_PHYS(x)           (x+0x000000f0)
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_RMSK              0x8000ffff
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_SHFT                       0
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_ADDR(x), HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_RMSK)
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_UPDATE_VAL_BMSK   0x80000000
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_UPDATE_VAL_SHFT         0x1f

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_SHUB_TRAIL_COUNT_BMSK 0x0000ff00
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_SHUB_TRAIL_COUNT_SHFT        0x8

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_SHUB_HYSTERISIS_COUNT_BMSK 0x000000ff
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_0_SHUB_HYSTERISIS_COUNT_SHFT        0x0

//// Register LLCC3_ROOT_CLOCK_GATING_1 ////

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_ADDR(x)           (x+0x000000f4)
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_PHYS(x)           (x+0x000000f4)
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_RMSK              0xc0000077
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_SHFT                       0
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_ADDR(x), HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_RMSK)
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_HW_CLK_EN_BMSK    0x80000000
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_HW_CLK_EN_SHFT          0x1f

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_CHILD_COPY_PARENT_BMSK 0x40000000
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_CHILD_COPY_PARENT_SHFT       0x1e

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_HW_QCHANNEL_BMSK  0x00000070
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_HW_QCHANNEL_SHFT         0x4

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_BYPASS_QCHANNEL_BMSK 0x00000007
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_1_BYPASS_QCHANNEL_SHFT        0x0

//// Register LLCC3_ROOT_CLOCK_GATING_2 ////

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_ADDR(x)           (x+0x000000f8)
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_PHYS(x)           (x+0x000000f8)
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_RMSK              0xc777ffff
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_SHFT                       0
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_ADDR(x), HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_RMSK)
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_ADDR(x), val)
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_ADDR(x), mask, val, HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_HW_CLK_EN_STATUS_BMSK 0x80000000
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_HW_CLK_EN_STATUS_SHFT       0x1f

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_CHILD_HW_CLK_EN_STATUS_BMSK 0x40000000
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_CHILD_HW_CLK_EN_STATUS_SHFT       0x1e

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_QSTATE_STATUS_BMSK 0x07000000
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_QSTATE_STATUS_SHFT       0x18

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_HW_QACTIVE_STATUS_BMSK 0x00700000
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_HW_QACTIVE_STATUS_SHFT       0x14

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_HW_QCHANNEL_STATUS_BMSK 0x00070000
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_HW_QCHANNEL_STATUS_SHFT       0x10

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_TRAIL_COUNT_STATUS_BMSK 0x0000ff00
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_TRAIL_COUNT_STATUS_SHFT        0x8

#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_HYSTERISIS_COUNT_STATUS_BMSK 0x000000ff
#define HWIO_DDR_SS_REGS_LLCC3_ROOT_CLOCK_GATING_2_HYSTERISIS_COUNT_STATUS_SHFT        0x0

//// Register SHRM_ROOT_CLOCK_GATING_0 ////

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_ADDR(x)            (x+0x000000fc)
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_PHYS(x)            (x+0x000000fc)
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_RMSK               0x8000ffff
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_SHFT                        0
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_IN(x)              \
	in_dword_masked ( HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_ADDR(x), HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_RMSK)
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_OUT(x, val)        \
	out_dword( HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_ADDR(x), val)
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_ADDR(x), mask, val, HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_UPDATE_VAL_BMSK    0x80000000
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_UPDATE_VAL_SHFT          0x1f

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_SHUB_TRAIL_COUNT_BMSK 0x0000ff00
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_SHUB_TRAIL_COUNT_SHFT        0x8

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_SHUB_HYSTERISIS_COUNT_BMSK 0x000000ff
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_0_SHUB_HYSTERISIS_COUNT_SHFT        0x0

//// Register SHRM_ROOT_CLOCK_GATING_1 ////

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_ADDR(x)            (x+0x00000100)
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_PHYS(x)            (x+0x00000100)
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_RMSK               0xc0000077
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_SHFT                        0
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_IN(x)              \
	in_dword_masked ( HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_ADDR(x), HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_RMSK)
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_OUT(x, val)        \
	out_dword( HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_ADDR(x), val)
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_ADDR(x), mask, val, HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_HW_CLK_EN_BMSK     0x80000000
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_HW_CLK_EN_SHFT           0x1f

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_CHILD_COPY_PARENT_BMSK 0x40000000
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_CHILD_COPY_PARENT_SHFT       0x1e

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_HW_QCHANNEL_BMSK   0x00000070
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_HW_QCHANNEL_SHFT          0x4

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_BYPASS_QCHANNEL_BMSK 0x00000007
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_1_BYPASS_QCHANNEL_SHFT        0x0

//// Register SHRM_ROOT_CLOCK_GATING_2 ////

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_ADDR(x)            (x+0x00000104)
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_PHYS(x)            (x+0x00000104)
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_RMSK               0xc777ffff
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_SHFT                        0
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_IN(x)              \
	in_dword_masked ( HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_ADDR(x), HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_RMSK)
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_OUT(x, val)        \
	out_dword( HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_ADDR(x), val)
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_ADDR(x), mask, val, HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_HW_CLK_EN_STATUS_BMSK 0x80000000
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_HW_CLK_EN_STATUS_SHFT       0x1f

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_CHILD_HW_CLK_EN_STATUS_BMSK 0x40000000
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_CHILD_HW_CLK_EN_STATUS_SHFT       0x1e

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_QSTATE_STATUS_BMSK 0x07000000
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_QSTATE_STATUS_SHFT       0x18

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_HW_QACTIVE_STATUS_BMSK 0x00700000
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_HW_QACTIVE_STATUS_SHFT       0x14

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_HW_QCHANNEL_STATUS_BMSK 0x00070000
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_HW_QCHANNEL_STATUS_SHFT       0x10

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_TRAIL_COUNT_STATUS_BMSK 0x0000ff00
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_TRAIL_COUNT_STATUS_SHFT        0x8

#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_HYSTERISIS_COUNT_STATUS_BMSK 0x000000ff
#define HWIO_DDR_SS_REGS_SHRM_ROOT_CLOCK_GATING_2_HYSTERISIS_COUNT_STATUS_SHFT        0x0

//// Register GDSC_DISABLE_HS_REG ////

#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_ADDR(x)                 (x+0x00000108)
#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_PHYS(x)                 (x+0x00000108)
#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_RMSK                    0x80000007
#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_SHFT                             0
#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_IN(x)                   \
	in_dword_masked ( HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_ADDR(x), HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_RMSK)
#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_OUT(x, val)             \
	out_dword( HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_ADDR(x), val)
#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_ADDR(x), mask, val, HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_SHUB_CLK_UPTREE_GATING_EN_BMSK 0x80000000
#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_SHUB_CLK_UPTREE_GATING_EN_SHFT       0x1f

#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_MC_GDSC_DISABLE_HS_CTRL_BMSK 0x00000004
#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_MC_GDSC_DISABLE_HS_CTRL_SHFT        0x2

#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_SHUB_GDSC_DISABLE_HS_CTRL_BMSK 0x00000002
#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_SHUB_GDSC_DISABLE_HS_CTRL_SHFT        0x1

#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_PHY_GDSC_DISABLE_HS_CTRL_BMSK 0x00000001
#define HWIO_DDR_SS_REGS_GDSC_DISABLE_HS_REG_PHY_GDSC_DISABLE_HS_CTRL_SHFT        0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DDR_SS_TZ
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register DPCC_SHUB_GDSC_OVRD ////

#define HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_ADDR(x)                   (x+0x00000000)
#define HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_PHYS(x)                   (x+0x00000000)
#define HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_RMSK                      0x00000003
#define HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_SHFT                               0
#define HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_IN(x)                     \
	in_dword_masked ( HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_ADDR(x), HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_RMSK)
#define HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_ADDR(x), mask) 
#define HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_OUT(x, val)               \
	out_dword( HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_ADDR(x), val)
#define HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_ADDR(x), mask, val, HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_SW_OVERRIDE_BMSK          0x00000002
#define HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_SW_OVERRIDE_SHFT                 0x1

#define HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_RETAIN_FF_ENABLE_BMSK     0x00000001
#define HWIO_DDR_SS_TZ_DPCC_SHUB_GDSC_OVRD_RETAIN_FF_ENABLE_SHFT            0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DPCC
///////////////////////////////////////////////////////////////////////////////////////////////


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DPCC_REG
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register DEBUG_DIV_CDIVR ////

#define HWIO_DPCC_REG_DEBUG_DIV_CDIVR_ADDR(x)                        (x+0x00000004)
#define HWIO_DPCC_REG_DEBUG_DIV_CDIVR_PHYS(x)                        (x+0x00000004)
#define HWIO_DPCC_REG_DEBUG_DIV_CDIVR_RMSK                           0x00000003
#define HWIO_DPCC_REG_DEBUG_DIV_CDIVR_SHFT                                    0
#define HWIO_DPCC_REG_DEBUG_DIV_CDIVR_IN(x)                          \
	in_dword_masked ( HWIO_DPCC_REG_DEBUG_DIV_CDIVR_ADDR(x), HWIO_DPCC_REG_DEBUG_DIV_CDIVR_RMSK)
#define HWIO_DPCC_REG_DEBUG_DIV_CDIVR_INM(x, mask)                   \
	in_dword_masked ( HWIO_DPCC_REG_DEBUG_DIV_CDIVR_ADDR(x), mask) 
#define HWIO_DPCC_REG_DEBUG_DIV_CDIVR_OUT(x, val)                    \
	out_dword( HWIO_DPCC_REG_DEBUG_DIV_CDIVR_ADDR(x), val)
#define HWIO_DPCC_REG_DEBUG_DIV_CDIVR_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_DEBUG_DIV_CDIVR_ADDR(x), mask, val, HWIO_DPCC_REG_DEBUG_DIV_CDIVR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_DEBUG_DIV_CDIVR_CLK_DIV_BMSK                   0x00000003
#define HWIO_DPCC_REG_DEBUG_DIV_CDIVR_CLK_DIV_SHFT                          0x0

//// Register DEBUG_CBCR ////

#define HWIO_DPCC_REG_DEBUG_CBCR_ADDR(x)                             (x+0x00000008)
#define HWIO_DPCC_REG_DEBUG_CBCR_PHYS(x)                             (x+0x00000008)
#define HWIO_DPCC_REG_DEBUG_CBCR_RMSK                                0x80000004
#define HWIO_DPCC_REG_DEBUG_CBCR_SHFT                                         2
#define HWIO_DPCC_REG_DEBUG_CBCR_IN(x)                               \
	in_dword_masked ( HWIO_DPCC_REG_DEBUG_CBCR_ADDR(x), HWIO_DPCC_REG_DEBUG_CBCR_RMSK)
#define HWIO_DPCC_REG_DEBUG_CBCR_INM(x, mask)                        \
	in_dword_masked ( HWIO_DPCC_REG_DEBUG_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_DEBUG_CBCR_OUT(x, val)                         \
	out_dword( HWIO_DPCC_REG_DEBUG_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_DEBUG_CBCR_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_DEBUG_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_DEBUG_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_DEBUG_CBCR_CLK_OFF_BMSK                        0x80000000
#define HWIO_DPCC_REG_DEBUG_CBCR_CLK_OFF_SHFT                              0x1f

#define HWIO_DPCC_REG_DEBUG_CBCR_CLK_ARES_BMSK                       0x00000004
#define HWIO_DPCC_REG_DEBUG_CBCR_CLK_ARES_SHFT                              0x2
#define HWIO_DPCC_REG_DEBUG_CBCR_CLK_ARES_NO_RESET_FVAL                    0x0u
#define HWIO_DPCC_REG_DEBUG_CBCR_CLK_ARES_RESET_FVAL                       0x1u

//// Register PLL_TEST_DIV_CDIVR ////

#define HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_ADDR(x)                     (x+0x00000010)
#define HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_PHYS(x)                     (x+0x00000010)
#define HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_RMSK                        0x00000003
#define HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_SHFT                                 0
#define HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_IN(x)                       \
	in_dword_masked ( HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_ADDR(x), HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_RMSK)
#define HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_INM(x, mask)                \
	in_dword_masked ( HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_ADDR(x), mask) 
#define HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_OUT(x, val)                 \
	out_dword( HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_ADDR(x), val)
#define HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_ADDR(x), mask, val, HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_CLK_DIV_BMSK                0x00000003
#define HWIO_DPCC_REG_PLL_TEST_DIV_CDIVR_CLK_DIV_SHFT                       0x0

//// Register PLL_TEST_CBCR ////

#define HWIO_DPCC_REG_PLL_TEST_CBCR_ADDR(x)                          (x+0x00000014)
#define HWIO_DPCC_REG_PLL_TEST_CBCR_PHYS(x)                          (x+0x00000014)
#define HWIO_DPCC_REG_PLL_TEST_CBCR_RMSK                             0x80000004
#define HWIO_DPCC_REG_PLL_TEST_CBCR_SHFT                                      2
#define HWIO_DPCC_REG_PLL_TEST_CBCR_IN(x)                            \
	in_dword_masked ( HWIO_DPCC_REG_PLL_TEST_CBCR_ADDR(x), HWIO_DPCC_REG_PLL_TEST_CBCR_RMSK)
#define HWIO_DPCC_REG_PLL_TEST_CBCR_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPCC_REG_PLL_TEST_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_PLL_TEST_CBCR_OUT(x, val)                      \
	out_dword( HWIO_DPCC_REG_PLL_TEST_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_PLL_TEST_CBCR_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_PLL_TEST_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_PLL_TEST_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_PLL_TEST_CBCR_CLK_OFF_BMSK                     0x80000000
#define HWIO_DPCC_REG_PLL_TEST_CBCR_CLK_OFF_SHFT                           0x1f

#define HWIO_DPCC_REG_PLL_TEST_CBCR_CLK_ARES_BMSK                    0x00000004
#define HWIO_DPCC_REG_PLL_TEST_CBCR_CLK_ARES_SHFT                           0x2
#define HWIO_DPCC_REG_PLL_TEST_CBCR_CLK_ARES_NO_RESET_FVAL                 0x0u
#define HWIO_DPCC_REG_PLL_TEST_CBCR_CLK_ARES_RESET_FVAL                    0x1u

//// Register SHUB_BCR ////

#define HWIO_DPCC_REG_SHUB_BCR_ADDR(x)                               (x+0x00000018)
#define HWIO_DPCC_REG_SHUB_BCR_PHYS(x)                               (x+0x00000018)
#define HWIO_DPCC_REG_SHUB_BCR_RMSK                                  0x00000001
#define HWIO_DPCC_REG_SHUB_BCR_SHFT                                           0
#define HWIO_DPCC_REG_SHUB_BCR_IN(x)                                 \
	in_dword_masked ( HWIO_DPCC_REG_SHUB_BCR_ADDR(x), HWIO_DPCC_REG_SHUB_BCR_RMSK)
#define HWIO_DPCC_REG_SHUB_BCR_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPCC_REG_SHUB_BCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_SHUB_BCR_OUT(x, val)                           \
	out_dword( HWIO_DPCC_REG_SHUB_BCR_ADDR(x), val)
#define HWIO_DPCC_REG_SHUB_BCR_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_SHUB_BCR_ADDR(x), mask, val, HWIO_DPCC_REG_SHUB_BCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_SHUB_BCR_BLK_ARES_BMSK                         0x00000001
#define HWIO_DPCC_REG_SHUB_BCR_BLK_ARES_SHFT                                0x0
#define HWIO_DPCC_REG_SHUB_BCR_BLK_ARES_DISABLE_FVAL                       0x0u
#define HWIO_DPCC_REG_SHUB_BCR_BLK_ARES_ENABLE_FVAL                        0x1u

//// Register SHUB_GDSCR ////

#define HWIO_DPCC_REG_SHUB_GDSCR_ADDR(x)                             (x+0x0000001c)
#define HWIO_DPCC_REG_SHUB_GDSCR_PHYS(x)                             (x+0x0000001c)
#define HWIO_DPCC_REG_SHUB_GDSCR_RMSK                                0xf8ffffff
#define HWIO_DPCC_REG_SHUB_GDSCR_SHFT                                         0
#define HWIO_DPCC_REG_SHUB_GDSCR_IN(x)                               \
	in_dword_masked ( HWIO_DPCC_REG_SHUB_GDSCR_ADDR(x), HWIO_DPCC_REG_SHUB_GDSCR_RMSK)
#define HWIO_DPCC_REG_SHUB_GDSCR_INM(x, mask)                        \
	in_dword_masked ( HWIO_DPCC_REG_SHUB_GDSCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_SHUB_GDSCR_OUT(x, val)                         \
	out_dword( HWIO_DPCC_REG_SHUB_GDSCR_ADDR(x), val)
#define HWIO_DPCC_REG_SHUB_GDSCR_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_SHUB_GDSCR_ADDR(x), mask, val, HWIO_DPCC_REG_SHUB_GDSCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_SHUB_GDSCR_PWR_ON_BMSK                         0x80000000
#define HWIO_DPCC_REG_SHUB_GDSCR_PWR_ON_SHFT                               0x1f

#define HWIO_DPCC_REG_SHUB_GDSCR_GDSC_STATE_BMSK                     0x78000000
#define HWIO_DPCC_REG_SHUB_GDSCR_GDSC_STATE_SHFT                           0x1b

#define HWIO_DPCC_REG_SHUB_GDSCR_EN_REST_WAIT_BMSK                   0x00f00000
#define HWIO_DPCC_REG_SHUB_GDSCR_EN_REST_WAIT_SHFT                         0x14

#define HWIO_DPCC_REG_SHUB_GDSCR_EN_FEW_WAIT_BMSK                    0x000f0000
#define HWIO_DPCC_REG_SHUB_GDSCR_EN_FEW_WAIT_SHFT                          0x10

#define HWIO_DPCC_REG_SHUB_GDSCR_CLK_DIS_WAIT_BMSK                   0x0000f000
#define HWIO_DPCC_REG_SHUB_GDSCR_CLK_DIS_WAIT_SHFT                          0xc

#define HWIO_DPCC_REG_SHUB_GDSCR_RETAIN_FF_ENABLE_BMSK               0x00000800
#define HWIO_DPCC_REG_SHUB_GDSCR_RETAIN_FF_ENABLE_SHFT                      0xb
#define HWIO_DPCC_REG_SHUB_GDSCR_RETAIN_FF_ENABLE_DISABLE_FVAL             0x0u
#define HWIO_DPCC_REG_SHUB_GDSCR_RETAIN_FF_ENABLE_ENABLE_FVAL              0x1u

#define HWIO_DPCC_REG_SHUB_GDSCR_RESTORE_BMSK                        0x00000400
#define HWIO_DPCC_REG_SHUB_GDSCR_RESTORE_SHFT                               0xa
#define HWIO_DPCC_REG_SHUB_GDSCR_RESTORE_DISABLE_FVAL                      0x0u
#define HWIO_DPCC_REG_SHUB_GDSCR_RESTORE_ENABLE_FVAL                       0x1u

#define HWIO_DPCC_REG_SHUB_GDSCR_SAVE_BMSK                           0x00000200
#define HWIO_DPCC_REG_SHUB_GDSCR_SAVE_SHFT                                  0x9
#define HWIO_DPCC_REG_SHUB_GDSCR_SAVE_DISABLE_FVAL                         0x0u
#define HWIO_DPCC_REG_SHUB_GDSCR_SAVE_ENABLE_FVAL                          0x1u

#define HWIO_DPCC_REG_SHUB_GDSCR_RETAIN_BMSK                         0x00000100
#define HWIO_DPCC_REG_SHUB_GDSCR_RETAIN_SHFT                                0x8
#define HWIO_DPCC_REG_SHUB_GDSCR_RETAIN_DISABLE_FVAL                       0x0u
#define HWIO_DPCC_REG_SHUB_GDSCR_RETAIN_ENABLE_FVAL                        0x1u

#define HWIO_DPCC_REG_SHUB_GDSCR_EN_REST_BMSK                        0x00000080
#define HWIO_DPCC_REG_SHUB_GDSCR_EN_REST_SHFT                               0x7
#define HWIO_DPCC_REG_SHUB_GDSCR_EN_REST_DISABLE_FVAL                      0x0u
#define HWIO_DPCC_REG_SHUB_GDSCR_EN_REST_ENABLE_FVAL                       0x1u

#define HWIO_DPCC_REG_SHUB_GDSCR_EN_FEW_BMSK                         0x00000040
#define HWIO_DPCC_REG_SHUB_GDSCR_EN_FEW_SHFT                                0x6
#define HWIO_DPCC_REG_SHUB_GDSCR_EN_FEW_DISABLE_FVAL                       0x0u
#define HWIO_DPCC_REG_SHUB_GDSCR_EN_FEW_ENABLE_FVAL                        0x1u

#define HWIO_DPCC_REG_SHUB_GDSCR_CLAMP_IO_BMSK                       0x00000020
#define HWIO_DPCC_REG_SHUB_GDSCR_CLAMP_IO_SHFT                              0x5
#define HWIO_DPCC_REG_SHUB_GDSCR_CLAMP_IO_DISABLE_FVAL                     0x0u
#define HWIO_DPCC_REG_SHUB_GDSCR_CLAMP_IO_ENABLE_FVAL                      0x1u

#define HWIO_DPCC_REG_SHUB_GDSCR_CLK_DISABLE_BMSK                    0x00000010
#define HWIO_DPCC_REG_SHUB_GDSCR_CLK_DISABLE_SHFT                           0x4
#define HWIO_DPCC_REG_SHUB_GDSCR_CLK_DISABLE_CLK_NOT_DISABLE_FVAL          0x0u
#define HWIO_DPCC_REG_SHUB_GDSCR_CLK_DISABLE_CLK_DISABLE_FVAL              0x1u

#define HWIO_DPCC_REG_SHUB_GDSCR_PD_ARES_BMSK                        0x00000008
#define HWIO_DPCC_REG_SHUB_GDSCR_PD_ARES_SHFT                               0x3
#define HWIO_DPCC_REG_SHUB_GDSCR_PD_ARES_NO_RESET_FVAL                     0x0u
#define HWIO_DPCC_REG_SHUB_GDSCR_PD_ARES_RESET_FVAL                        0x1u

#define HWIO_DPCC_REG_SHUB_GDSCR_SW_OVERRIDE_BMSK                    0x00000004
#define HWIO_DPCC_REG_SHUB_GDSCR_SW_OVERRIDE_SHFT                           0x2
#define HWIO_DPCC_REG_SHUB_GDSCR_SW_OVERRIDE_DISABLE_FVAL                  0x0u
#define HWIO_DPCC_REG_SHUB_GDSCR_SW_OVERRIDE_ENABLE_FVAL                   0x1u

#define HWIO_DPCC_REG_SHUB_GDSCR_HW_CONTROL_BMSK                     0x00000002
#define HWIO_DPCC_REG_SHUB_GDSCR_HW_CONTROL_SHFT                            0x1
#define HWIO_DPCC_REG_SHUB_GDSCR_HW_CONTROL_DISABLE_FVAL                   0x0u
#define HWIO_DPCC_REG_SHUB_GDSCR_HW_CONTROL_ENABLE_FVAL                    0x1u

#define HWIO_DPCC_REG_SHUB_GDSCR_SW_COLLAPSE_BMSK                    0x00000001
#define HWIO_DPCC_REG_SHUB_GDSCR_SW_COLLAPSE_SHFT                           0x0
#define HWIO_DPCC_REG_SHUB_GDSCR_SW_COLLAPSE_DISABLE_FVAL                  0x0u
#define HWIO_DPCC_REG_SHUB_GDSCR_SW_COLLAPSE_ENABLE_FVAL                   0x1u

//// Register SHUB_CFG_GDSCR ////

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_ADDR(x)                         (x+0x00000020)
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_PHYS(x)                         (x+0x00000020)
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_RMSK                            0xffffffff
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_SHFT                                     0
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_IN(x)                           \
	in_dword_masked ( HWIO_DPCC_REG_SHUB_CFG_GDSCR_ADDR(x), HWIO_DPCC_REG_SHUB_CFG_GDSCR_RMSK)
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPCC_REG_SHUB_CFG_GDSCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_OUT(x, val)                     \
	out_dword( HWIO_DPCC_REG_SHUB_CFG_GDSCR_ADDR(x), val)
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_SHUB_CFG_GDSCR_ADDR(x), mask, val, HWIO_DPCC_REG_SHUB_CFG_GDSCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_SPARE_CTRL_IN_BMSK         0xf0000000
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_SPARE_CTRL_IN_SHFT               0x1c

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_SPARE_CTRL_OUT_BMSK        0x0f000000
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_SPARE_CTRL_OUT_SHFT              0x18

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_CFG_FSM_STATE_STATUS_BMSK  0x00f00000
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_CFG_FSM_STATE_STATUS_SHFT        0x14

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_MEM_PWR_ACK_STATUS_BMSK    0x00080000
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_MEM_PWR_ACK_STATUS_SHFT          0x13

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_ENR_ACK_STATUS_BMSK        0x00040000
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_ENR_ACK_STATUS_SHFT              0x12

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_ENF_ACK_STATUS_BMSK        0x00020000
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_ENF_ACK_STATUS_SHFT              0x11

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_POWER_UP_COMPLETE_BMSK     0x00010000
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_POWER_UP_COMPLETE_SHFT           0x10

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_POWER_DOWN_COMPLETE_BMSK   0x00008000
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_POWER_DOWN_COMPLETE_SHFT          0xf

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_SOFTWARE_CONTROL_OVERRIDE_BMSK  0x00007800
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_SOFTWARE_CONTROL_OVERRIDE_SHFT         0xb

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_HANDSHAKE_DIS_BMSK         0x00000400
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_HANDSHAKE_DIS_SHFT                0xa

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_MEM_PERI_FORCE_IN_SW_BMSK  0x00000200
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_MEM_PERI_FORCE_IN_SW_SHFT         0x9

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_MEM_CORE_FORCE_IN_SW_BMSK  0x00000100
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_MEM_CORE_FORCE_IN_SW_SHFT         0x8

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_PHASE_RESET_EN_SW_BMSK     0x00000080
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_PHASE_RESET_EN_SW_SHFT            0x7

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_PHASE_RESET_DELAY_COUNT_SW_BMSK 0x00000060
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_PHASE_RESET_DELAY_COUNT_SW_SHFT        0x5

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_PSCBC_PWR_DWN_SW_BMSK      0x00000010
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_GDSC_PSCBC_PWR_DWN_SW_SHFT             0x4

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_UNCLAMP_IO_SOFTWARE_OVERRIDE_BMSK 0x00000008
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_UNCLAMP_IO_SOFTWARE_OVERRIDE_SHFT        0x3

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_SAVE_RESTORE_SOFTWARE_OVERRIDE_BMSK 0x00000004
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_SAVE_RESTORE_SOFTWARE_OVERRIDE_SHFT        0x2

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_CLAMP_IO_SOFTWARE_OVERRIDE_BMSK 0x00000002
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_CLAMP_IO_SOFTWARE_OVERRIDE_SHFT        0x1

#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_DISABLE_CLK_SOFTWARE_OVERRIDE_BMSK 0x00000001
#define HWIO_DPCC_REG_SHUB_CFG_GDSCR_DISABLE_CLK_SOFTWARE_OVERRIDE_SHFT        0x0

//// Register LLCC0_XO_CBCR ////

#define HWIO_DPCC_REG_LLCC0_XO_CBCR_ADDR(x)                          (x+0x00000024)
#define HWIO_DPCC_REG_LLCC0_XO_CBCR_PHYS(x)                          (x+0x00000024)
#define HWIO_DPCC_REG_LLCC0_XO_CBCR_RMSK                             0x80000005
#define HWIO_DPCC_REG_LLCC0_XO_CBCR_SHFT                                      0
#define HWIO_DPCC_REG_LLCC0_XO_CBCR_IN(x)                            \
	in_dword_masked ( HWIO_DPCC_REG_LLCC0_XO_CBCR_ADDR(x), HWIO_DPCC_REG_LLCC0_XO_CBCR_RMSK)
#define HWIO_DPCC_REG_LLCC0_XO_CBCR_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPCC_REG_LLCC0_XO_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_LLCC0_XO_CBCR_OUT(x, val)                      \
	out_dword( HWIO_DPCC_REG_LLCC0_XO_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_LLCC0_XO_CBCR_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_LLCC0_XO_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_LLCC0_XO_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_LLCC0_XO_CBCR_CLK_OFF_BMSK                     0x80000000
#define HWIO_DPCC_REG_LLCC0_XO_CBCR_CLK_OFF_SHFT                           0x1f

#define HWIO_DPCC_REG_LLCC0_XO_CBCR_CLK_ARES_BMSK                    0x00000004
#define HWIO_DPCC_REG_LLCC0_XO_CBCR_CLK_ARES_SHFT                           0x2
#define HWIO_DPCC_REG_LLCC0_XO_CBCR_CLK_ARES_NO_RESET_FVAL                 0x0u
#define HWIO_DPCC_REG_LLCC0_XO_CBCR_CLK_ARES_RESET_FVAL                    0x1u

#define HWIO_DPCC_REG_LLCC0_XO_CBCR_CLK_ENABLE_BMSK                  0x00000001
#define HWIO_DPCC_REG_LLCC0_XO_CBCR_CLK_ENABLE_SHFT                         0x0
#define HWIO_DPCC_REG_LLCC0_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                0x0u
#define HWIO_DPCC_REG_LLCC0_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                 0x1u

//// Register LLCC1_XO_CBCR ////

#define HWIO_DPCC_REG_LLCC1_XO_CBCR_ADDR(x)                          (x+0x00000028)
#define HWIO_DPCC_REG_LLCC1_XO_CBCR_PHYS(x)                          (x+0x00000028)
#define HWIO_DPCC_REG_LLCC1_XO_CBCR_RMSK                             0x80000005
#define HWIO_DPCC_REG_LLCC1_XO_CBCR_SHFT                                      0
#define HWIO_DPCC_REG_LLCC1_XO_CBCR_IN(x)                            \
	in_dword_masked ( HWIO_DPCC_REG_LLCC1_XO_CBCR_ADDR(x), HWIO_DPCC_REG_LLCC1_XO_CBCR_RMSK)
#define HWIO_DPCC_REG_LLCC1_XO_CBCR_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPCC_REG_LLCC1_XO_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_LLCC1_XO_CBCR_OUT(x, val)                      \
	out_dword( HWIO_DPCC_REG_LLCC1_XO_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_LLCC1_XO_CBCR_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_LLCC1_XO_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_LLCC1_XO_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_LLCC1_XO_CBCR_CLK_OFF_BMSK                     0x80000000
#define HWIO_DPCC_REG_LLCC1_XO_CBCR_CLK_OFF_SHFT                           0x1f

#define HWIO_DPCC_REG_LLCC1_XO_CBCR_CLK_ARES_BMSK                    0x00000004
#define HWIO_DPCC_REG_LLCC1_XO_CBCR_CLK_ARES_SHFT                           0x2
#define HWIO_DPCC_REG_LLCC1_XO_CBCR_CLK_ARES_NO_RESET_FVAL                 0x0u
#define HWIO_DPCC_REG_LLCC1_XO_CBCR_CLK_ARES_RESET_FVAL                    0x1u

#define HWIO_DPCC_REG_LLCC1_XO_CBCR_CLK_ENABLE_BMSK                  0x00000001
#define HWIO_DPCC_REG_LLCC1_XO_CBCR_CLK_ENABLE_SHFT                         0x0
#define HWIO_DPCC_REG_LLCC1_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                0x0u
#define HWIO_DPCC_REG_LLCC1_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                 0x1u

//// Register LLCC2_XO_CBCR ////

#define HWIO_DPCC_REG_LLCC2_XO_CBCR_ADDR(x)                          (x+0x0000002c)
#define HWIO_DPCC_REG_LLCC2_XO_CBCR_PHYS(x)                          (x+0x0000002c)
#define HWIO_DPCC_REG_LLCC2_XO_CBCR_RMSK                             0x80000005
#define HWIO_DPCC_REG_LLCC2_XO_CBCR_SHFT                                      0
#define HWIO_DPCC_REG_LLCC2_XO_CBCR_IN(x)                            \
	in_dword_masked ( HWIO_DPCC_REG_LLCC2_XO_CBCR_ADDR(x), HWIO_DPCC_REG_LLCC2_XO_CBCR_RMSK)
#define HWIO_DPCC_REG_LLCC2_XO_CBCR_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPCC_REG_LLCC2_XO_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_LLCC2_XO_CBCR_OUT(x, val)                      \
	out_dword( HWIO_DPCC_REG_LLCC2_XO_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_LLCC2_XO_CBCR_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_LLCC2_XO_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_LLCC2_XO_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_LLCC2_XO_CBCR_CLK_OFF_BMSK                     0x80000000
#define HWIO_DPCC_REG_LLCC2_XO_CBCR_CLK_OFF_SHFT                           0x1f

#define HWIO_DPCC_REG_LLCC2_XO_CBCR_CLK_ARES_BMSK                    0x00000004
#define HWIO_DPCC_REG_LLCC2_XO_CBCR_CLK_ARES_SHFT                           0x2
#define HWIO_DPCC_REG_LLCC2_XO_CBCR_CLK_ARES_NO_RESET_FVAL                 0x0u
#define HWIO_DPCC_REG_LLCC2_XO_CBCR_CLK_ARES_RESET_FVAL                    0x1u

#define HWIO_DPCC_REG_LLCC2_XO_CBCR_CLK_ENABLE_BMSK                  0x00000001
#define HWIO_DPCC_REG_LLCC2_XO_CBCR_CLK_ENABLE_SHFT                         0x0
#define HWIO_DPCC_REG_LLCC2_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                0x0u
#define HWIO_DPCC_REG_LLCC2_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                 0x1u

//// Register LLCC3_XO_CBCR ////

#define HWIO_DPCC_REG_LLCC3_XO_CBCR_ADDR(x)                          (x+0x00000030)
#define HWIO_DPCC_REG_LLCC3_XO_CBCR_PHYS(x)                          (x+0x00000030)
#define HWIO_DPCC_REG_LLCC3_XO_CBCR_RMSK                             0x80000005
#define HWIO_DPCC_REG_LLCC3_XO_CBCR_SHFT                                      0
#define HWIO_DPCC_REG_LLCC3_XO_CBCR_IN(x)                            \
	in_dword_masked ( HWIO_DPCC_REG_LLCC3_XO_CBCR_ADDR(x), HWIO_DPCC_REG_LLCC3_XO_CBCR_RMSK)
#define HWIO_DPCC_REG_LLCC3_XO_CBCR_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPCC_REG_LLCC3_XO_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_LLCC3_XO_CBCR_OUT(x, val)                      \
	out_dword( HWIO_DPCC_REG_LLCC3_XO_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_LLCC3_XO_CBCR_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_LLCC3_XO_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_LLCC3_XO_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_LLCC3_XO_CBCR_CLK_OFF_BMSK                     0x80000000
#define HWIO_DPCC_REG_LLCC3_XO_CBCR_CLK_OFF_SHFT                           0x1f

#define HWIO_DPCC_REG_LLCC3_XO_CBCR_CLK_ARES_BMSK                    0x00000004
#define HWIO_DPCC_REG_LLCC3_XO_CBCR_CLK_ARES_SHFT                           0x2
#define HWIO_DPCC_REG_LLCC3_XO_CBCR_CLK_ARES_NO_RESET_FVAL                 0x0u
#define HWIO_DPCC_REG_LLCC3_XO_CBCR_CLK_ARES_RESET_FVAL                    0x1u

#define HWIO_DPCC_REG_LLCC3_XO_CBCR_CLK_ENABLE_BMSK                  0x00000001
#define HWIO_DPCC_REG_LLCC3_XO_CBCR_CLK_ENABLE_SHFT                         0x0
#define HWIO_DPCC_REG_LLCC3_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                0x0u
#define HWIO_DPCC_REG_LLCC3_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                 0x1u

//// Register MEMNOC_XO_CBCR ////

#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_ADDR(x)                         (x+0x00000034)
#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_PHYS(x)                         (x+0x00000034)
#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_RMSK                            0x80000005
#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_SHFT                                     0
#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_IN(x)                           \
	in_dword_masked ( HWIO_DPCC_REG_MEMNOC_XO_CBCR_ADDR(x), HWIO_DPCC_REG_MEMNOC_XO_CBCR_RMSK)
#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPCC_REG_MEMNOC_XO_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_OUT(x, val)                     \
	out_dword( HWIO_DPCC_REG_MEMNOC_XO_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MEMNOC_XO_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MEMNOC_XO_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_CLK_OFF_BMSK                    0x80000000
#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_CLK_OFF_SHFT                          0x1f

#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_CLK_ARES_BMSK                   0x00000004
#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_CLK_ARES_SHFT                          0x2
#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_CLK_ARES_NO_RESET_FVAL                0x0u
#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_CLK_ARES_RESET_FVAL                   0x1u

#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_CLK_ENABLE_BMSK                 0x00000001
#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_CLK_ENABLE_SHFT                        0x0
#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_CLK_ENABLE_DISABLE_FVAL               0x0u
#define HWIO_DPCC_REG_MEMNOC_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                0x1u

//// Register LLCC0_SHUB_CBCR ////

#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_ADDR(x)                        (x+0x00000038)
#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_PHYS(x)                        (x+0x00000038)
#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_RMSK                           0x80000005
#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_SHFT                                    0
#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_IN(x)                          \
	in_dword_masked ( HWIO_DPCC_REG_LLCC0_SHUB_CBCR_ADDR(x), HWIO_DPCC_REG_LLCC0_SHUB_CBCR_RMSK)
#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_INM(x, mask)                   \
	in_dword_masked ( HWIO_DPCC_REG_LLCC0_SHUB_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_OUT(x, val)                    \
	out_dword( HWIO_DPCC_REG_LLCC0_SHUB_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_LLCC0_SHUB_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_LLCC0_SHUB_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_CLK_OFF_BMSK                   0x80000000
#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_CLK_OFF_SHFT                         0x1f

#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_CLK_ARES_BMSK                  0x00000004
#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_CLK_ARES_SHFT                         0x2
#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_CLK_ARES_NO_RESET_FVAL               0x0u
#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_CLK_ARES_RESET_FVAL                  0x1u

#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_CLK_ENABLE_BMSK                0x00000001
#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_CLK_ENABLE_SHFT                       0x0
#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_CLK_ENABLE_DISABLE_FVAL              0x0u
#define HWIO_DPCC_REG_LLCC0_SHUB_CBCR_CLK_ENABLE_ENABLE_FVAL               0x1u

//// Register LLCC1_SHUB_CBCR ////

#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_ADDR(x)                        (x+0x0000003c)
#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_PHYS(x)                        (x+0x0000003c)
#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_RMSK                           0x80000005
#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_SHFT                                    0
#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_IN(x)                          \
	in_dword_masked ( HWIO_DPCC_REG_LLCC1_SHUB_CBCR_ADDR(x), HWIO_DPCC_REG_LLCC1_SHUB_CBCR_RMSK)
#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_INM(x, mask)                   \
	in_dword_masked ( HWIO_DPCC_REG_LLCC1_SHUB_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_OUT(x, val)                    \
	out_dword( HWIO_DPCC_REG_LLCC1_SHUB_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_LLCC1_SHUB_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_LLCC1_SHUB_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_CLK_OFF_BMSK                   0x80000000
#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_CLK_OFF_SHFT                         0x1f

#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_CLK_ARES_BMSK                  0x00000004
#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_CLK_ARES_SHFT                         0x2
#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_CLK_ARES_NO_RESET_FVAL               0x0u
#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_CLK_ARES_RESET_FVAL                  0x1u

#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_CLK_ENABLE_BMSK                0x00000001
#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_CLK_ENABLE_SHFT                       0x0
#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_CLK_ENABLE_DISABLE_FVAL              0x0u
#define HWIO_DPCC_REG_LLCC1_SHUB_CBCR_CLK_ENABLE_ENABLE_FVAL               0x1u

//// Register LLCC2_SHUB_CBCR ////

#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_ADDR(x)                        (x+0x00000040)
#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_PHYS(x)                        (x+0x00000040)
#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_RMSK                           0x80000005
#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_SHFT                                    0
#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_IN(x)                          \
	in_dword_masked ( HWIO_DPCC_REG_LLCC2_SHUB_CBCR_ADDR(x), HWIO_DPCC_REG_LLCC2_SHUB_CBCR_RMSK)
#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_INM(x, mask)                   \
	in_dword_masked ( HWIO_DPCC_REG_LLCC2_SHUB_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_OUT(x, val)                    \
	out_dword( HWIO_DPCC_REG_LLCC2_SHUB_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_LLCC2_SHUB_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_LLCC2_SHUB_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_CLK_OFF_BMSK                   0x80000000
#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_CLK_OFF_SHFT                         0x1f

#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_CLK_ARES_BMSK                  0x00000004
#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_CLK_ARES_SHFT                         0x2
#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_CLK_ARES_NO_RESET_FVAL               0x0u
#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_CLK_ARES_RESET_FVAL                  0x1u

#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_CLK_ENABLE_BMSK                0x00000001
#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_CLK_ENABLE_SHFT                       0x0
#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_CLK_ENABLE_DISABLE_FVAL              0x0u
#define HWIO_DPCC_REG_LLCC2_SHUB_CBCR_CLK_ENABLE_ENABLE_FVAL               0x1u

//// Register LLCC3_SHUB_CBCR ////

#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_ADDR(x)                        (x+0x00000044)
#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_PHYS(x)                        (x+0x00000044)
#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_RMSK                           0x80000005
#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_SHFT                                    0
#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_IN(x)                          \
	in_dword_masked ( HWIO_DPCC_REG_LLCC3_SHUB_CBCR_ADDR(x), HWIO_DPCC_REG_LLCC3_SHUB_CBCR_RMSK)
#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_INM(x, mask)                   \
	in_dword_masked ( HWIO_DPCC_REG_LLCC3_SHUB_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_OUT(x, val)                    \
	out_dword( HWIO_DPCC_REG_LLCC3_SHUB_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_LLCC3_SHUB_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_LLCC3_SHUB_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_CLK_OFF_BMSK                   0x80000000
#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_CLK_OFF_SHFT                         0x1f

#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_CLK_ARES_BMSK                  0x00000004
#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_CLK_ARES_SHFT                         0x2
#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_CLK_ARES_NO_RESET_FVAL               0x0u
#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_CLK_ARES_RESET_FVAL                  0x1u

#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_CLK_ENABLE_BMSK                0x00000001
#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_CLK_ENABLE_SHFT                       0x0
#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_CLK_ENABLE_DISABLE_FVAL              0x0u
#define HWIO_DPCC_REG_LLCC3_SHUB_CBCR_CLK_ENABLE_ENABLE_FVAL               0x1u

//// Register MEMNOC_SHUB_CBCR ////

#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_ADDR(x)                       (x+0x00000048)
#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_PHYS(x)                       (x+0x00000048)
#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_RMSK                          0x80000005
#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_SHFT                                   0
#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_IN(x)                         \
	in_dword_masked ( HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_ADDR(x), HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_RMSK)
#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_INM(x, mask)                  \
	in_dword_masked ( HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_OUT(x, val)                   \
	out_dword( HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_CLK_OFF_BMSK                  0x80000000
#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_CLK_OFF_SHFT                        0x1f

#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_CLK_ARES_BMSK                 0x00000004
#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_CLK_ARES_SHFT                        0x2
#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_CLK_ARES_NO_RESET_FVAL              0x0u
#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_CLK_ARES_RESET_FVAL                 0x1u

#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_CLK_ENABLE_BMSK               0x00000001
#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_CLK_ENABLE_SHFT                      0x0
#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_CLK_ENABLE_DISABLE_FVAL             0x0u
#define HWIO_DPCC_REG_MEMNOC_SHUB_CBCR_CLK_ENABLE_ENABLE_FVAL              0x1u

//// Register CDSP_CBCR ////

#define HWIO_DPCC_REG_CDSP_CBCR_ADDR(x)                              (x+0x0000004c)
#define HWIO_DPCC_REG_CDSP_CBCR_PHYS(x)                              (x+0x0000004c)
#define HWIO_DPCC_REG_CDSP_CBCR_RMSK                                 0x80000005
#define HWIO_DPCC_REG_CDSP_CBCR_SHFT                                          0
#define HWIO_DPCC_REG_CDSP_CBCR_IN(x)                                \
	in_dword_masked ( HWIO_DPCC_REG_CDSP_CBCR_ADDR(x), HWIO_DPCC_REG_CDSP_CBCR_RMSK)
#define HWIO_DPCC_REG_CDSP_CBCR_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPCC_REG_CDSP_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_CDSP_CBCR_OUT(x, val)                          \
	out_dword( HWIO_DPCC_REG_CDSP_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_CDSP_CBCR_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_CDSP_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_CDSP_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_CDSP_CBCR_CLK_OFF_BMSK                         0x80000000
#define HWIO_DPCC_REG_CDSP_CBCR_CLK_OFF_SHFT                               0x1f

#define HWIO_DPCC_REG_CDSP_CBCR_CLK_ARES_BMSK                        0x00000004
#define HWIO_DPCC_REG_CDSP_CBCR_CLK_ARES_SHFT                               0x2
#define HWIO_DPCC_REG_CDSP_CBCR_CLK_ARES_NO_RESET_FVAL                     0x0u
#define HWIO_DPCC_REG_CDSP_CBCR_CLK_ARES_RESET_FVAL                        0x1u

#define HWIO_DPCC_REG_CDSP_CBCR_CLK_ENABLE_BMSK                      0x00000001
#define HWIO_DPCC_REG_CDSP_CBCR_CLK_ENABLE_SHFT                             0x0
#define HWIO_DPCC_REG_CDSP_CBCR_CLK_ENABLE_DISABLE_FVAL                    0x0u
#define HWIO_DPCC_REG_CDSP_CBCR_CLK_ENABLE_ENABLE_FVAL                     0x1u

//// Register GPU_CBCR ////

#define HWIO_DPCC_REG_GPU_CBCR_ADDR(x)                               (x+0x00000050)
#define HWIO_DPCC_REG_GPU_CBCR_PHYS(x)                               (x+0x00000050)
#define HWIO_DPCC_REG_GPU_CBCR_RMSK                                  0x80000005
#define HWIO_DPCC_REG_GPU_CBCR_SHFT                                           0
#define HWIO_DPCC_REG_GPU_CBCR_IN(x)                                 \
	in_dword_masked ( HWIO_DPCC_REG_GPU_CBCR_ADDR(x), HWIO_DPCC_REG_GPU_CBCR_RMSK)
#define HWIO_DPCC_REG_GPU_CBCR_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPCC_REG_GPU_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_GPU_CBCR_OUT(x, val)                           \
	out_dword( HWIO_DPCC_REG_GPU_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_GPU_CBCR_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_GPU_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_GPU_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_GPU_CBCR_CLK_OFF_BMSK                          0x80000000
#define HWIO_DPCC_REG_GPU_CBCR_CLK_OFF_SHFT                                0x1f

#define HWIO_DPCC_REG_GPU_CBCR_CLK_ARES_BMSK                         0x00000004
#define HWIO_DPCC_REG_GPU_CBCR_CLK_ARES_SHFT                                0x2
#define HWIO_DPCC_REG_GPU_CBCR_CLK_ARES_NO_RESET_FVAL                      0x0u
#define HWIO_DPCC_REG_GPU_CBCR_CLK_ARES_RESET_FVAL                         0x1u

#define HWIO_DPCC_REG_GPU_CBCR_CLK_ENABLE_BMSK                       0x00000001
#define HWIO_DPCC_REG_GPU_CBCR_CLK_ENABLE_SHFT                              0x0
#define HWIO_DPCC_REG_GPU_CBCR_CLK_ENABLE_DISABLE_FVAL                     0x0u
#define HWIO_DPCC_REG_GPU_CBCR_CLK_ENABLE_ENABLE_FVAL                      0x1u

//// Register MDSP_CBCR ////

#define HWIO_DPCC_REG_MDSP_CBCR_ADDR(x)                              (x+0x00000054)
#define HWIO_DPCC_REG_MDSP_CBCR_PHYS(x)                              (x+0x00000054)
#define HWIO_DPCC_REG_MDSP_CBCR_RMSK                                 0x80000005
#define HWIO_DPCC_REG_MDSP_CBCR_SHFT                                          0
#define HWIO_DPCC_REG_MDSP_CBCR_IN(x)                                \
	in_dword_masked ( HWIO_DPCC_REG_MDSP_CBCR_ADDR(x), HWIO_DPCC_REG_MDSP_CBCR_RMSK)
#define HWIO_DPCC_REG_MDSP_CBCR_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPCC_REG_MDSP_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MDSP_CBCR_OUT(x, val)                          \
	out_dword( HWIO_DPCC_REG_MDSP_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MDSP_CBCR_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MDSP_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MDSP_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MDSP_CBCR_CLK_OFF_BMSK                         0x80000000
#define HWIO_DPCC_REG_MDSP_CBCR_CLK_OFF_SHFT                               0x1f

#define HWIO_DPCC_REG_MDSP_CBCR_CLK_ARES_BMSK                        0x00000004
#define HWIO_DPCC_REG_MDSP_CBCR_CLK_ARES_SHFT                               0x2
#define HWIO_DPCC_REG_MDSP_CBCR_CLK_ARES_NO_RESET_FVAL                     0x0u
#define HWIO_DPCC_REG_MDSP_CBCR_CLK_ARES_RESET_FVAL                        0x1u

#define HWIO_DPCC_REG_MDSP_CBCR_CLK_ENABLE_BMSK                      0x00000001
#define HWIO_DPCC_REG_MDSP_CBCR_CLK_ENABLE_SHFT                             0x0
#define HWIO_DPCC_REG_MDSP_CBCR_CLK_ENABLE_DISABLE_FVAL                    0x0u
#define HWIO_DPCC_REG_MDSP_CBCR_CLK_ENABLE_ENABLE_FVAL                     0x1u

//// Register MNOC_HF_CBCR ////

#define HWIO_DPCC_REG_MNOC_HF_CBCR_ADDR(x)                           (x+0x00000058)
#define HWIO_DPCC_REG_MNOC_HF_CBCR_PHYS(x)                           (x+0x00000058)
#define HWIO_DPCC_REG_MNOC_HF_CBCR_RMSK                              0x80000005
#define HWIO_DPCC_REG_MNOC_HF_CBCR_SHFT                                       0
#define HWIO_DPCC_REG_MNOC_HF_CBCR_IN(x)                             \
	in_dword_masked ( HWIO_DPCC_REG_MNOC_HF_CBCR_ADDR(x), HWIO_DPCC_REG_MNOC_HF_CBCR_RMSK)
#define HWIO_DPCC_REG_MNOC_HF_CBCR_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPCC_REG_MNOC_HF_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MNOC_HF_CBCR_OUT(x, val)                       \
	out_dword( HWIO_DPCC_REG_MNOC_HF_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MNOC_HF_CBCR_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MNOC_HF_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MNOC_HF_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MNOC_HF_CBCR_CLK_OFF_BMSK                      0x80000000
#define HWIO_DPCC_REG_MNOC_HF_CBCR_CLK_OFF_SHFT                            0x1f

#define HWIO_DPCC_REG_MNOC_HF_CBCR_CLK_ARES_BMSK                     0x00000004
#define HWIO_DPCC_REG_MNOC_HF_CBCR_CLK_ARES_SHFT                            0x2
#define HWIO_DPCC_REG_MNOC_HF_CBCR_CLK_ARES_NO_RESET_FVAL                  0x0u
#define HWIO_DPCC_REG_MNOC_HF_CBCR_CLK_ARES_RESET_FVAL                     0x1u

#define HWIO_DPCC_REG_MNOC_HF_CBCR_CLK_ENABLE_BMSK                   0x00000001
#define HWIO_DPCC_REG_MNOC_HF_CBCR_CLK_ENABLE_SHFT                          0x0
#define HWIO_DPCC_REG_MNOC_HF_CBCR_CLK_ENABLE_DISABLE_FVAL                 0x0u
#define HWIO_DPCC_REG_MNOC_HF_CBCR_CLK_ENABLE_ENABLE_FVAL                  0x1u

//// Register MNOC_SF_CBCR ////

#define HWIO_DPCC_REG_MNOC_SF_CBCR_ADDR(x)                           (x+0x0000005c)
#define HWIO_DPCC_REG_MNOC_SF_CBCR_PHYS(x)                           (x+0x0000005c)
#define HWIO_DPCC_REG_MNOC_SF_CBCR_RMSK                              0x80000005
#define HWIO_DPCC_REG_MNOC_SF_CBCR_SHFT                                       0
#define HWIO_DPCC_REG_MNOC_SF_CBCR_IN(x)                             \
	in_dword_masked ( HWIO_DPCC_REG_MNOC_SF_CBCR_ADDR(x), HWIO_DPCC_REG_MNOC_SF_CBCR_RMSK)
#define HWIO_DPCC_REG_MNOC_SF_CBCR_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPCC_REG_MNOC_SF_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MNOC_SF_CBCR_OUT(x, val)                       \
	out_dword( HWIO_DPCC_REG_MNOC_SF_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MNOC_SF_CBCR_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MNOC_SF_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MNOC_SF_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MNOC_SF_CBCR_CLK_OFF_BMSK                      0x80000000
#define HWIO_DPCC_REG_MNOC_SF_CBCR_CLK_OFF_SHFT                            0x1f

#define HWIO_DPCC_REG_MNOC_SF_CBCR_CLK_ARES_BMSK                     0x00000004
#define HWIO_DPCC_REG_MNOC_SF_CBCR_CLK_ARES_SHFT                            0x2
#define HWIO_DPCC_REG_MNOC_SF_CBCR_CLK_ARES_NO_RESET_FVAL                  0x0u
#define HWIO_DPCC_REG_MNOC_SF_CBCR_CLK_ARES_RESET_FVAL                     0x1u

#define HWIO_DPCC_REG_MNOC_SF_CBCR_CLK_ENABLE_BMSK                   0x00000001
#define HWIO_DPCC_REG_MNOC_SF_CBCR_CLK_ENABLE_SHFT                          0x0
#define HWIO_DPCC_REG_MNOC_SF_CBCR_CLK_ENABLE_DISABLE_FVAL                 0x0u
#define HWIO_DPCC_REG_MNOC_SF_CBCR_CLK_ENABLE_ENABLE_FVAL                  0x1u

//// Register SNOC_CBCR ////

#define HWIO_DPCC_REG_SNOC_CBCR_ADDR(x)                              (x+0x00000060)
#define HWIO_DPCC_REG_SNOC_CBCR_PHYS(x)                              (x+0x00000060)
#define HWIO_DPCC_REG_SNOC_CBCR_RMSK                                 0x80000005
#define HWIO_DPCC_REG_SNOC_CBCR_SHFT                                          0
#define HWIO_DPCC_REG_SNOC_CBCR_IN(x)                                \
	in_dword_masked ( HWIO_DPCC_REG_SNOC_CBCR_ADDR(x), HWIO_DPCC_REG_SNOC_CBCR_RMSK)
#define HWIO_DPCC_REG_SNOC_CBCR_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPCC_REG_SNOC_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_SNOC_CBCR_OUT(x, val)                          \
	out_dword( HWIO_DPCC_REG_SNOC_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_SNOC_CBCR_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_SNOC_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_SNOC_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_SNOC_CBCR_CLK_OFF_BMSK                         0x80000000
#define HWIO_DPCC_REG_SNOC_CBCR_CLK_OFF_SHFT                               0x1f

#define HWIO_DPCC_REG_SNOC_CBCR_CLK_ARES_BMSK                        0x00000004
#define HWIO_DPCC_REG_SNOC_CBCR_CLK_ARES_SHFT                               0x2
#define HWIO_DPCC_REG_SNOC_CBCR_CLK_ARES_NO_RESET_FVAL                     0x0u
#define HWIO_DPCC_REG_SNOC_CBCR_CLK_ARES_RESET_FVAL                        0x1u

#define HWIO_DPCC_REG_SNOC_CBCR_CLK_ENABLE_BMSK                      0x00000001
#define HWIO_DPCC_REG_SNOC_CBCR_CLK_ENABLE_SHFT                             0x0
#define HWIO_DPCC_REG_SNOC_CBCR_CLK_ENABLE_DISABLE_FVAL                    0x0u
#define HWIO_DPCC_REG_SNOC_CBCR_CLK_ENABLE_ENABLE_FVAL                     0x1u

//// Register SNOC_GC_CBCR ////

#define HWIO_DPCC_REG_SNOC_GC_CBCR_ADDR(x)                           (x+0x00000064)
#define HWIO_DPCC_REG_SNOC_GC_CBCR_PHYS(x)                           (x+0x00000064)
#define HWIO_DPCC_REG_SNOC_GC_CBCR_RMSK                              0x80000005
#define HWIO_DPCC_REG_SNOC_GC_CBCR_SHFT                                       0
#define HWIO_DPCC_REG_SNOC_GC_CBCR_IN(x)                             \
	in_dword_masked ( HWIO_DPCC_REG_SNOC_GC_CBCR_ADDR(x), HWIO_DPCC_REG_SNOC_GC_CBCR_RMSK)
#define HWIO_DPCC_REG_SNOC_GC_CBCR_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPCC_REG_SNOC_GC_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_SNOC_GC_CBCR_OUT(x, val)                       \
	out_dword( HWIO_DPCC_REG_SNOC_GC_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_SNOC_GC_CBCR_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_SNOC_GC_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_SNOC_GC_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_SNOC_GC_CBCR_CLK_OFF_BMSK                      0x80000000
#define HWIO_DPCC_REG_SNOC_GC_CBCR_CLK_OFF_SHFT                            0x1f

#define HWIO_DPCC_REG_SNOC_GC_CBCR_CLK_ARES_BMSK                     0x00000004
#define HWIO_DPCC_REG_SNOC_GC_CBCR_CLK_ARES_SHFT                            0x2
#define HWIO_DPCC_REG_SNOC_GC_CBCR_CLK_ARES_NO_RESET_FVAL                  0x0u
#define HWIO_DPCC_REG_SNOC_GC_CBCR_CLK_ARES_RESET_FVAL                     0x1u

#define HWIO_DPCC_REG_SNOC_GC_CBCR_CLK_ENABLE_BMSK                   0x00000001
#define HWIO_DPCC_REG_SNOC_GC_CBCR_CLK_ENABLE_SHFT                          0x0
#define HWIO_DPCC_REG_SNOC_GC_CBCR_CLK_ENABLE_DISABLE_FVAL                 0x0u
#define HWIO_DPCC_REG_SNOC_GC_CBCR_CLK_ENABLE_ENABLE_FVAL                  0x1u

//// Register SNOC_HS_CBCR ////

#define HWIO_DPCC_REG_SNOC_HS_CBCR_ADDR(x)                           (x+0x00000068)
#define HWIO_DPCC_REG_SNOC_HS_CBCR_PHYS(x)                           (x+0x00000068)
#define HWIO_DPCC_REG_SNOC_HS_CBCR_RMSK                              0x80000005
#define HWIO_DPCC_REG_SNOC_HS_CBCR_SHFT                                       0
#define HWIO_DPCC_REG_SNOC_HS_CBCR_IN(x)                             \
	in_dword_masked ( HWIO_DPCC_REG_SNOC_HS_CBCR_ADDR(x), HWIO_DPCC_REG_SNOC_HS_CBCR_RMSK)
#define HWIO_DPCC_REG_SNOC_HS_CBCR_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPCC_REG_SNOC_HS_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_SNOC_HS_CBCR_OUT(x, val)                       \
	out_dword( HWIO_DPCC_REG_SNOC_HS_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_SNOC_HS_CBCR_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_SNOC_HS_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_SNOC_HS_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_SNOC_HS_CBCR_CLK_OFF_BMSK                      0x80000000
#define HWIO_DPCC_REG_SNOC_HS_CBCR_CLK_OFF_SHFT                            0x1f

#define HWIO_DPCC_REG_SNOC_HS_CBCR_CLK_ARES_BMSK                     0x00000004
#define HWIO_DPCC_REG_SNOC_HS_CBCR_CLK_ARES_SHFT                            0x2
#define HWIO_DPCC_REG_SNOC_HS_CBCR_CLK_ARES_NO_RESET_FVAL                  0x0u
#define HWIO_DPCC_REG_SNOC_HS_CBCR_CLK_ARES_RESET_FVAL                     0x1u

#define HWIO_DPCC_REG_SNOC_HS_CBCR_CLK_ENABLE_BMSK                   0x00000001
#define HWIO_DPCC_REG_SNOC_HS_CBCR_CLK_ENABLE_SHFT                          0x0
#define HWIO_DPCC_REG_SNOC_HS_CBCR_CLK_ENABLE_DISABLE_FVAL                 0x0u
#define HWIO_DPCC_REG_SNOC_HS_CBCR_CLK_ENABLE_ENABLE_FVAL                  0x1u

//// Register TCU_CBCR ////

#define HWIO_DPCC_REG_TCU_CBCR_ADDR(x)                               (x+0x0000006c)
#define HWIO_DPCC_REG_TCU_CBCR_PHYS(x)                               (x+0x0000006c)
#define HWIO_DPCC_REG_TCU_CBCR_RMSK                                  0x80000005
#define HWIO_DPCC_REG_TCU_CBCR_SHFT                                           0
#define HWIO_DPCC_REG_TCU_CBCR_IN(x)                                 \
	in_dword_masked ( HWIO_DPCC_REG_TCU_CBCR_ADDR(x), HWIO_DPCC_REG_TCU_CBCR_RMSK)
#define HWIO_DPCC_REG_TCU_CBCR_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPCC_REG_TCU_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_TCU_CBCR_OUT(x, val)                           \
	out_dword( HWIO_DPCC_REG_TCU_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_TCU_CBCR_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_TCU_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_TCU_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_TCU_CBCR_CLK_OFF_BMSK                          0x80000000
#define HWIO_DPCC_REG_TCU_CBCR_CLK_OFF_SHFT                                0x1f

#define HWIO_DPCC_REG_TCU_CBCR_CLK_ARES_BMSK                         0x00000004
#define HWIO_DPCC_REG_TCU_CBCR_CLK_ARES_SHFT                                0x2
#define HWIO_DPCC_REG_TCU_CBCR_CLK_ARES_NO_RESET_FVAL                      0x0u
#define HWIO_DPCC_REG_TCU_CBCR_CLK_ARES_RESET_FVAL                         0x1u

#define HWIO_DPCC_REG_TCU_CBCR_CLK_ENABLE_BMSK                       0x00000001
#define HWIO_DPCC_REG_TCU_CBCR_CLK_ENABLE_SHFT                              0x0
#define HWIO_DPCC_REG_TCU_CBCR_CLK_ENABLE_DISABLE_FVAL                     0x0u
#define HWIO_DPCC_REG_TCU_CBCR_CLK_ENABLE_ENABLE_FVAL                      0x1u

//// Register SHUB_CFG_CBCR ////

#define HWIO_DPCC_REG_SHUB_CFG_CBCR_ADDR(x)                          (x+0x00000070)
#define HWIO_DPCC_REG_SHUB_CFG_CBCR_PHYS(x)                          (x+0x00000070)
#define HWIO_DPCC_REG_SHUB_CFG_CBCR_RMSK                             0x80000005
#define HWIO_DPCC_REG_SHUB_CFG_CBCR_SHFT                                      0
#define HWIO_DPCC_REG_SHUB_CFG_CBCR_IN(x)                            \
	in_dword_masked ( HWIO_DPCC_REG_SHUB_CFG_CBCR_ADDR(x), HWIO_DPCC_REG_SHUB_CFG_CBCR_RMSK)
#define HWIO_DPCC_REG_SHUB_CFG_CBCR_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPCC_REG_SHUB_CFG_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_SHUB_CFG_CBCR_OUT(x, val)                      \
	out_dword( HWIO_DPCC_REG_SHUB_CFG_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_SHUB_CFG_CBCR_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_SHUB_CFG_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_SHUB_CFG_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_SHUB_CFG_CBCR_CLK_OFF_BMSK                     0x80000000
#define HWIO_DPCC_REG_SHUB_CFG_CBCR_CLK_OFF_SHFT                           0x1f

#define HWIO_DPCC_REG_SHUB_CFG_CBCR_CLK_ARES_BMSK                    0x00000004
#define HWIO_DPCC_REG_SHUB_CFG_CBCR_CLK_ARES_SHFT                           0x2
#define HWIO_DPCC_REG_SHUB_CFG_CBCR_CLK_ARES_NO_RESET_FVAL                 0x0u
#define HWIO_DPCC_REG_SHUB_CFG_CBCR_CLK_ARES_RESET_FVAL                    0x1u

#define HWIO_DPCC_REG_SHUB_CFG_CBCR_CLK_ENABLE_BMSK                  0x00000001
#define HWIO_DPCC_REG_SHUB_CFG_CBCR_CLK_ENABLE_SHFT                         0x0
#define HWIO_DPCC_REG_SHUB_CFG_CBCR_CLK_ENABLE_DISABLE_FVAL                0x0u
#define HWIO_DPCC_REG_SHUB_CFG_CBCR_CLK_ENABLE_ENABLE_FVAL                 0x1u

//// Register SHUB_ATB_CBCR ////

#define HWIO_DPCC_REG_SHUB_ATB_CBCR_ADDR(x)                          (x+0x00000074)
#define HWIO_DPCC_REG_SHUB_ATB_CBCR_PHYS(x)                          (x+0x00000074)
#define HWIO_DPCC_REG_SHUB_ATB_CBCR_RMSK                             0x80000005
#define HWIO_DPCC_REG_SHUB_ATB_CBCR_SHFT                                      0
#define HWIO_DPCC_REG_SHUB_ATB_CBCR_IN(x)                            \
	in_dword_masked ( HWIO_DPCC_REG_SHUB_ATB_CBCR_ADDR(x), HWIO_DPCC_REG_SHUB_ATB_CBCR_RMSK)
#define HWIO_DPCC_REG_SHUB_ATB_CBCR_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPCC_REG_SHUB_ATB_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_SHUB_ATB_CBCR_OUT(x, val)                      \
	out_dword( HWIO_DPCC_REG_SHUB_ATB_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_SHUB_ATB_CBCR_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_SHUB_ATB_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_SHUB_ATB_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_SHUB_ATB_CBCR_CLK_OFF_BMSK                     0x80000000
#define HWIO_DPCC_REG_SHUB_ATB_CBCR_CLK_OFF_SHFT                           0x1f

#define HWIO_DPCC_REG_SHUB_ATB_CBCR_CLK_ARES_BMSK                    0x00000004
#define HWIO_DPCC_REG_SHUB_ATB_CBCR_CLK_ARES_SHFT                           0x2
#define HWIO_DPCC_REG_SHUB_ATB_CBCR_CLK_ARES_NO_RESET_FVAL                 0x0u
#define HWIO_DPCC_REG_SHUB_ATB_CBCR_CLK_ARES_RESET_FVAL                    0x1u

#define HWIO_DPCC_REG_SHUB_ATB_CBCR_CLK_ENABLE_BMSK                  0x00000001
#define HWIO_DPCC_REG_SHUB_ATB_CBCR_CLK_ENABLE_SHFT                         0x0
#define HWIO_DPCC_REG_SHUB_ATB_CBCR_CLK_ENABLE_DISABLE_FVAL                0x0u
#define HWIO_DPCC_REG_SHUB_ATB_CBCR_CLK_ENABLE_ENABLE_FVAL                 0x1u

//// Register MC_BCR ////

#define HWIO_DPCC_REG_MC_BCR_ADDR(x)                                 (x+0x00000078)
#define HWIO_DPCC_REG_MC_BCR_PHYS(x)                                 (x+0x00000078)
#define HWIO_DPCC_REG_MC_BCR_RMSK                                    0x00000001
#define HWIO_DPCC_REG_MC_BCR_SHFT                                             0
#define HWIO_DPCC_REG_MC_BCR_IN(x)                                   \
	in_dword_masked ( HWIO_DPCC_REG_MC_BCR_ADDR(x), HWIO_DPCC_REG_MC_BCR_RMSK)
#define HWIO_DPCC_REG_MC_BCR_INM(x, mask)                            \
	in_dword_masked ( HWIO_DPCC_REG_MC_BCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC_BCR_OUT(x, val)                             \
	out_dword( HWIO_DPCC_REG_MC_BCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC_BCR_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC_BCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC_BCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC_BCR_BLK_ARES_BMSK                           0x00000001
#define HWIO_DPCC_REG_MC_BCR_BLK_ARES_SHFT                                  0x0
#define HWIO_DPCC_REG_MC_BCR_BLK_ARES_DISABLE_FVAL                         0x0u
#define HWIO_DPCC_REG_MC_BCR_BLK_ARES_ENABLE_FVAL                          0x1u

//// Register MC_GDSCR ////

#define HWIO_DPCC_REG_MC_GDSCR_ADDR(x)                               (x+0x0000007c)
#define HWIO_DPCC_REG_MC_GDSCR_PHYS(x)                               (x+0x0000007c)
#define HWIO_DPCC_REG_MC_GDSCR_RMSK                                  0xf8ffffff
#define HWIO_DPCC_REG_MC_GDSCR_SHFT                                           0
#define HWIO_DPCC_REG_MC_GDSCR_IN(x)                                 \
	in_dword_masked ( HWIO_DPCC_REG_MC_GDSCR_ADDR(x), HWIO_DPCC_REG_MC_GDSCR_RMSK)
#define HWIO_DPCC_REG_MC_GDSCR_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPCC_REG_MC_GDSCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC_GDSCR_OUT(x, val)                           \
	out_dword( HWIO_DPCC_REG_MC_GDSCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC_GDSCR_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC_GDSCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC_GDSCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC_GDSCR_PWR_ON_BMSK                           0x80000000
#define HWIO_DPCC_REG_MC_GDSCR_PWR_ON_SHFT                                 0x1f

#define HWIO_DPCC_REG_MC_GDSCR_GDSC_STATE_BMSK                       0x78000000
#define HWIO_DPCC_REG_MC_GDSCR_GDSC_STATE_SHFT                             0x1b

#define HWIO_DPCC_REG_MC_GDSCR_EN_REST_WAIT_BMSK                     0x00f00000
#define HWIO_DPCC_REG_MC_GDSCR_EN_REST_WAIT_SHFT                           0x14

#define HWIO_DPCC_REG_MC_GDSCR_EN_FEW_WAIT_BMSK                      0x000f0000
#define HWIO_DPCC_REG_MC_GDSCR_EN_FEW_WAIT_SHFT                            0x10

#define HWIO_DPCC_REG_MC_GDSCR_CLK_DIS_WAIT_BMSK                     0x0000f000
#define HWIO_DPCC_REG_MC_GDSCR_CLK_DIS_WAIT_SHFT                            0xc

#define HWIO_DPCC_REG_MC_GDSCR_RETAIN_FF_ENABLE_BMSK                 0x00000800
#define HWIO_DPCC_REG_MC_GDSCR_RETAIN_FF_ENABLE_SHFT                        0xb
#define HWIO_DPCC_REG_MC_GDSCR_RETAIN_FF_ENABLE_DISABLE_FVAL               0x0u
#define HWIO_DPCC_REG_MC_GDSCR_RETAIN_FF_ENABLE_ENABLE_FVAL                0x1u

#define HWIO_DPCC_REG_MC_GDSCR_RESTORE_BMSK                          0x00000400
#define HWIO_DPCC_REG_MC_GDSCR_RESTORE_SHFT                                 0xa
#define HWIO_DPCC_REG_MC_GDSCR_RESTORE_DISABLE_FVAL                        0x0u
#define HWIO_DPCC_REG_MC_GDSCR_RESTORE_ENABLE_FVAL                         0x1u

#define HWIO_DPCC_REG_MC_GDSCR_SAVE_BMSK                             0x00000200
#define HWIO_DPCC_REG_MC_GDSCR_SAVE_SHFT                                    0x9
#define HWIO_DPCC_REG_MC_GDSCR_SAVE_DISABLE_FVAL                           0x0u
#define HWIO_DPCC_REG_MC_GDSCR_SAVE_ENABLE_FVAL                            0x1u

#define HWIO_DPCC_REG_MC_GDSCR_RETAIN_BMSK                           0x00000100
#define HWIO_DPCC_REG_MC_GDSCR_RETAIN_SHFT                                  0x8
#define HWIO_DPCC_REG_MC_GDSCR_RETAIN_DISABLE_FVAL                         0x0u
#define HWIO_DPCC_REG_MC_GDSCR_RETAIN_ENABLE_FVAL                          0x1u

#define HWIO_DPCC_REG_MC_GDSCR_EN_REST_BMSK                          0x00000080
#define HWIO_DPCC_REG_MC_GDSCR_EN_REST_SHFT                                 0x7
#define HWIO_DPCC_REG_MC_GDSCR_EN_REST_DISABLE_FVAL                        0x0u
#define HWIO_DPCC_REG_MC_GDSCR_EN_REST_ENABLE_FVAL                         0x1u

#define HWIO_DPCC_REG_MC_GDSCR_EN_FEW_BMSK                           0x00000040
#define HWIO_DPCC_REG_MC_GDSCR_EN_FEW_SHFT                                  0x6
#define HWIO_DPCC_REG_MC_GDSCR_EN_FEW_DISABLE_FVAL                         0x0u
#define HWIO_DPCC_REG_MC_GDSCR_EN_FEW_ENABLE_FVAL                          0x1u

#define HWIO_DPCC_REG_MC_GDSCR_CLAMP_IO_BMSK                         0x00000020
#define HWIO_DPCC_REG_MC_GDSCR_CLAMP_IO_SHFT                                0x5
#define HWIO_DPCC_REG_MC_GDSCR_CLAMP_IO_DISABLE_FVAL                       0x0u
#define HWIO_DPCC_REG_MC_GDSCR_CLAMP_IO_ENABLE_FVAL                        0x1u

#define HWIO_DPCC_REG_MC_GDSCR_CLK_DISABLE_BMSK                      0x00000010
#define HWIO_DPCC_REG_MC_GDSCR_CLK_DISABLE_SHFT                             0x4
#define HWIO_DPCC_REG_MC_GDSCR_CLK_DISABLE_CLK_NOT_DISABLE_FVAL            0x0u
#define HWIO_DPCC_REG_MC_GDSCR_CLK_DISABLE_CLK_DISABLE_FVAL                0x1u

#define HWIO_DPCC_REG_MC_GDSCR_PD_ARES_BMSK                          0x00000008
#define HWIO_DPCC_REG_MC_GDSCR_PD_ARES_SHFT                                 0x3
#define HWIO_DPCC_REG_MC_GDSCR_PD_ARES_NO_RESET_FVAL                       0x0u
#define HWIO_DPCC_REG_MC_GDSCR_PD_ARES_RESET_FVAL                          0x1u

#define HWIO_DPCC_REG_MC_GDSCR_SW_OVERRIDE_BMSK                      0x00000004
#define HWIO_DPCC_REG_MC_GDSCR_SW_OVERRIDE_SHFT                             0x2
#define HWIO_DPCC_REG_MC_GDSCR_SW_OVERRIDE_DISABLE_FVAL                    0x0u
#define HWIO_DPCC_REG_MC_GDSCR_SW_OVERRIDE_ENABLE_FVAL                     0x1u

#define HWIO_DPCC_REG_MC_GDSCR_HW_CONTROL_BMSK                       0x00000002
#define HWIO_DPCC_REG_MC_GDSCR_HW_CONTROL_SHFT                              0x1
#define HWIO_DPCC_REG_MC_GDSCR_HW_CONTROL_DISABLE_FVAL                     0x0u
#define HWIO_DPCC_REG_MC_GDSCR_HW_CONTROL_ENABLE_FVAL                      0x1u

#define HWIO_DPCC_REG_MC_GDSCR_SW_COLLAPSE_BMSK                      0x00000001
#define HWIO_DPCC_REG_MC_GDSCR_SW_COLLAPSE_SHFT                             0x0
#define HWIO_DPCC_REG_MC_GDSCR_SW_COLLAPSE_DISABLE_FVAL                    0x0u
#define HWIO_DPCC_REG_MC_GDSCR_SW_COLLAPSE_ENABLE_FVAL                     0x1u

//// Register MC_CFG_GDSCR ////

#define HWIO_DPCC_REG_MC_CFG_GDSCR_ADDR(x)                           (x+0x00000080)
#define HWIO_DPCC_REG_MC_CFG_GDSCR_PHYS(x)                           (x+0x00000080)
#define HWIO_DPCC_REG_MC_CFG_GDSCR_RMSK                              0xffffffff
#define HWIO_DPCC_REG_MC_CFG_GDSCR_SHFT                                       0
#define HWIO_DPCC_REG_MC_CFG_GDSCR_IN(x)                             \
	in_dword_masked ( HWIO_DPCC_REG_MC_CFG_GDSCR_ADDR(x), HWIO_DPCC_REG_MC_CFG_GDSCR_RMSK)
#define HWIO_DPCC_REG_MC_CFG_GDSCR_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPCC_REG_MC_CFG_GDSCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC_CFG_GDSCR_OUT(x, val)                       \
	out_dword( HWIO_DPCC_REG_MC_CFG_GDSCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC_CFG_GDSCR_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC_CFG_GDSCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC_CFG_GDSCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_SPARE_CTRL_IN_BMSK           0xf0000000
#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_SPARE_CTRL_IN_SHFT                 0x1c

#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_SPARE_CTRL_OUT_BMSK          0x0f000000
#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_SPARE_CTRL_OUT_SHFT                0x18

#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_CFG_FSM_STATE_STATUS_BMSK    0x00f00000
#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_CFG_FSM_STATE_STATUS_SHFT          0x14

#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_MEM_PWR_ACK_STATUS_BMSK      0x00080000
#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_MEM_PWR_ACK_STATUS_SHFT            0x13

#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_ENR_ACK_STATUS_BMSK          0x00040000
#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_ENR_ACK_STATUS_SHFT                0x12

#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_ENF_ACK_STATUS_BMSK          0x00020000
#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_ENF_ACK_STATUS_SHFT                0x11

#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_POWER_UP_COMPLETE_BMSK       0x00010000
#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_POWER_UP_COMPLETE_SHFT             0x10

#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_POWER_DOWN_COMPLETE_BMSK     0x00008000
#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_POWER_DOWN_COMPLETE_SHFT            0xf

#define HWIO_DPCC_REG_MC_CFG_GDSCR_SOFTWARE_CONTROL_OVERRIDE_BMSK    0x00007800
#define HWIO_DPCC_REG_MC_CFG_GDSCR_SOFTWARE_CONTROL_OVERRIDE_SHFT           0xb

#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_HANDSHAKE_DIS_BMSK           0x00000400
#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_HANDSHAKE_DIS_SHFT                  0xa

#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_MEM_PERI_FORCE_IN_SW_BMSK    0x00000200
#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_MEM_PERI_FORCE_IN_SW_SHFT           0x9

#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_MEM_CORE_FORCE_IN_SW_BMSK    0x00000100
#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_MEM_CORE_FORCE_IN_SW_SHFT           0x8

#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_PHASE_RESET_EN_SW_BMSK       0x00000080
#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_PHASE_RESET_EN_SW_SHFT              0x7

#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_PHASE_RESET_DELAY_COUNT_SW_BMSK 0x00000060
#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_PHASE_RESET_DELAY_COUNT_SW_SHFT        0x5

#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_PSCBC_PWR_DWN_SW_BMSK        0x00000010
#define HWIO_DPCC_REG_MC_CFG_GDSCR_GDSC_PSCBC_PWR_DWN_SW_SHFT               0x4

#define HWIO_DPCC_REG_MC_CFG_GDSCR_UNCLAMP_IO_SOFTWARE_OVERRIDE_BMSK 0x00000008
#define HWIO_DPCC_REG_MC_CFG_GDSCR_UNCLAMP_IO_SOFTWARE_OVERRIDE_SHFT        0x3

#define HWIO_DPCC_REG_MC_CFG_GDSCR_SAVE_RESTORE_SOFTWARE_OVERRIDE_BMSK 0x00000004
#define HWIO_DPCC_REG_MC_CFG_GDSCR_SAVE_RESTORE_SOFTWARE_OVERRIDE_SHFT        0x2

#define HWIO_DPCC_REG_MC_CFG_GDSCR_CLAMP_IO_SOFTWARE_OVERRIDE_BMSK   0x00000002
#define HWIO_DPCC_REG_MC_CFG_GDSCR_CLAMP_IO_SOFTWARE_OVERRIDE_SHFT          0x1

#define HWIO_DPCC_REG_MC_CFG_GDSCR_DISABLE_CLK_SOFTWARE_OVERRIDE_BMSK 0x00000001
#define HWIO_DPCC_REG_MC_CFG_GDSCR_DISABLE_CLK_SOFTWARE_OVERRIDE_SHFT        0x0

//// Register MC0_XO_CBCR ////

#define HWIO_DPCC_REG_MC0_XO_CBCR_ADDR(x)                            (x+0x00000084)
#define HWIO_DPCC_REG_MC0_XO_CBCR_PHYS(x)                            (x+0x00000084)
#define HWIO_DPCC_REG_MC0_XO_CBCR_RMSK                               0x80000005
#define HWIO_DPCC_REG_MC0_XO_CBCR_SHFT                                        0
#define HWIO_DPCC_REG_MC0_XO_CBCR_IN(x)                              \
	in_dword_masked ( HWIO_DPCC_REG_MC0_XO_CBCR_ADDR(x), HWIO_DPCC_REG_MC0_XO_CBCR_RMSK)
#define HWIO_DPCC_REG_MC0_XO_CBCR_INM(x, mask)                       \
	in_dword_masked ( HWIO_DPCC_REG_MC0_XO_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC0_XO_CBCR_OUT(x, val)                        \
	out_dword( HWIO_DPCC_REG_MC0_XO_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC0_XO_CBCR_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC0_XO_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC0_XO_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC0_XO_CBCR_CLK_OFF_BMSK                       0x80000000
#define HWIO_DPCC_REG_MC0_XO_CBCR_CLK_OFF_SHFT                             0x1f

#define HWIO_DPCC_REG_MC0_XO_CBCR_CLK_ARES_BMSK                      0x00000004
#define HWIO_DPCC_REG_MC0_XO_CBCR_CLK_ARES_SHFT                             0x2
#define HWIO_DPCC_REG_MC0_XO_CBCR_CLK_ARES_NO_RESET_FVAL                   0x0u
#define HWIO_DPCC_REG_MC0_XO_CBCR_CLK_ARES_RESET_FVAL                      0x1u

#define HWIO_DPCC_REG_MC0_XO_CBCR_CLK_ENABLE_BMSK                    0x00000001
#define HWIO_DPCC_REG_MC0_XO_CBCR_CLK_ENABLE_SHFT                           0x0
#define HWIO_DPCC_REG_MC0_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                  0x0u
#define HWIO_DPCC_REG_MC0_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                   0x1u

//// Register MC1_XO_CBCR ////

#define HWIO_DPCC_REG_MC1_XO_CBCR_ADDR(x)                            (x+0x00000088)
#define HWIO_DPCC_REG_MC1_XO_CBCR_PHYS(x)                            (x+0x00000088)
#define HWIO_DPCC_REG_MC1_XO_CBCR_RMSK                               0x80000005
#define HWIO_DPCC_REG_MC1_XO_CBCR_SHFT                                        0
#define HWIO_DPCC_REG_MC1_XO_CBCR_IN(x)                              \
	in_dword_masked ( HWIO_DPCC_REG_MC1_XO_CBCR_ADDR(x), HWIO_DPCC_REG_MC1_XO_CBCR_RMSK)
#define HWIO_DPCC_REG_MC1_XO_CBCR_INM(x, mask)                       \
	in_dword_masked ( HWIO_DPCC_REG_MC1_XO_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC1_XO_CBCR_OUT(x, val)                        \
	out_dword( HWIO_DPCC_REG_MC1_XO_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC1_XO_CBCR_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC1_XO_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC1_XO_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC1_XO_CBCR_CLK_OFF_BMSK                       0x80000000
#define HWIO_DPCC_REG_MC1_XO_CBCR_CLK_OFF_SHFT                             0x1f

#define HWIO_DPCC_REG_MC1_XO_CBCR_CLK_ARES_BMSK                      0x00000004
#define HWIO_DPCC_REG_MC1_XO_CBCR_CLK_ARES_SHFT                             0x2
#define HWIO_DPCC_REG_MC1_XO_CBCR_CLK_ARES_NO_RESET_FVAL                   0x0u
#define HWIO_DPCC_REG_MC1_XO_CBCR_CLK_ARES_RESET_FVAL                      0x1u

#define HWIO_DPCC_REG_MC1_XO_CBCR_CLK_ENABLE_BMSK                    0x00000001
#define HWIO_DPCC_REG_MC1_XO_CBCR_CLK_ENABLE_SHFT                           0x0
#define HWIO_DPCC_REG_MC1_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                  0x0u
#define HWIO_DPCC_REG_MC1_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                   0x1u

//// Register MC2_XO_CBCR ////

#define HWIO_DPCC_REG_MC2_XO_CBCR_ADDR(x)                            (x+0x0000008c)
#define HWIO_DPCC_REG_MC2_XO_CBCR_PHYS(x)                            (x+0x0000008c)
#define HWIO_DPCC_REG_MC2_XO_CBCR_RMSK                               0x80000005
#define HWIO_DPCC_REG_MC2_XO_CBCR_SHFT                                        0
#define HWIO_DPCC_REG_MC2_XO_CBCR_IN(x)                              \
	in_dword_masked ( HWIO_DPCC_REG_MC2_XO_CBCR_ADDR(x), HWIO_DPCC_REG_MC2_XO_CBCR_RMSK)
#define HWIO_DPCC_REG_MC2_XO_CBCR_INM(x, mask)                       \
	in_dword_masked ( HWIO_DPCC_REG_MC2_XO_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC2_XO_CBCR_OUT(x, val)                        \
	out_dword( HWIO_DPCC_REG_MC2_XO_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC2_XO_CBCR_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC2_XO_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC2_XO_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC2_XO_CBCR_CLK_OFF_BMSK                       0x80000000
#define HWIO_DPCC_REG_MC2_XO_CBCR_CLK_OFF_SHFT                             0x1f

#define HWIO_DPCC_REG_MC2_XO_CBCR_CLK_ARES_BMSK                      0x00000004
#define HWIO_DPCC_REG_MC2_XO_CBCR_CLK_ARES_SHFT                             0x2
#define HWIO_DPCC_REG_MC2_XO_CBCR_CLK_ARES_NO_RESET_FVAL                   0x0u
#define HWIO_DPCC_REG_MC2_XO_CBCR_CLK_ARES_RESET_FVAL                      0x1u

#define HWIO_DPCC_REG_MC2_XO_CBCR_CLK_ENABLE_BMSK                    0x00000001
#define HWIO_DPCC_REG_MC2_XO_CBCR_CLK_ENABLE_SHFT                           0x0
#define HWIO_DPCC_REG_MC2_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                  0x0u
#define HWIO_DPCC_REG_MC2_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                   0x1u

//// Register MC3_XO_CBCR ////

#define HWIO_DPCC_REG_MC3_XO_CBCR_ADDR(x)                            (x+0x00000090)
#define HWIO_DPCC_REG_MC3_XO_CBCR_PHYS(x)                            (x+0x00000090)
#define HWIO_DPCC_REG_MC3_XO_CBCR_RMSK                               0x80000005
#define HWIO_DPCC_REG_MC3_XO_CBCR_SHFT                                        0
#define HWIO_DPCC_REG_MC3_XO_CBCR_IN(x)                              \
	in_dword_masked ( HWIO_DPCC_REG_MC3_XO_CBCR_ADDR(x), HWIO_DPCC_REG_MC3_XO_CBCR_RMSK)
#define HWIO_DPCC_REG_MC3_XO_CBCR_INM(x, mask)                       \
	in_dword_masked ( HWIO_DPCC_REG_MC3_XO_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC3_XO_CBCR_OUT(x, val)                        \
	out_dword( HWIO_DPCC_REG_MC3_XO_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC3_XO_CBCR_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC3_XO_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC3_XO_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC3_XO_CBCR_CLK_OFF_BMSK                       0x80000000
#define HWIO_DPCC_REG_MC3_XO_CBCR_CLK_OFF_SHFT                             0x1f

#define HWIO_DPCC_REG_MC3_XO_CBCR_CLK_ARES_BMSK                      0x00000004
#define HWIO_DPCC_REG_MC3_XO_CBCR_CLK_ARES_SHFT                             0x2
#define HWIO_DPCC_REG_MC3_XO_CBCR_CLK_ARES_NO_RESET_FVAL                   0x0u
#define HWIO_DPCC_REG_MC3_XO_CBCR_CLK_ARES_RESET_FVAL                      0x1u

#define HWIO_DPCC_REG_MC3_XO_CBCR_CLK_ENABLE_BMSK                    0x00000001
#define HWIO_DPCC_REG_MC3_XO_CBCR_CLK_ENABLE_SHFT                           0x0
#define HWIO_DPCC_REG_MC3_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                  0x0u
#define HWIO_DPCC_REG_MC3_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                   0x1u

//// Register MC0_SLEEP_CBCR ////

#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_ADDR(x)                         (x+0x00000094)
#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_PHYS(x)                         (x+0x00000094)
#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_RMSK                            0x80000005
#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_SHFT                                     0
#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_IN(x)                           \
	in_dword_masked ( HWIO_DPCC_REG_MC0_SLEEP_CBCR_ADDR(x), HWIO_DPCC_REG_MC0_SLEEP_CBCR_RMSK)
#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPCC_REG_MC0_SLEEP_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_OUT(x, val)                     \
	out_dword( HWIO_DPCC_REG_MC0_SLEEP_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC0_SLEEP_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC0_SLEEP_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_CLK_OFF_BMSK                    0x80000000
#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_CLK_OFF_SHFT                          0x1f

#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_CLK_ARES_BMSK                   0x00000004
#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_CLK_ARES_SHFT                          0x2
#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_CLK_ARES_NO_RESET_FVAL                0x0u
#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_CLK_ARES_RESET_FVAL                   0x1u

#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_CLK_ENABLE_BMSK                 0x00000001
#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_CLK_ENABLE_SHFT                        0x0
#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL               0x0u
#define HWIO_DPCC_REG_MC0_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                0x1u

//// Register MC1_SLEEP_CBCR ////

#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_ADDR(x)                         (x+0x00000098)
#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_PHYS(x)                         (x+0x00000098)
#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_RMSK                            0x80000005
#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_SHFT                                     0
#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_IN(x)                           \
	in_dword_masked ( HWIO_DPCC_REG_MC1_SLEEP_CBCR_ADDR(x), HWIO_DPCC_REG_MC1_SLEEP_CBCR_RMSK)
#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPCC_REG_MC1_SLEEP_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_OUT(x, val)                     \
	out_dword( HWIO_DPCC_REG_MC1_SLEEP_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC1_SLEEP_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC1_SLEEP_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_CLK_OFF_BMSK                    0x80000000
#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_CLK_OFF_SHFT                          0x1f

#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_CLK_ARES_BMSK                   0x00000004
#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_CLK_ARES_SHFT                          0x2
#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_CLK_ARES_NO_RESET_FVAL                0x0u
#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_CLK_ARES_RESET_FVAL                   0x1u

#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_CLK_ENABLE_BMSK                 0x00000001
#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_CLK_ENABLE_SHFT                        0x0
#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL               0x0u
#define HWIO_DPCC_REG_MC1_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                0x1u

//// Register MC2_SLEEP_CBCR ////

#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_ADDR(x)                         (x+0x0000009c)
#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_PHYS(x)                         (x+0x0000009c)
#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_RMSK                            0x80000005
#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_SHFT                                     0
#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_IN(x)                           \
	in_dword_masked ( HWIO_DPCC_REG_MC2_SLEEP_CBCR_ADDR(x), HWIO_DPCC_REG_MC2_SLEEP_CBCR_RMSK)
#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPCC_REG_MC2_SLEEP_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_OUT(x, val)                     \
	out_dword( HWIO_DPCC_REG_MC2_SLEEP_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC2_SLEEP_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC2_SLEEP_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_CLK_OFF_BMSK                    0x80000000
#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_CLK_OFF_SHFT                          0x1f

#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_CLK_ARES_BMSK                   0x00000004
#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_CLK_ARES_SHFT                          0x2
#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_CLK_ARES_NO_RESET_FVAL                0x0u
#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_CLK_ARES_RESET_FVAL                   0x1u

#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_CLK_ENABLE_BMSK                 0x00000001
#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_CLK_ENABLE_SHFT                        0x0
#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL               0x0u
#define HWIO_DPCC_REG_MC2_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                0x1u

//// Register MC3_SLEEP_CBCR ////

#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_ADDR(x)                         (x+0x000000a0)
#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_PHYS(x)                         (x+0x000000a0)
#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_RMSK                            0x80000005
#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_SHFT                                     0
#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_IN(x)                           \
	in_dword_masked ( HWIO_DPCC_REG_MC3_SLEEP_CBCR_ADDR(x), HWIO_DPCC_REG_MC3_SLEEP_CBCR_RMSK)
#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPCC_REG_MC3_SLEEP_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_OUT(x, val)                     \
	out_dword( HWIO_DPCC_REG_MC3_SLEEP_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC3_SLEEP_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC3_SLEEP_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_CLK_OFF_BMSK                    0x80000000
#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_CLK_OFF_SHFT                          0x1f

#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_CLK_ARES_BMSK                   0x00000004
#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_CLK_ARES_SHFT                          0x2
#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_CLK_ARES_NO_RESET_FVAL                0x0u
#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_CLK_ARES_RESET_FVAL                   0x1u

#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_CLK_ENABLE_BMSK                 0x00000001
#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_CLK_ENABLE_SHFT                        0x0
#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL               0x0u
#define HWIO_DPCC_REG_MC3_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                0x1u

//// Register MC0_SHUB_CBCR ////

#define HWIO_DPCC_REG_MC0_SHUB_CBCR_ADDR(x)                          (x+0x000000a4)
#define HWIO_DPCC_REG_MC0_SHUB_CBCR_PHYS(x)                          (x+0x000000a4)
#define HWIO_DPCC_REG_MC0_SHUB_CBCR_RMSK                             0x80000005
#define HWIO_DPCC_REG_MC0_SHUB_CBCR_SHFT                                      0
#define HWIO_DPCC_REG_MC0_SHUB_CBCR_IN(x)                            \
	in_dword_masked ( HWIO_DPCC_REG_MC0_SHUB_CBCR_ADDR(x), HWIO_DPCC_REG_MC0_SHUB_CBCR_RMSK)
#define HWIO_DPCC_REG_MC0_SHUB_CBCR_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPCC_REG_MC0_SHUB_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC0_SHUB_CBCR_OUT(x, val)                      \
	out_dword( HWIO_DPCC_REG_MC0_SHUB_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC0_SHUB_CBCR_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC0_SHUB_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC0_SHUB_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC0_SHUB_CBCR_CLK_OFF_BMSK                     0x80000000
#define HWIO_DPCC_REG_MC0_SHUB_CBCR_CLK_OFF_SHFT                           0x1f

#define HWIO_DPCC_REG_MC0_SHUB_CBCR_CLK_ARES_BMSK                    0x00000004
#define HWIO_DPCC_REG_MC0_SHUB_CBCR_CLK_ARES_SHFT                           0x2
#define HWIO_DPCC_REG_MC0_SHUB_CBCR_CLK_ARES_NO_RESET_FVAL                 0x0u
#define HWIO_DPCC_REG_MC0_SHUB_CBCR_CLK_ARES_RESET_FVAL                    0x1u

#define HWIO_DPCC_REG_MC0_SHUB_CBCR_CLK_ENABLE_BMSK                  0x00000001
#define HWIO_DPCC_REG_MC0_SHUB_CBCR_CLK_ENABLE_SHFT                         0x0
#define HWIO_DPCC_REG_MC0_SHUB_CBCR_CLK_ENABLE_DISABLE_FVAL                0x0u
#define HWIO_DPCC_REG_MC0_SHUB_CBCR_CLK_ENABLE_ENABLE_FVAL                 0x1u

//// Register MC1_SHUB_CBCR ////

#define HWIO_DPCC_REG_MC1_SHUB_CBCR_ADDR(x)                          (x+0x000000a8)
#define HWIO_DPCC_REG_MC1_SHUB_CBCR_PHYS(x)                          (x+0x000000a8)
#define HWIO_DPCC_REG_MC1_SHUB_CBCR_RMSK                             0x80000005
#define HWIO_DPCC_REG_MC1_SHUB_CBCR_SHFT                                      0
#define HWIO_DPCC_REG_MC1_SHUB_CBCR_IN(x)                            \
	in_dword_masked ( HWIO_DPCC_REG_MC1_SHUB_CBCR_ADDR(x), HWIO_DPCC_REG_MC1_SHUB_CBCR_RMSK)
#define HWIO_DPCC_REG_MC1_SHUB_CBCR_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPCC_REG_MC1_SHUB_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC1_SHUB_CBCR_OUT(x, val)                      \
	out_dword( HWIO_DPCC_REG_MC1_SHUB_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC1_SHUB_CBCR_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC1_SHUB_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC1_SHUB_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC1_SHUB_CBCR_CLK_OFF_BMSK                     0x80000000
#define HWIO_DPCC_REG_MC1_SHUB_CBCR_CLK_OFF_SHFT                           0x1f

#define HWIO_DPCC_REG_MC1_SHUB_CBCR_CLK_ARES_BMSK                    0x00000004
#define HWIO_DPCC_REG_MC1_SHUB_CBCR_CLK_ARES_SHFT                           0x2
#define HWIO_DPCC_REG_MC1_SHUB_CBCR_CLK_ARES_NO_RESET_FVAL                 0x0u
#define HWIO_DPCC_REG_MC1_SHUB_CBCR_CLK_ARES_RESET_FVAL                    0x1u

#define HWIO_DPCC_REG_MC1_SHUB_CBCR_CLK_ENABLE_BMSK                  0x00000001
#define HWIO_DPCC_REG_MC1_SHUB_CBCR_CLK_ENABLE_SHFT                         0x0
#define HWIO_DPCC_REG_MC1_SHUB_CBCR_CLK_ENABLE_DISABLE_FVAL                0x0u
#define HWIO_DPCC_REG_MC1_SHUB_CBCR_CLK_ENABLE_ENABLE_FVAL                 0x1u

//// Register MC2_SHUB_CBCR ////

#define HWIO_DPCC_REG_MC2_SHUB_CBCR_ADDR(x)                          (x+0x000000ac)
#define HWIO_DPCC_REG_MC2_SHUB_CBCR_PHYS(x)                          (x+0x000000ac)
#define HWIO_DPCC_REG_MC2_SHUB_CBCR_RMSK                             0x80000005
#define HWIO_DPCC_REG_MC2_SHUB_CBCR_SHFT                                      0
#define HWIO_DPCC_REG_MC2_SHUB_CBCR_IN(x)                            \
	in_dword_masked ( HWIO_DPCC_REG_MC2_SHUB_CBCR_ADDR(x), HWIO_DPCC_REG_MC2_SHUB_CBCR_RMSK)
#define HWIO_DPCC_REG_MC2_SHUB_CBCR_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPCC_REG_MC2_SHUB_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC2_SHUB_CBCR_OUT(x, val)                      \
	out_dword( HWIO_DPCC_REG_MC2_SHUB_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC2_SHUB_CBCR_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC2_SHUB_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC2_SHUB_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC2_SHUB_CBCR_CLK_OFF_BMSK                     0x80000000
#define HWIO_DPCC_REG_MC2_SHUB_CBCR_CLK_OFF_SHFT                           0x1f

#define HWIO_DPCC_REG_MC2_SHUB_CBCR_CLK_ARES_BMSK                    0x00000004
#define HWIO_DPCC_REG_MC2_SHUB_CBCR_CLK_ARES_SHFT                           0x2
#define HWIO_DPCC_REG_MC2_SHUB_CBCR_CLK_ARES_NO_RESET_FVAL                 0x0u
#define HWIO_DPCC_REG_MC2_SHUB_CBCR_CLK_ARES_RESET_FVAL                    0x1u

#define HWIO_DPCC_REG_MC2_SHUB_CBCR_CLK_ENABLE_BMSK                  0x00000001
#define HWIO_DPCC_REG_MC2_SHUB_CBCR_CLK_ENABLE_SHFT                         0x0
#define HWIO_DPCC_REG_MC2_SHUB_CBCR_CLK_ENABLE_DISABLE_FVAL                0x0u
#define HWIO_DPCC_REG_MC2_SHUB_CBCR_CLK_ENABLE_ENABLE_FVAL                 0x1u

//// Register MC3_SHUB_CBCR ////

#define HWIO_DPCC_REG_MC3_SHUB_CBCR_ADDR(x)                          (x+0x000000b0)
#define HWIO_DPCC_REG_MC3_SHUB_CBCR_PHYS(x)                          (x+0x000000b0)
#define HWIO_DPCC_REG_MC3_SHUB_CBCR_RMSK                             0x80000005
#define HWIO_DPCC_REG_MC3_SHUB_CBCR_SHFT                                      0
#define HWIO_DPCC_REG_MC3_SHUB_CBCR_IN(x)                            \
	in_dword_masked ( HWIO_DPCC_REG_MC3_SHUB_CBCR_ADDR(x), HWIO_DPCC_REG_MC3_SHUB_CBCR_RMSK)
#define HWIO_DPCC_REG_MC3_SHUB_CBCR_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPCC_REG_MC3_SHUB_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC3_SHUB_CBCR_OUT(x, val)                      \
	out_dword( HWIO_DPCC_REG_MC3_SHUB_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC3_SHUB_CBCR_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC3_SHUB_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC3_SHUB_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC3_SHUB_CBCR_CLK_OFF_BMSK                     0x80000000
#define HWIO_DPCC_REG_MC3_SHUB_CBCR_CLK_OFF_SHFT                           0x1f

#define HWIO_DPCC_REG_MC3_SHUB_CBCR_CLK_ARES_BMSK                    0x00000004
#define HWIO_DPCC_REG_MC3_SHUB_CBCR_CLK_ARES_SHFT                           0x2
#define HWIO_DPCC_REG_MC3_SHUB_CBCR_CLK_ARES_NO_RESET_FVAL                 0x0u
#define HWIO_DPCC_REG_MC3_SHUB_CBCR_CLK_ARES_RESET_FVAL                    0x1u

#define HWIO_DPCC_REG_MC3_SHUB_CBCR_CLK_ENABLE_BMSK                  0x00000001
#define HWIO_DPCC_REG_MC3_SHUB_CBCR_CLK_ENABLE_SHFT                         0x0
#define HWIO_DPCC_REG_MC3_SHUB_CBCR_CLK_ENABLE_DISABLE_FVAL                0x0u
#define HWIO_DPCC_REG_MC3_SHUB_CBCR_CLK_ENABLE_ENABLE_FVAL                 0x1u

//// Register MC_CFG_CBCR ////

#define HWIO_DPCC_REG_MC_CFG_CBCR_ADDR(x)                            (x+0x000000b4)
#define HWIO_DPCC_REG_MC_CFG_CBCR_PHYS(x)                            (x+0x000000b4)
#define HWIO_DPCC_REG_MC_CFG_CBCR_RMSK                               0x80000005
#define HWIO_DPCC_REG_MC_CFG_CBCR_SHFT                                        0
#define HWIO_DPCC_REG_MC_CFG_CBCR_IN(x)                              \
	in_dword_masked ( HWIO_DPCC_REG_MC_CFG_CBCR_ADDR(x), HWIO_DPCC_REG_MC_CFG_CBCR_RMSK)
#define HWIO_DPCC_REG_MC_CFG_CBCR_INM(x, mask)                       \
	in_dword_masked ( HWIO_DPCC_REG_MC_CFG_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC_CFG_CBCR_OUT(x, val)                        \
	out_dword( HWIO_DPCC_REG_MC_CFG_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC_CFG_CBCR_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC_CFG_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC_CFG_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC_CFG_CBCR_CLK_OFF_BMSK                       0x80000000
#define HWIO_DPCC_REG_MC_CFG_CBCR_CLK_OFF_SHFT                             0x1f

#define HWIO_DPCC_REG_MC_CFG_CBCR_CLK_ARES_BMSK                      0x00000004
#define HWIO_DPCC_REG_MC_CFG_CBCR_CLK_ARES_SHFT                             0x2
#define HWIO_DPCC_REG_MC_CFG_CBCR_CLK_ARES_NO_RESET_FVAL                   0x0u
#define HWIO_DPCC_REG_MC_CFG_CBCR_CLK_ARES_RESET_FVAL                      0x1u

#define HWIO_DPCC_REG_MC_CFG_CBCR_CLK_ENABLE_BMSK                    0x00000001
#define HWIO_DPCC_REG_MC_CFG_CBCR_CLK_ENABLE_SHFT                           0x0
#define HWIO_DPCC_REG_MC_CFG_CBCR_CLK_ENABLE_DISABLE_FVAL                  0x0u
#define HWIO_DPCC_REG_MC_CFG_CBCR_CLK_ENABLE_ENABLE_FVAL                   0x1u

//// Register MC_ATB_CBCR ////

#define HWIO_DPCC_REG_MC_ATB_CBCR_ADDR(x)                            (x+0x000000b8)
#define HWIO_DPCC_REG_MC_ATB_CBCR_PHYS(x)                            (x+0x000000b8)
#define HWIO_DPCC_REG_MC_ATB_CBCR_RMSK                               0x80000005
#define HWIO_DPCC_REG_MC_ATB_CBCR_SHFT                                        0
#define HWIO_DPCC_REG_MC_ATB_CBCR_IN(x)                              \
	in_dword_masked ( HWIO_DPCC_REG_MC_ATB_CBCR_ADDR(x), HWIO_DPCC_REG_MC_ATB_CBCR_RMSK)
#define HWIO_DPCC_REG_MC_ATB_CBCR_INM(x, mask)                       \
	in_dword_masked ( HWIO_DPCC_REG_MC_ATB_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MC_ATB_CBCR_OUT(x, val)                        \
	out_dword( HWIO_DPCC_REG_MC_ATB_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MC_ATB_CBCR_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MC_ATB_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MC_ATB_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MC_ATB_CBCR_CLK_OFF_BMSK                       0x80000000
#define HWIO_DPCC_REG_MC_ATB_CBCR_CLK_OFF_SHFT                             0x1f

#define HWIO_DPCC_REG_MC_ATB_CBCR_CLK_ARES_BMSK                      0x00000004
#define HWIO_DPCC_REG_MC_ATB_CBCR_CLK_ARES_SHFT                             0x2
#define HWIO_DPCC_REG_MC_ATB_CBCR_CLK_ARES_NO_RESET_FVAL                   0x0u
#define HWIO_DPCC_REG_MC_ATB_CBCR_CLK_ARES_RESET_FVAL                      0x1u

#define HWIO_DPCC_REG_MC_ATB_CBCR_CLK_ENABLE_BMSK                    0x00000001
#define HWIO_DPCC_REG_MC_ATB_CBCR_CLK_ENABLE_SHFT                           0x0
#define HWIO_DPCC_REG_MC_ATB_CBCR_CLK_ENABLE_DISABLE_FVAL                  0x0u
#define HWIO_DPCC_REG_MC_ATB_CBCR_CLK_ENABLE_ENABLE_FVAL                   0x1u

//// Register PHY_BCR ////

#define HWIO_DPCC_REG_PHY_BCR_ADDR(x)                                (x+0x000000bc)
#define HWIO_DPCC_REG_PHY_BCR_PHYS(x)                                (x+0x000000bc)
#define HWIO_DPCC_REG_PHY_BCR_RMSK                                   0x00000001
#define HWIO_DPCC_REG_PHY_BCR_SHFT                                            0
#define HWIO_DPCC_REG_PHY_BCR_IN(x)                                  \
	in_dword_masked ( HWIO_DPCC_REG_PHY_BCR_ADDR(x), HWIO_DPCC_REG_PHY_BCR_RMSK)
#define HWIO_DPCC_REG_PHY_BCR_INM(x, mask)                           \
	in_dword_masked ( HWIO_DPCC_REG_PHY_BCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_PHY_BCR_OUT(x, val)                            \
	out_dword( HWIO_DPCC_REG_PHY_BCR_ADDR(x), val)
#define HWIO_DPCC_REG_PHY_BCR_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_PHY_BCR_ADDR(x), mask, val, HWIO_DPCC_REG_PHY_BCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_PHY_BCR_BLK_ARES_BMSK                          0x00000001
#define HWIO_DPCC_REG_PHY_BCR_BLK_ARES_SHFT                                 0x0
#define HWIO_DPCC_REG_PHY_BCR_BLK_ARES_DISABLE_FVAL                        0x0u
#define HWIO_DPCC_REG_PHY_BCR_BLK_ARES_ENABLE_FVAL                         0x1u

//// Register PHY_GDSCR ////

#define HWIO_DPCC_REG_PHY_GDSCR_ADDR(x)                              (x+0x000000c0)
#define HWIO_DPCC_REG_PHY_GDSCR_PHYS(x)                              (x+0x000000c0)
#define HWIO_DPCC_REG_PHY_GDSCR_RMSK                                 0xf8ffffff
#define HWIO_DPCC_REG_PHY_GDSCR_SHFT                                          0
#define HWIO_DPCC_REG_PHY_GDSCR_IN(x)                                \
	in_dword_masked ( HWIO_DPCC_REG_PHY_GDSCR_ADDR(x), HWIO_DPCC_REG_PHY_GDSCR_RMSK)
#define HWIO_DPCC_REG_PHY_GDSCR_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPCC_REG_PHY_GDSCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_PHY_GDSCR_OUT(x, val)                          \
	out_dword( HWIO_DPCC_REG_PHY_GDSCR_ADDR(x), val)
#define HWIO_DPCC_REG_PHY_GDSCR_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_PHY_GDSCR_ADDR(x), mask, val, HWIO_DPCC_REG_PHY_GDSCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_PHY_GDSCR_PWR_ON_BMSK                          0x80000000
#define HWIO_DPCC_REG_PHY_GDSCR_PWR_ON_SHFT                                0x1f

#define HWIO_DPCC_REG_PHY_GDSCR_GDSC_STATE_BMSK                      0x78000000
#define HWIO_DPCC_REG_PHY_GDSCR_GDSC_STATE_SHFT                            0x1b

#define HWIO_DPCC_REG_PHY_GDSCR_EN_REST_WAIT_BMSK                    0x00f00000
#define HWIO_DPCC_REG_PHY_GDSCR_EN_REST_WAIT_SHFT                          0x14

#define HWIO_DPCC_REG_PHY_GDSCR_EN_FEW_WAIT_BMSK                     0x000f0000
#define HWIO_DPCC_REG_PHY_GDSCR_EN_FEW_WAIT_SHFT                           0x10

#define HWIO_DPCC_REG_PHY_GDSCR_CLK_DIS_WAIT_BMSK                    0x0000f000
#define HWIO_DPCC_REG_PHY_GDSCR_CLK_DIS_WAIT_SHFT                           0xc

#define HWIO_DPCC_REG_PHY_GDSCR_RETAIN_FF_ENABLE_BMSK                0x00000800
#define HWIO_DPCC_REG_PHY_GDSCR_RETAIN_FF_ENABLE_SHFT                       0xb
#define HWIO_DPCC_REG_PHY_GDSCR_RETAIN_FF_ENABLE_DISABLE_FVAL              0x0u
#define HWIO_DPCC_REG_PHY_GDSCR_RETAIN_FF_ENABLE_ENABLE_FVAL               0x1u

#define HWIO_DPCC_REG_PHY_GDSCR_RESTORE_BMSK                         0x00000400
#define HWIO_DPCC_REG_PHY_GDSCR_RESTORE_SHFT                                0xa
#define HWIO_DPCC_REG_PHY_GDSCR_RESTORE_DISABLE_FVAL                       0x0u
#define HWIO_DPCC_REG_PHY_GDSCR_RESTORE_ENABLE_FVAL                        0x1u

#define HWIO_DPCC_REG_PHY_GDSCR_SAVE_BMSK                            0x00000200
#define HWIO_DPCC_REG_PHY_GDSCR_SAVE_SHFT                                   0x9
#define HWIO_DPCC_REG_PHY_GDSCR_SAVE_DISABLE_FVAL                          0x0u
#define HWIO_DPCC_REG_PHY_GDSCR_SAVE_ENABLE_FVAL                           0x1u

#define HWIO_DPCC_REG_PHY_GDSCR_RETAIN_BMSK                          0x00000100
#define HWIO_DPCC_REG_PHY_GDSCR_RETAIN_SHFT                                 0x8
#define HWIO_DPCC_REG_PHY_GDSCR_RETAIN_DISABLE_FVAL                        0x0u
#define HWIO_DPCC_REG_PHY_GDSCR_RETAIN_ENABLE_FVAL                         0x1u

#define HWIO_DPCC_REG_PHY_GDSCR_EN_REST_BMSK                         0x00000080
#define HWIO_DPCC_REG_PHY_GDSCR_EN_REST_SHFT                                0x7
#define HWIO_DPCC_REG_PHY_GDSCR_EN_REST_DISABLE_FVAL                       0x0u
#define HWIO_DPCC_REG_PHY_GDSCR_EN_REST_ENABLE_FVAL                        0x1u

#define HWIO_DPCC_REG_PHY_GDSCR_EN_FEW_BMSK                          0x00000040
#define HWIO_DPCC_REG_PHY_GDSCR_EN_FEW_SHFT                                 0x6
#define HWIO_DPCC_REG_PHY_GDSCR_EN_FEW_DISABLE_FVAL                        0x0u
#define HWIO_DPCC_REG_PHY_GDSCR_EN_FEW_ENABLE_FVAL                         0x1u

#define HWIO_DPCC_REG_PHY_GDSCR_CLAMP_IO_BMSK                        0x00000020
#define HWIO_DPCC_REG_PHY_GDSCR_CLAMP_IO_SHFT                               0x5
#define HWIO_DPCC_REG_PHY_GDSCR_CLAMP_IO_DISABLE_FVAL                      0x0u
#define HWIO_DPCC_REG_PHY_GDSCR_CLAMP_IO_ENABLE_FVAL                       0x1u

#define HWIO_DPCC_REG_PHY_GDSCR_CLK_DISABLE_BMSK                     0x00000010
#define HWIO_DPCC_REG_PHY_GDSCR_CLK_DISABLE_SHFT                            0x4
#define HWIO_DPCC_REG_PHY_GDSCR_CLK_DISABLE_CLK_NOT_DISABLE_FVAL           0x0u
#define HWIO_DPCC_REG_PHY_GDSCR_CLK_DISABLE_CLK_DISABLE_FVAL               0x1u

#define HWIO_DPCC_REG_PHY_GDSCR_PD_ARES_BMSK                         0x00000008
#define HWIO_DPCC_REG_PHY_GDSCR_PD_ARES_SHFT                                0x3
#define HWIO_DPCC_REG_PHY_GDSCR_PD_ARES_NO_RESET_FVAL                      0x0u
#define HWIO_DPCC_REG_PHY_GDSCR_PD_ARES_RESET_FVAL                         0x1u

#define HWIO_DPCC_REG_PHY_GDSCR_SW_OVERRIDE_BMSK                     0x00000004
#define HWIO_DPCC_REG_PHY_GDSCR_SW_OVERRIDE_SHFT                            0x2
#define HWIO_DPCC_REG_PHY_GDSCR_SW_OVERRIDE_DISABLE_FVAL                   0x0u
#define HWIO_DPCC_REG_PHY_GDSCR_SW_OVERRIDE_ENABLE_FVAL                    0x1u

#define HWIO_DPCC_REG_PHY_GDSCR_HW_CONTROL_BMSK                      0x00000002
#define HWIO_DPCC_REG_PHY_GDSCR_HW_CONTROL_SHFT                             0x1
#define HWIO_DPCC_REG_PHY_GDSCR_HW_CONTROL_DISABLE_FVAL                    0x0u
#define HWIO_DPCC_REG_PHY_GDSCR_HW_CONTROL_ENABLE_FVAL                     0x1u

#define HWIO_DPCC_REG_PHY_GDSCR_SW_COLLAPSE_BMSK                     0x00000001
#define HWIO_DPCC_REG_PHY_GDSCR_SW_COLLAPSE_SHFT                            0x0
#define HWIO_DPCC_REG_PHY_GDSCR_SW_COLLAPSE_DISABLE_FVAL                   0x0u
#define HWIO_DPCC_REG_PHY_GDSCR_SW_COLLAPSE_ENABLE_FVAL                    0x1u

//// Register PHY_CFG_GDSCR ////

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_ADDR(x)                          (x+0x000000c4)
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_PHYS(x)                          (x+0x000000c4)
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_RMSK                             0xffffffff
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_SHFT                                      0
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_IN(x)                            \
	in_dword_masked ( HWIO_DPCC_REG_PHY_CFG_GDSCR_ADDR(x), HWIO_DPCC_REG_PHY_CFG_GDSCR_RMSK)
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPCC_REG_PHY_CFG_GDSCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_OUT(x, val)                      \
	out_dword( HWIO_DPCC_REG_PHY_CFG_GDSCR_ADDR(x), val)
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_PHY_CFG_GDSCR_ADDR(x), mask, val, HWIO_DPCC_REG_PHY_CFG_GDSCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_SPARE_CTRL_IN_BMSK          0xf0000000
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_SPARE_CTRL_IN_SHFT                0x1c

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_SPARE_CTRL_OUT_BMSK         0x0f000000
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_SPARE_CTRL_OUT_SHFT               0x18

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_CFG_FSM_STATE_STATUS_BMSK   0x00f00000
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_CFG_FSM_STATE_STATUS_SHFT         0x14

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_MEM_PWR_ACK_STATUS_BMSK     0x00080000
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_MEM_PWR_ACK_STATUS_SHFT           0x13

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_ENR_ACK_STATUS_BMSK         0x00040000
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_ENR_ACK_STATUS_SHFT               0x12

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_ENF_ACK_STATUS_BMSK         0x00020000
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_ENF_ACK_STATUS_SHFT               0x11

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_POWER_UP_COMPLETE_BMSK      0x00010000
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_POWER_UP_COMPLETE_SHFT            0x10

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_POWER_DOWN_COMPLETE_BMSK    0x00008000
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_POWER_DOWN_COMPLETE_SHFT           0xf

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_SOFTWARE_CONTROL_OVERRIDE_BMSK   0x00007800
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_SOFTWARE_CONTROL_OVERRIDE_SHFT          0xb

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_HANDSHAKE_DIS_BMSK          0x00000400
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_HANDSHAKE_DIS_SHFT                 0xa

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_MEM_PERI_FORCE_IN_SW_BMSK   0x00000200
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_MEM_PERI_FORCE_IN_SW_SHFT          0x9

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_MEM_CORE_FORCE_IN_SW_BMSK   0x00000100
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_MEM_CORE_FORCE_IN_SW_SHFT          0x8

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_PHASE_RESET_EN_SW_BMSK      0x00000080
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_PHASE_RESET_EN_SW_SHFT             0x7

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_PHASE_RESET_DELAY_COUNT_SW_BMSK 0x00000060
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_PHASE_RESET_DELAY_COUNT_SW_SHFT        0x5

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_PSCBC_PWR_DWN_SW_BMSK       0x00000010
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_GDSC_PSCBC_PWR_DWN_SW_SHFT              0x4

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_UNCLAMP_IO_SOFTWARE_OVERRIDE_BMSK 0x00000008
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_UNCLAMP_IO_SOFTWARE_OVERRIDE_SHFT        0x3

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_SAVE_RESTORE_SOFTWARE_OVERRIDE_BMSK 0x00000004
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_SAVE_RESTORE_SOFTWARE_OVERRIDE_SHFT        0x2

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_CLAMP_IO_SOFTWARE_OVERRIDE_BMSK  0x00000002
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_CLAMP_IO_SOFTWARE_OVERRIDE_SHFT         0x1

#define HWIO_DPCC_REG_PHY_CFG_GDSCR_DISABLE_CLK_SOFTWARE_OVERRIDE_BMSK 0x00000001
#define HWIO_DPCC_REG_PHY_CFG_GDSCR_DISABLE_CLK_SOFTWARE_OVERRIDE_SHFT        0x0

//// Register PHY_XO_CBCR ////

#define HWIO_DPCC_REG_PHY_XO_CBCR_ADDR(x)                            (x+0x000000c8)
#define HWIO_DPCC_REG_PHY_XO_CBCR_PHYS(x)                            (x+0x000000c8)
#define HWIO_DPCC_REG_PHY_XO_CBCR_RMSK                               0x80000005
#define HWIO_DPCC_REG_PHY_XO_CBCR_SHFT                                        0
#define HWIO_DPCC_REG_PHY_XO_CBCR_IN(x)                              \
	in_dword_masked ( HWIO_DPCC_REG_PHY_XO_CBCR_ADDR(x), HWIO_DPCC_REG_PHY_XO_CBCR_RMSK)
#define HWIO_DPCC_REG_PHY_XO_CBCR_INM(x, mask)                       \
	in_dword_masked ( HWIO_DPCC_REG_PHY_XO_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_PHY_XO_CBCR_OUT(x, val)                        \
	out_dword( HWIO_DPCC_REG_PHY_XO_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_PHY_XO_CBCR_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_PHY_XO_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_PHY_XO_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_PHY_XO_CBCR_CLK_OFF_BMSK                       0x80000000
#define HWIO_DPCC_REG_PHY_XO_CBCR_CLK_OFF_SHFT                             0x1f

#define HWIO_DPCC_REG_PHY_XO_CBCR_CLK_ARES_BMSK                      0x00000004
#define HWIO_DPCC_REG_PHY_XO_CBCR_CLK_ARES_SHFT                             0x2
#define HWIO_DPCC_REG_PHY_XO_CBCR_CLK_ARES_NO_RESET_FVAL                   0x0u
#define HWIO_DPCC_REG_PHY_XO_CBCR_CLK_ARES_RESET_FVAL                      0x1u

#define HWIO_DPCC_REG_PHY_XO_CBCR_CLK_ENABLE_BMSK                    0x00000001
#define HWIO_DPCC_REG_PHY_XO_CBCR_CLK_ENABLE_SHFT                           0x0
#define HWIO_DPCC_REG_PHY_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                  0x0u
#define HWIO_DPCC_REG_PHY_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                   0x1u

//// Register PHY_SLEEP_CBCR ////

#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_ADDR(x)                         (x+0x000000cc)
#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_PHYS(x)                         (x+0x000000cc)
#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_RMSK                            0x80000005
#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_SHFT                                     0
#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_IN(x)                           \
	in_dword_masked ( HWIO_DPCC_REG_PHY_SLEEP_CBCR_ADDR(x), HWIO_DPCC_REG_PHY_SLEEP_CBCR_RMSK)
#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPCC_REG_PHY_SLEEP_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_OUT(x, val)                     \
	out_dword( HWIO_DPCC_REG_PHY_SLEEP_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_PHY_SLEEP_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_PHY_SLEEP_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_CLK_OFF_BMSK                    0x80000000
#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_CLK_OFF_SHFT                          0x1f

#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_CLK_ARES_BMSK                   0x00000004
#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_CLK_ARES_SHFT                          0x2
#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_CLK_ARES_NO_RESET_FVAL                0x0u
#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_CLK_ARES_RESET_FVAL                   0x1u

#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_CLK_ENABLE_BMSK                 0x00000001
#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_CLK_ENABLE_SHFT                        0x0
#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL               0x0u
#define HWIO_DPCC_REG_PHY_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                0x1u

//// Register SHRM_BCR ////

#define HWIO_DPCC_REG_SHRM_BCR_ADDR(x)                               (x+0x000000d0)
#define HWIO_DPCC_REG_SHRM_BCR_PHYS(x)                               (x+0x000000d0)
#define HWIO_DPCC_REG_SHRM_BCR_RMSK                                  0x00000001
#define HWIO_DPCC_REG_SHRM_BCR_SHFT                                           0
#define HWIO_DPCC_REG_SHRM_BCR_IN(x)                                 \
	in_dword_masked ( HWIO_DPCC_REG_SHRM_BCR_ADDR(x), HWIO_DPCC_REG_SHRM_BCR_RMSK)
#define HWIO_DPCC_REG_SHRM_BCR_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPCC_REG_SHRM_BCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_SHRM_BCR_OUT(x, val)                           \
	out_dword( HWIO_DPCC_REG_SHRM_BCR_ADDR(x), val)
#define HWIO_DPCC_REG_SHRM_BCR_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_SHRM_BCR_ADDR(x), mask, val, HWIO_DPCC_REG_SHRM_BCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_SHRM_BCR_BLK_ARES_BMSK                         0x00000001
#define HWIO_DPCC_REG_SHRM_BCR_BLK_ARES_SHFT                                0x0
#define HWIO_DPCC_REG_SHRM_BCR_BLK_ARES_DISABLE_FVAL                       0x0u
#define HWIO_DPCC_REG_SHRM_BCR_BLK_ARES_ENABLE_FVAL                        0x1u

//// Register SHRM_XO_CBCR ////

#define HWIO_DPCC_REG_SHRM_XO_CBCR_ADDR(x)                           (x+0x000000d4)
#define HWIO_DPCC_REG_SHRM_XO_CBCR_PHYS(x)                           (x+0x000000d4)
#define HWIO_DPCC_REG_SHRM_XO_CBCR_RMSK                              0x80000005
#define HWIO_DPCC_REG_SHRM_XO_CBCR_SHFT                                       0
#define HWIO_DPCC_REG_SHRM_XO_CBCR_IN(x)                             \
	in_dword_masked ( HWIO_DPCC_REG_SHRM_XO_CBCR_ADDR(x), HWIO_DPCC_REG_SHRM_XO_CBCR_RMSK)
#define HWIO_DPCC_REG_SHRM_XO_CBCR_INM(x, mask)                      \
	in_dword_masked ( HWIO_DPCC_REG_SHRM_XO_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_SHRM_XO_CBCR_OUT(x, val)                       \
	out_dword( HWIO_DPCC_REG_SHRM_XO_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_SHRM_XO_CBCR_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_SHRM_XO_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_SHRM_XO_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_SHRM_XO_CBCR_CLK_OFF_BMSK                      0x80000000
#define HWIO_DPCC_REG_SHRM_XO_CBCR_CLK_OFF_SHFT                            0x1f

#define HWIO_DPCC_REG_SHRM_XO_CBCR_CLK_ARES_BMSK                     0x00000004
#define HWIO_DPCC_REG_SHRM_XO_CBCR_CLK_ARES_SHFT                            0x2
#define HWIO_DPCC_REG_SHRM_XO_CBCR_CLK_ARES_NO_RESET_FVAL                  0x0u
#define HWIO_DPCC_REG_SHRM_XO_CBCR_CLK_ARES_RESET_FVAL                     0x1u

#define HWIO_DPCC_REG_SHRM_XO_CBCR_CLK_ENABLE_BMSK                   0x00000001
#define HWIO_DPCC_REG_SHRM_XO_CBCR_CLK_ENABLE_SHFT                          0x0
#define HWIO_DPCC_REG_SHRM_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                 0x0u
#define HWIO_DPCC_REG_SHRM_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                  0x1u

//// Register SHRM_CBCR ////

#define HWIO_DPCC_REG_SHRM_CBCR_ADDR(x)                              (x+0x000000d8)
#define HWIO_DPCC_REG_SHRM_CBCR_PHYS(x)                              (x+0x000000d8)
#define HWIO_DPCC_REG_SHRM_CBCR_RMSK                                 0x80000005
#define HWIO_DPCC_REG_SHRM_CBCR_SHFT                                          0
#define HWIO_DPCC_REG_SHRM_CBCR_IN(x)                                \
	in_dword_masked ( HWIO_DPCC_REG_SHRM_CBCR_ADDR(x), HWIO_DPCC_REG_SHRM_CBCR_RMSK)
#define HWIO_DPCC_REG_SHRM_CBCR_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPCC_REG_SHRM_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_SHRM_CBCR_OUT(x, val)                          \
	out_dword( HWIO_DPCC_REG_SHRM_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_SHRM_CBCR_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_SHRM_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_SHRM_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_SHRM_CBCR_CLK_OFF_BMSK                         0x80000000
#define HWIO_DPCC_REG_SHRM_CBCR_CLK_OFF_SHFT                               0x1f

#define HWIO_DPCC_REG_SHRM_CBCR_CLK_ARES_BMSK                        0x00000004
#define HWIO_DPCC_REG_SHRM_CBCR_CLK_ARES_SHFT                               0x2
#define HWIO_DPCC_REG_SHRM_CBCR_CLK_ARES_NO_RESET_FVAL                     0x0u
#define HWIO_DPCC_REG_SHRM_CBCR_CLK_ARES_RESET_FVAL                        0x1u

#define HWIO_DPCC_REG_SHRM_CBCR_CLK_ENABLE_BMSK                      0x00000001
#define HWIO_DPCC_REG_SHRM_CBCR_CLK_ENABLE_SHFT                             0x0
#define HWIO_DPCC_REG_SHRM_CBCR_CLK_ENABLE_DISABLE_FVAL                    0x0u
#define HWIO_DPCC_REG_SHRM_CBCR_CLK_ENABLE_ENABLE_FVAL                     0x1u

//// Register MCCC_BCR ////

#define HWIO_DPCC_REG_MCCC_BCR_ADDR(x)                               (x+0x000000dc)
#define HWIO_DPCC_REG_MCCC_BCR_PHYS(x)                               (x+0x000000dc)
#define HWIO_DPCC_REG_MCCC_BCR_RMSK                                  0x00000001
#define HWIO_DPCC_REG_MCCC_BCR_SHFT                                           0
#define HWIO_DPCC_REG_MCCC_BCR_IN(x)                                 \
	in_dword_masked ( HWIO_DPCC_REG_MCCC_BCR_ADDR(x), HWIO_DPCC_REG_MCCC_BCR_RMSK)
#define HWIO_DPCC_REG_MCCC_BCR_INM(x, mask)                          \
	in_dword_masked ( HWIO_DPCC_REG_MCCC_BCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MCCC_BCR_OUT(x, val)                           \
	out_dword( HWIO_DPCC_REG_MCCC_BCR_ADDR(x), val)
#define HWIO_DPCC_REG_MCCC_BCR_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MCCC_BCR_ADDR(x), mask, val, HWIO_DPCC_REG_MCCC_BCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MCCC_BCR_BLK_ARES_BMSK                         0x00000001
#define HWIO_DPCC_REG_MCCC_BCR_BLK_ARES_SHFT                                0x0
#define HWIO_DPCC_REG_MCCC_BCR_BLK_ARES_DISABLE_FVAL                       0x0u
#define HWIO_DPCC_REG_MCCC_BCR_BLK_ARES_ENABLE_FVAL                        0x1u

//// Register MCCC_CBCR ////

#define HWIO_DPCC_REG_MCCC_CBCR_ADDR(x)                              (x+0x000000e0)
#define HWIO_DPCC_REG_MCCC_CBCR_PHYS(x)                              (x+0x000000e0)
#define HWIO_DPCC_REG_MCCC_CBCR_RMSK                                 0x80000005
#define HWIO_DPCC_REG_MCCC_CBCR_SHFT                                          0
#define HWIO_DPCC_REG_MCCC_CBCR_IN(x)                                \
	in_dword_masked ( HWIO_DPCC_REG_MCCC_CBCR_ADDR(x), HWIO_DPCC_REG_MCCC_CBCR_RMSK)
#define HWIO_DPCC_REG_MCCC_CBCR_INM(x, mask)                         \
	in_dword_masked ( HWIO_DPCC_REG_MCCC_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_MCCC_CBCR_OUT(x, val)                          \
	out_dword( HWIO_DPCC_REG_MCCC_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_MCCC_CBCR_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_MCCC_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_MCCC_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_MCCC_CBCR_CLK_OFF_BMSK                         0x80000000
#define HWIO_DPCC_REG_MCCC_CBCR_CLK_OFF_SHFT                               0x1f

#define HWIO_DPCC_REG_MCCC_CBCR_CLK_ARES_BMSK                        0x00000004
#define HWIO_DPCC_REG_MCCC_CBCR_CLK_ARES_SHFT                               0x2
#define HWIO_DPCC_REG_MCCC_CBCR_CLK_ARES_NO_RESET_FVAL                     0x0u
#define HWIO_DPCC_REG_MCCC_CBCR_CLK_ARES_RESET_FVAL                        0x1u

#define HWIO_DPCC_REG_MCCC_CBCR_CLK_ENABLE_BMSK                      0x00000001
#define HWIO_DPCC_REG_MCCC_CBCR_CLK_ENABLE_SHFT                             0x0
#define HWIO_DPCC_REG_MCCC_CBCR_CLK_ENABLE_DISABLE_FVAL                    0x0u
#define HWIO_DPCC_REG_MCCC_CBCR_CLK_ENABLE_ENABLE_FVAL                     0x1u

//// Register DDRSS_TOP_BCR ////

#define HWIO_DPCC_REG_DDRSS_TOP_BCR_ADDR(x)                          (x+0x000000e4)
#define HWIO_DPCC_REG_DDRSS_TOP_BCR_PHYS(x)                          (x+0x000000e4)
#define HWIO_DPCC_REG_DDRSS_TOP_BCR_RMSK                             0x00000001
#define HWIO_DPCC_REG_DDRSS_TOP_BCR_SHFT                                      0
#define HWIO_DPCC_REG_DDRSS_TOP_BCR_IN(x)                            \
	in_dword_masked ( HWIO_DPCC_REG_DDRSS_TOP_BCR_ADDR(x), HWIO_DPCC_REG_DDRSS_TOP_BCR_RMSK)
#define HWIO_DPCC_REG_DDRSS_TOP_BCR_INM(x, mask)                     \
	in_dword_masked ( HWIO_DPCC_REG_DDRSS_TOP_BCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_DDRSS_TOP_BCR_OUT(x, val)                      \
	out_dword( HWIO_DPCC_REG_DDRSS_TOP_BCR_ADDR(x), val)
#define HWIO_DPCC_REG_DDRSS_TOP_BCR_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_DDRSS_TOP_BCR_ADDR(x), mask, val, HWIO_DPCC_REG_DDRSS_TOP_BCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_DDRSS_TOP_BCR_BLK_ARES_BMSK                    0x00000001
#define HWIO_DPCC_REG_DDRSS_TOP_BCR_BLK_ARES_SHFT                           0x0
#define HWIO_DPCC_REG_DDRSS_TOP_BCR_BLK_ARES_DISABLE_FVAL                  0x0u
#define HWIO_DPCC_REG_DDRSS_TOP_BCR_BLK_ARES_ENABLE_FVAL                   0x1u

//// Register DDRSS_TOP_XO_CBCR ////

#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_ADDR(x)                      (x+0x000000e8)
#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_PHYS(x)                      (x+0x000000e8)
#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_RMSK                         0x80000005
#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_SHFT                                  0
#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_IN(x)                        \
	in_dword_masked ( HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_ADDR(x), HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_RMSK)
#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_INM(x, mask)                 \
	in_dword_masked ( HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_OUT(x, val)                  \
	out_dword( HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_CLK_OFF_BMSK                 0x80000000
#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_CLK_OFF_SHFT                       0x1f

#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_CLK_ARES_BMSK                0x00000004
#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_CLK_ARES_SHFT                       0x2
#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_CLK_ARES_NO_RESET_FVAL             0x0u
#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_CLK_ARES_RESET_FVAL                0x1u

#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_CLK_ENABLE_BMSK              0x00000001
#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_CLK_ENABLE_SHFT                     0x0
#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_CLK_ENABLE_DISABLE_FVAL            0x0u
#define HWIO_DPCC_REG_DDRSS_TOP_XO_CBCR_CLK_ENABLE_ENABLE_FVAL             0x1u

//// Register TGU_XO_CBCR ////

#define HWIO_DPCC_REG_TGU_XO_CBCR_ADDR(x)                            (x+0x000000ec)
#define HWIO_DPCC_REG_TGU_XO_CBCR_PHYS(x)                            (x+0x000000ec)
#define HWIO_DPCC_REG_TGU_XO_CBCR_RMSK                               0x80000005
#define HWIO_DPCC_REG_TGU_XO_CBCR_SHFT                                        0
#define HWIO_DPCC_REG_TGU_XO_CBCR_IN(x)                              \
	in_dword_masked ( HWIO_DPCC_REG_TGU_XO_CBCR_ADDR(x), HWIO_DPCC_REG_TGU_XO_CBCR_RMSK)
#define HWIO_DPCC_REG_TGU_XO_CBCR_INM(x, mask)                       \
	in_dword_masked ( HWIO_DPCC_REG_TGU_XO_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_TGU_XO_CBCR_OUT(x, val)                        \
	out_dword( HWIO_DPCC_REG_TGU_XO_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_TGU_XO_CBCR_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_TGU_XO_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_TGU_XO_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_TGU_XO_CBCR_CLK_OFF_BMSK                       0x80000000
#define HWIO_DPCC_REG_TGU_XO_CBCR_CLK_OFF_SHFT                             0x1f

#define HWIO_DPCC_REG_TGU_XO_CBCR_CLK_ARES_BMSK                      0x00000004
#define HWIO_DPCC_REG_TGU_XO_CBCR_CLK_ARES_SHFT                             0x2
#define HWIO_DPCC_REG_TGU_XO_CBCR_CLK_ARES_NO_RESET_FVAL                   0x0u
#define HWIO_DPCC_REG_TGU_XO_CBCR_CLK_ARES_RESET_FVAL                      0x1u

#define HWIO_DPCC_REG_TGU_XO_CBCR_CLK_ENABLE_BMSK                    0x00000001
#define HWIO_DPCC_REG_TGU_XO_CBCR_CLK_ENABLE_SHFT                           0x0
#define HWIO_DPCC_REG_TGU_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                  0x0u
#define HWIO_DPCC_REG_TGU_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                   0x1u

//// Register DDRSS_TOP_SLEEP_CBCR ////

#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_ADDR(x)                   (x+0x000000f0)
#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_PHYS(x)                   (x+0x000000f0)
#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_RMSK                      0x80000005
#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_SHFT                               0
#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_IN(x)                     \
	in_dword_masked ( HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_ADDR(x), HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_RMSK)
#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_INM(x, mask)              \
	in_dword_masked ( HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_ADDR(x), mask) 
#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_OUT(x, val)               \
	out_dword( HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_ADDR(x), val)
#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_ADDR(x), mask, val, HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_CLK_OFF_BMSK              0x80000000
#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_CLK_OFF_SHFT                    0x1f

#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_CLK_ARES_BMSK             0x00000004
#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_CLK_ARES_SHFT                    0x2
#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_CLK_ARES_NO_RESET_FVAL          0x0u
#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_CLK_ARES_RESET_FVAL             0x1u

#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_CLK_ENABLE_BMSK           0x00000001
#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_CLK_ENABLE_SHFT                  0x0
#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL         0x0u
#define HWIO_DPCC_REG_DDRSS_TOP_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL          0x1u

//// Register DEBUG_MUX_MUXR ////

#define HWIO_DPCC_REG_DEBUG_MUX_MUXR_ADDR(x)                         (x+0x00000000)
#define HWIO_DPCC_REG_DEBUG_MUX_MUXR_PHYS(x)                         (x+0x00000000)
#define HWIO_DPCC_REG_DEBUG_MUX_MUXR_RMSK                            0x0000003f
#define HWIO_DPCC_REG_DEBUG_MUX_MUXR_SHFT                                     0
#define HWIO_DPCC_REG_DEBUG_MUX_MUXR_IN(x)                           \
	in_dword_masked ( HWIO_DPCC_REG_DEBUG_MUX_MUXR_ADDR(x), HWIO_DPCC_REG_DEBUG_MUX_MUXR_RMSK)
#define HWIO_DPCC_REG_DEBUG_MUX_MUXR_INM(x, mask)                    \
	in_dword_masked ( HWIO_DPCC_REG_DEBUG_MUX_MUXR_ADDR(x), mask) 
#define HWIO_DPCC_REG_DEBUG_MUX_MUXR_OUT(x, val)                     \
	out_dword( HWIO_DPCC_REG_DEBUG_MUX_MUXR_ADDR(x), val)
#define HWIO_DPCC_REG_DEBUG_MUX_MUXR_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_DEBUG_MUX_MUXR_ADDR(x), mask, val, HWIO_DPCC_REG_DEBUG_MUX_MUXR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_DEBUG_MUX_MUXR_MUX_SEL_BMSK                    0x0000003f
#define HWIO_DPCC_REG_DEBUG_MUX_MUXR_MUX_SEL_SHFT                           0x0

//// Register PLL_TEST_MUX_MUXR ////

#define HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_ADDR(x)                      (x+0x0000000c)
#define HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_PHYS(x)                      (x+0x0000000c)
#define HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_RMSK                         0x0000003f
#define HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_SHFT                                  0
#define HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_IN(x)                        \
	in_dword_masked ( HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_ADDR(x), HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_RMSK)
#define HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_INM(x, mask)                 \
	in_dword_masked ( HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_ADDR(x), mask) 
#define HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_OUT(x, val)                  \
	out_dword( HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_ADDR(x), val)
#define HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_ADDR(x), mask, val, HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_MUX_SEL_BMSK                 0x0000003f
#define HWIO_DPCC_REG_PLL_TEST_MUX_MUXR_MUX_SEL_SHFT                        0x0


#endif

