<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/lscc/radiant/2023.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2023.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
synthesis:  version Radiant Software (64-bit) 2023.1.0.43.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec  9 22:31:41 2024


Command Line:  C:\lscc\radiant\2023.1\ispfpga\bin\nt64\synthesis.exe -f Final_impl_1_lattice.synproj -gui -msgset Z:/es4/Final-20241122T182447Z-001/Final/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = Final_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is Final_impl_1_cpe.ldc.
-vh2008

-path C:/lscc/radiant/2023.1/ispfpga/ice40tp/data (searchpath added)
-path Z:/es4/Final-20241122T182447Z-001/Final (searchpath added)
-path Z:/es4/Final-20241122T182447Z-001/Final/impl_1 (searchpath added)
-path Z:/es4/Final-20241122T182447Z-001/Final/mypll (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = Z:/es4/Final-20241122T182447Z-001/Final/mypll/rtl/mypll.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/top.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/NES_controller.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/vga.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/pattern_gen.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/up_arrow_rom.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/right_arrow_rom.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/left_arrow_rom.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/down_arrow_rom.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/arrow_selector.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/randomizer.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/pattern_gen_helper.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/pattern_gen_helper2.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/blue_heart_rom.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/red_heart_rom.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/blank_heart_rom.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/right_blank_rom.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/up_blank_rom.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/down_blank_rom.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/left_blank_rom.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/start_screen_rom.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/blank_helper.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/Blank_Arrow_Selector.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/game.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/arrows_pkg.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/blank_helper2.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/heart_helper.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/heart_selector.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/states.vhd
VHDL library = work
VHDL design file = Z:/es4/Final-20241122T182447Z-001/Final/source/impl_1/states_pkg.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file z:/es4/final-20241122t182447z-001/final/mypll/rtl/mypll.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/arrows_pkg.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/arrows_pkg.vhd

INFO <35921014> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/arrows_pkg.vhd(5): analyzing package arrows_pkg. VHDL-1014
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/states_pkg.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/states_pkg.vhd

INFO <35921014> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/states_pkg.vhd(5): analyzing package states_pkg. VHDL-1014
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/top.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/top.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/top.vhd(9): analyzing entity top. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/top.vhd(28): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/nes_controller.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/nes_controller.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/nes_controller.vhd(5): analyzing entity nes_controller. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/nes_controller.vhd(15): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/vga.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/vga.vhd(6): analyzing entity vga. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/vga.vhd(17): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/pattern_gen.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/pattern_gen.vhd(9): analyzing entity pattern_gen. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/pattern_gen.vhd(24): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/up_arrow_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/up_arrow_rom.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/up_arrow_rom.vhd(5): analyzing entity up_arrow_rom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/up_arrow_rom.vhd(12): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/right_arrow_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/right_arrow_rom.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/right_arrow_rom.vhd(5): analyzing entity right_arrow_rom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/right_arrow_rom.vhd(12): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/left_arrow_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/left_arrow_rom.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/left_arrow_rom.vhd(5): analyzing entity left_arrow_rom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/left_arrow_rom.vhd(12): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/down_arrow_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/down_arrow_rom.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/down_arrow_rom.vhd(5): analyzing entity down_arrow_rom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/down_arrow_rom.vhd(12): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/arrow_selector.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/arrow_selector.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/arrow_selector.vhd(5): analyzing entity arrow_selector. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/arrow_selector.vhd(13): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/randomizer.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/randomizer.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/randomizer.vhd(5): analyzing entity randomizer. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/randomizer.vhd(12): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/pattern_gen_helper.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/pattern_gen_helper.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/pattern_gen_helper.vhd(5): analyzing entity pattern_gen_helper. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/pattern_gen_helper.vhd(17): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/pattern_gen_helper2.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/pattern_gen_helper2.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/pattern_gen_helper2.vhd(5): analyzing entity pattern_gen_helper2. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/pattern_gen_helper2.vhd(17): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/blue_heart_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/blue_heart_rom.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/blue_heart_rom.vhd(5): analyzing entity blue_heart_rom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/blue_heart_rom.vhd(12): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/red_heart_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/red_heart_rom.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/red_heart_rom.vhd(5): analyzing entity red_heart_rom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/red_heart_rom.vhd(12): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_heart_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_heart_rom.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_heart_rom.vhd(5): analyzing entity blank_heart_rom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_heart_rom.vhd(12): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/right_blank_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/right_blank_rom.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/right_blank_rom.vhd(5): analyzing entity right_blank_rom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/right_blank_rom.vhd(12): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/up_blank_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/up_blank_rom.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/up_blank_rom.vhd(5): analyzing entity up_blank_rom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/up_blank_rom.vhd(12): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/down_blank_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/down_blank_rom.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/down_blank_rom.vhd(5): analyzing entity down_blank_rom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/down_blank_rom.vhd(12): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/left_blank_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/left_blank_rom.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/left_blank_rom.vhd(5): analyzing entity left_blank_rom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/left_blank_rom.vhd(12): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/start_screen_rom.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/start_screen_rom.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/start_screen_rom.vhd(5): analyzing entity start_screen_rom. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/start_screen_rom.vhd(12): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_helper.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_helper.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_helper.vhd(5): analyzing entity blank_helper. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_helper.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_arrow_selector.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_arrow_selector.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_arrow_selector.vhd(5): analyzing entity blank_arrow_selector. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_arrow_selector.vhd(13): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/game.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/game.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/game.vhd(10): analyzing entity game. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/game.vhd(26): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_helper2.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_helper2.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_helper2.vhd(5): analyzing entity blank_helper2. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/blank_helper2.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/heart_helper.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/heart_helper.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/heart_helper.vhd(5): analyzing entity heart_helper. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/heart_helper.vhd(16): analyzing architecture synth. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/heart_selector.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/heart_selector.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/heart_selector.vhd(5): analyzing entity heart_selector. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/heart_selector.vhd(14): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/states.vhd. VHDL-1481
Analyzing VHDL file z:/es4/final-20241122t182447z-001/final/source/impl_1/states.vhd

INFO <35921012> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/states.vhd(10): analyzing entity states. VHDL-1012
INFO <35921010> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/states.vhd(21): analyzing architecture synth. VHDL-1010
INFO <35921504> - synthesis: The default VHDL library search path is now "Z:/es4/Final-20241122T182447Z-001/Final/impl_1". VHDL-1504
Top module language type = VHDL.
WARNING <35935049> - synthesis: input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - synthesis: input port sdi_i remains unconnected for this instance. VDB-5049
Top module name (VHDL, mixed language): top
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING <35001771> - synthesis: Initial value found on net livesOne[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net livesOne[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net livesTwo[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net livesTwo[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net game_end will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net reset_game will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataOne[7] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataOne[6] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataOne[5] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataOne[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataOne[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataOne[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataOne[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataOne[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataTwo[7] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataTwo[6] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataTwo[5] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataTwo[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataTwo[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataTwo[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataTwo[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net dataTwo[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net reset_game will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net rand[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net rand[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net rand[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net rand[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net guardingOne will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net gnd_2 will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying[5] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying[6] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying[7] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying3[0] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying3[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying3[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying3[3] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying3[4] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying3[5] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying3[6] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net displaying3[7] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net current_displaying[2] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net current_displaying[1] will be ignored due to unrecognized driver type
WARNING <35001771> - synthesis: Initial value found on net current_displaying[0] will be ignored due to unrecognized driver type
CRITICAL <35001747> - synthesis: Bit 3 of Register pressedArrowOne is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 2 of Register pressedArrowOne is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 1 of Register pressedArrowOne is stuck at Zero
CRITICAL <35001747> - synthesis: Bit 0 of Register pressedArrowOne is stuck at Zero
WARNING <35935049> - synthesis: input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - synthesis: input port sdi_i remains unconnected for this instance. VDB-5049
WARNING <35931002> - synthesis: z:/es4/final-20241122t182447z-001/final/source/impl_1/pattern_gen.vhd(145): net heart_rom_coords[6][7] does not have a driver. VDB-1002
WARNING <35935047> - synthesis: Unused instance state_machine1 is removed. VDB-5047
WARNING <35931002> - synthesis: z:/es4/final-20241122t182447z-001/final/mypll/rtl/mypll.v(139): net \pllinst/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING <35931002> - synthesis: z:/es4/final-20241122t182447z-001/final/mypll/rtl/mypll.v(140): net \pllinst/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net \mypattern/heart_rom_coords[6][7]. Patching with GND.
######## Missing driver on net \mypattern/heart_rom_coords[6][6]. Patching with GND.
######## Missing driver on net \mypattern/heart_rom_coords[6][5]. Patching with GND.
######## Missing driver on net \mypattern/heart_rom_coords[6][4]. Patching with GND.
######## Missing driver on net \mypattern/heart_rom_coords[6][3]. Patching with GND.
######## Missing driver on net \mypattern/heart_rom_coords[6][2]. Patching with GND.
######## Missing driver on net \mypattern/heart_rom_coords[6][1]. Patching with GND.
######## Missing driver on net \mypattern/heart_rom_coords[6][0]. Patching with GND.
######## Missing driver on net \mypattern/heart_rom_coords[7][7]. Patching with GND.
######## Missing driver on net \mypattern/heart_rom_coords[7][6]. Patching with GND.
######## Missing driver on net \mypattern/heart_rom_coords[7][5]. Patching with GND.
######## Missing driver on net \mypattern/heart_rom_coords[7][4]. Patching with GND.
######## Missing driver on net \mypattern/heart_rom_coords[7][3]. Patching with GND.
######## Missing driver on net \mypattern/heart_rom_coords[7][2]. Patching with GND.
######## Missing driver on net \mypattern/heart_rom_coords[7][1]. Patching with GND.
######## Missing driver on net \mypattern/heart_rom_coords[7][0]. Patching with GND.
######## Missing driver on net \pllinst/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \pllinst/lscc_pll_inst/sdi_i. Patching with GND.



CRITICAL <35002028> - synthesis: I/O Port dataNesTwo 's net has no driver and is unused.
WARNING <35935040> - synthesis: Register \game1/arrow_y_poss[7]_i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \game1/arrow_y_poss[6]_i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \game1/arrow_y_poss[5]_i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \game1/arrow_y_poss[4]_i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \game1/arrow_y_poss[3]_i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \game1/arrow_y_poss[2]_i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \game1/arrow_y_poss[1]_i0 clock is stuck at Zero. VDB-5040
WARNING <35935040> - synthesis: Register \game1/arrow_y_poss[0]_i0 clock is stuck at Zero. VDB-5040
Combinational loop found : 1

 Net outDataNesOne[0] 

 Instance \controllerOne/mux_13_i1 

Combinational loop found : 2

 Net outDataNesOne[1] 

 Instance \controllerOne/mux_13_i2 

Combinational loop found : 3

 Net outDataNesOne[2] 

 Instance \controllerOne/mux_13_i3 

Combinational loop found : 4

 Net outDataNesOne[3] 

 Instance \controllerOne/mux_13_i4 

Combinational loop found : 5

 Net outDataNesOne[4] 

 Instance \controllerOne/mux_13_i5 

Combinational loop found : 6

 Net outDataNesOne[5] 

 Instance \controllerOne/mux_13_i6 

Combinational loop found : 7

 Net outDataNesOne[6] 

 Instance \controllerOne/mux_13_i7 

Combinational loop found : 8

 Net outDataNesOne[7] 

 Instance \controllerOne/mux_13_i8 

Combinational loop found : 9

 Net \mypattern/current_displaying[2] 

 Instance \mypattern/mux_20_i3 

 Net \mypattern/n928 

 Instance \mypattern/mux_19_i3 

 Net \mypattern/n924 

 Instance \mypattern/mux_18_i3 

 Net \mypattern/n920 

 Instance \mypattern/mux_17_i3 

 Net \mypattern/n916 

 Instance \mypattern/mux_16_i3 

 Net \mypattern/n912 

 Instance \mypattern/mux_15_i3 

 Net \mypattern/n908 

 Instance \mypattern/mux_14_i3 

 Net \mypattern/n904 

 Instance \mypattern/mux_13_i3 

Combinational loop found : 10

 Net \mypattern/current_displaying[1] 

 Instance \mypattern/mux_20_i2 

 Net \mypattern/n929 

 Instance \mypattern/mux_19_i2 

 Net \mypattern/n925 

 Instance \mypattern/mux_18_i2 

 Net \mypattern/n921 

 Instance \mypattern/mux_17_i2 

 Net \mypattern/n917 

 Instance \mypattern/mux_16_i2 

 Net \mypattern/n913 

 Instance \mypattern/mux_15_i2 

 Net \mypattern/n905 

 Instance \mypattern/mux_13_i2 

Combinational loop found : 11

 Net \mypattern/current_displaying[0] 

 Instance \mypattern/mux_20_i1 

 Net \mypattern/n930 

 Instance \mypattern/mux_19_i1 

 Net \mypattern/n926 

 Instance \mypattern/mux_18_i1 

 Net \mypattern/n922 

 Instance \mypattern/mux_17_i1 

 Net \mypattern/n914 

 Instance \mypattern/mux_15_i1 

 Net \mypattern/n906 

 Instance \mypattern/mux_13_i1 

WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[7]_i1 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[7]_i2 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[7]_i3 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[7]_i4 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[6]_i1 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[6]_i2 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[6]_i3 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[6]_i4 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[5]_i1 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[5]_i2 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[5]_i3 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[5]_i4 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[4]_i1 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[4]_i2 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[4]_i3 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[4]_i4 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[3]_i1 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[3]_i2 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[3]_i3 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[3]_i4 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[2]_i1 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[2]_i2 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[2]_i3 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[2]_i4 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[1]_i1 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[1]_i2 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[1]_i3 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[1]_i4 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[0]_i1 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[0]_i2 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[0]_i3 will be ignored.
WARNING <35001779> - synthesis: Initial value found on instance \game1/arrow_y_poss[0]_i4 will be ignored.
Duplicate register/latch removal. \game1/arrow_types[5]_i0 is a one-to-one match with \game1/arrow_types[1]_i0.
Duplicate register/latch removal. \game1/arrow_types[4]_i0 is a one-to-one match with \game1/arrow_types[0]_i0.
Duplicate register/latch removal. \game1/arrow_types[3]_i0 is a one-to-one match with \game1/arrow_types[7]_i0.
Duplicate register/latch removal. \game1/arrow_types[2]_i0 is a one-to-one match with \game1/arrow_types[6]_i0.
Duplicate register/latch removal. \game1/arrow_types[7]_i1 is a one-to-one match with \game1/arrow_types[3]_i1.
Duplicate register/latch removal. \game1/arrow_types[7]_i2 is a one-to-one match with \game1/arrow_types[3]_i2.
Duplicate register/latch removal. \game1/arrow_types[7]_i3 is a one-to-one match with \game1/arrow_types[3]_i3.
Duplicate register/latch removal. \game1/arrow_types[6]_i1 is a one-to-one match with \game1/arrow_types[2]_i1.
Duplicate register/latch removal. \game1/arrow_types[6]_i2 is a one-to-one match with \game1/arrow_types[2]_i2.
Duplicate register/latch removal. \game1/arrow_types[6]_i3 is a one-to-one match with \game1/arrow_types[2]_i3.
Duplicate register/latch removal. \game1/arrow_types[5]_i1 is a one-to-one match with \game1/arrow_types[1]_i1.
Duplicate register/latch removal. \game1/arrow_types[5]_i2 is a one-to-one match with \game1/arrow_types[1]_i2.
Duplicate register/latch removal. \game1/arrow_types[5]_i3 is a one-to-one match with \game1/arrow_types[1]_i3.
Duplicate register/latch removal. \game1/arrow_types[4]_i1 is a one-to-one match with \game1/arrow_types[0]_i1.
Duplicate register/latch removal. \game1/arrow_types[4]_i2 is a one-to-one match with \game1/arrow_types[0]_i2.
Duplicate register/latch removal. \game1/arrow_types[4]_i3 is a one-to-one match with \game1/arrow_types[0]_i3.
INFO <35002039> - synthesis: Special Primitives IFD1P3AZ and OFD1P3AZ for ThunderPlus are synthesized using IOL_B.


<A name="lse_area"></A><B><U><big>Area Report</big></U></B>

################### Begin Area Report (top)######################
Number of register bits => 265 of 5280 (5 % )
CCU2 => 122
FD1P3XZ => 265
HSOSC_CORE => 1
IB => 2
IOL_B => 1
LUT4 => 914
OB => 10
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 10
Number of even-length carry chains : 6


<A name="lse_clock"></A><B><U><big>Clock Report</big></U></B>

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : pllinst/lscc_pll_inst/intclk, loads : 0
  Net : vgaclk_c, loads : 1
  Net : controllerOne/clkNesOne_c, loads : 1
  Net : pllinst/lscc_pll_inst/vgaclkout_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : vga1/n39, loads : 97
  Net : vga1/n35, loads : 81
  Net : vga1/n37, loads : 73
  Net : vga1/n38, loads : 73
  Net : vga1/n34, loads : 62
  Net : vga1/row[4], loads : 60
  Net : vga1/n33, loads : 38
  Net : mypattern/n67, loads : 35
  Net : mypattern/n6563, loads : 34
  Net : vga1/col[4], loads : 32
################### End Clock Report ##################

Peak Memory Usage: 222 MB

--------------------------------------------------------------
Total CPU Time: 9 secs 
Total REAL Time: 16 secs 
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Syn>Top</A></LI>
<LI><A href=#lse_area>Area Report</A></LI>
<LI><A href=#lse_clock>Clock Report</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

