Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,22
design__inferred_latch__count,0
design__instance__count,21678
design__instance__area,143080
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,125
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,839
design__max_cap_violation__count__corner:nom_tt_025C_1v80,20
power__internal__total,0.0022735395468771458
power__switching__total,0.0038496286142617464
power__leakage__total,1.3247139918348694E-7
power__total,0.006123300641775131
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5849764171969555
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5864185969467312
timing__hold__ws__corner:nom_tt_025C_1v80,0.32253567396479194
timing__setup__ws__corner:nom_tt_025C_1v80,74.40473336938598
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.322536
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,80.796982
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1007
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,839
design__max_cap_violation__count__corner:nom_ss_100C_1v60,24
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.8306351397365596
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8306351397365596
timing__hold__ws__corner:nom_ss_100C_1v60,0.8963017248758466
timing__setup__ws__corner:nom_ss_100C_1v60,55.50869787599896
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.896302
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,55.508698
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,14
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,839
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,20
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.47727823044655726
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4799201172306729
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10856338357795803
timing__setup__ws__corner:nom_ff_n40C_1v95,76.45499738597981
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.108563
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,87.820175
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1720
design__max_fanout_violation__count,839
design__max_cap_violation__count,47
clock__skew__worst_hold,-0.4627793002019829
clock__skew__worst_setup,0.4640762072648778
timing__hold__ws,0.10721912550172367
timing__setup__ws,54.546008365086635
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107219
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,54.546009
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 450.0 450.0
design__core__bbox,5.52 10.88 444.36 437.92
design__io,211
design__die__area,202500
design__core__area,187402
design__instance__count__stdcell,21678
design__instance__area__stdcell,143080
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.76349
design__instance__utilization__stdcell,0.76349
design__instance__count__class:buffer,40
design__instance__count__class:inverter,124
design__instance__count__class:sequential_cell,1504
design__instance__count__class:multi_input_combinational_cell,6529
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,9335
design__instance__count__class:tap_cell,2623
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,209
design__io__hpwl,10136933
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,420213
design__violations,0
design__instance__count__class:timing_repair_buffer,2603
design__instance__count__class:clock_buffer,190
design__instance__count__class:clock_inverter,127
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1308
antenna__violating__nets,5
antenna__violating__pins,6
route__antenna_violation__count,5
design__instance__count__class:antenna_cell,7938
antenna_diodes_count,19
route__net,11038
route__net__special,2
route__drc_errors__iter:1,13841
route__wirelength__iter:1,582287
route__drc_errors__iter:2,8100
route__wirelength__iter:2,576710
route__drc_errors__iter:3,7488
route__wirelength__iter:3,575443
route__drc_errors__iter:4,2455
route__wirelength__iter:4,575040
route__drc_errors__iter:5,747
route__wirelength__iter:5,574990
route__drc_errors__iter:6,330
route__wirelength__iter:6,575019
route__drc_errors__iter:7,151
route__wirelength__iter:7,575022
route__drc_errors__iter:8,104
route__wirelength__iter:8,575029
route__drc_errors__iter:9,83
route__wirelength__iter:9,575039
route__drc_errors__iter:10,83
route__wirelength__iter:10,575039
route__drc_errors__iter:11,35
route__wirelength__iter:11,575073
route__drc_errors__iter:12,16
route__wirelength__iter:12,575081
route__drc_errors__iter:13,0
route__wirelength__iter:13,575080
route__drc_errors,0
route__wirelength,575080
route__vias,114854
route__vias__singlecut,114854
route__vias__multicut,0
design__disconnected_pin__count,30
design__critical_disconnected_pin__count,0
route__wirelength__max,1319.02
timing__unannotated_net__count__corner:nom_tt_025C_1v80,232
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,232
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,232
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,70
design__max_fanout_violation__count__corner:min_tt_025C_1v80,839
design__max_cap_violation__count__corner:min_tt_025C_1v80,9
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.564786344789318
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.564786344789318
timing__hold__ws__corner:min_tt_025C_1v80,0.3206595080224163
timing__setup__ws__corner:min_tt_025C_1v80,74.51376615527202
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.320660
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,81.364464
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,232
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,587
design__max_fanout_violation__count__corner:min_ss_100C_1v60,839
design__max_cap_violation__count__corner:min_ss_100C_1v60,11
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8009757528394787
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8009757528394787
timing__hold__ws__corner:min_ss_100C_1v60,0.8845295857235973
timing__setup__ws__corner:min_ss_100C_1v60,56.394407184741894
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.884530
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,56.394405
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,232
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,839
design__max_cap_violation__count__corner:min_ff_n40C_1v95,9
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4627793002019829
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4640762072648778
timing__hold__ws__corner:min_ff_n40C_1v95,0.10721912550172367
timing__setup__ws__corner:min_ff_n40C_1v95,76.52475847374971
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107219
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,88.204391
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,232
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,167
design__max_fanout_violation__count__corner:max_tt_025C_1v80,839
design__max_cap_violation__count__corner:max_tt_025C_1v80,40
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6152218908453116
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6211650258865159
timing__hold__ws__corner:max_tt_025C_1v80,0.3249981487030541
timing__setup__ws__corner:max_tt_025C_1v80,74.29992831289728
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.324998
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,80.266747
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,232
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1720
design__max_fanout_violation__count__corner:max_ss_100C_1v60,839
design__max_cap_violation__count__corner:max_ss_100C_1v60,47
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8747152139083415
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8776783992448707
timing__hold__ws__corner:max_ss_100C_1v60,0.9036385229192783
timing__setup__ws__corner:max_ss_100C_1v60,54.546008365086635
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.903639
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,54.546009
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,232
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,16
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,839
design__max_cap_violation__count__corner:max_ff_n40C_1v95,39
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.49965233365000594
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5066887053344774
timing__hold__ws__corner:max_ff_n40C_1v95,0.11035461745654782
timing__setup__ws__corner:max_ff_n40C_1v95,76.38279913655732
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.110355
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,87.439766
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,232
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,232
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79934
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000655718
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000710499
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000825563
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000710499
design_powergrid__voltage__worst,0.000710499
design_powergrid__voltage__worst__net:vccd1,1.79934
design_powergrid__drop__worst,0.000710499
design_powergrid__drop__worst__net:vccd1,0.000655718
design_powergrid__voltage__worst__net:vssd1,0.000710499
design_powergrid__drop__worst__net:vssd1,0.000710499
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000084800000000000001244837566360956770949997007846832275390625
ir__drop__worst,0.000656000000000000007584211036970600616768933832645416259765625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
