0.7
2020.2
May  7 2023
15:10:42
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/myCPU/alu.v,1703133000,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v,,alu,,,../../../../loongson.ip_user_files/ipstatic,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/myCPU/mycpu_top.v,1703929679,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/myCPU/regfile.v,,mycpu_top,,,../../../../loongson.ip_user_files/ipstatic,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/myCPU/regfile.v,1703860083,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v,,regfile,,,../../../../loongson.ip_user_files/ipstatic,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/myCPU/tools.v,1702968516,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/testbench/mycpu_tb.v,,decoder_2_4;decoder_4_16;decoder_5_32;decoder_6_64,,,../../../../loongson.ip_user_files/ipstatic,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/BRIDGE/bridge_1x2.v,1703051474,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../loongson.ip_user_files/ipstatic,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/CONFREG/confreg.v,1703051474,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/new/div.v,,confreg,,,../../../../loongson.ip_user_files/ipstatic,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v,1703126253,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/myCPU/tools.v,,soc_lite_top,,,../../../../loongson.ip_user_files/ipstatic,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.v,1703051958,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../loongson.ip_user_files/ipstatic,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1703051958,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../loongson.ip_user_files/ipstatic,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/sim/data_ram.v,1703051989,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.gen/sources_1/ip/instRom_1/sim/instRom.v,,data_ram,,,../../../../loongson.ip_user_files/ipstatic,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.gen/sources_1/ip/instRom_1/sim/instRom.v,1703125974,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/myCPU/alu.v,,instRom,,,../../../../loongson.ip_user_files/ipstatic,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.gen/sources_1/ip/inst_ram/sim/inst_ram.v,1703080189,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/myCPU/alu.v,,inst_ram,,,../../../../loongson.ip_user_files/ipstatic,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/new/div.v,1703845837,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/new/mul.v,,div,,,../../../../loongson.ip_user_files/ipstatic,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/run_vivado/project/loongson.srcs/sources_1/new/mul.v,1703907700,verilog,,/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/myCPU/mycpu_top.v,,BoothBase;BoothInterBase;YDecoder;add64;mul,,,../../../../loongson.ip_user_files/ipstatic,,,,,
/home/ysxashore/Data_DISK/Projects/Studying/LoongArch-Learn/CPU_design/cdp_ede_local/mycpu_env/soc_verify/soc_dram/testbench/mycpu_tb.v,1703128573,verilog,,,,tb_top_my,,,../../../../loongson.ip_user_files/ipstatic,,,,,
