$version Generated by VerilatedVcd $end
$date Sun Oct 26 18:58:13 2025 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  8 % count [7:0] $end
  $var wire  1 $ rst $end
  $scope module counter $end
   $var wire 32 & WIDTH [31:0] $end
   $var wire  1 # clk $end
   $var wire  8 % count [7:0] $end
   $var wire  1 $ rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#3698
1#
1$
b00000000 %
b00000000000000000000000000001000 &
#3699
0#
