module top;
    wire s0, s1, s2, s3;
    wire[3:0] b0, b1, b2;
endmodule
