-batch 
-create axi4lite_simple_alu 
-ver 1.00.a 
-dir "/stash/files/dev/embedded/parallella/parallella-fpga-tutorials/edk_user_repository/MyProcessorIPLib" 
-lang vhdl 
-bus axi4lite s 
-reg 8 
-xps 
