Reading OpenROAD database at '/home/g/my_designs/pm32/runs/RUN_2026-02-12_18-41-11/41-openroad-repairantennas/1-diodeinsertion/counter32.odb'…
Reading library file at '/home/g/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/h0ldzjka94yryiq8yxbxmwargpnmwhx6-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter32
Die area:                 ( 0 0 ) ( 96520 107240 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     435
Number of terminals:      37
Number of snets:          2
Number of nets:           275

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 106.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 9112.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1190.
[INFO DRT-0033] via shape region query size = 160.
[INFO DRT-0033] met2 shape region query size = 113.
[INFO DRT-0033] via2 shape region query size = 128.
[INFO DRT-0033] met3 shape region query size = 114.
[INFO DRT-0033] via3 shape region query size = 128.
[INFO DRT-0033] met4 shape region query size = 36.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 366 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 100 unique inst patterns.
[INFO DRT-0084]   Complete 169 groups.
#scanned instances     = 435
#unique  instances     = 106
#stdCellGenAp          = 2973
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2357
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 904
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:07, memory = 138.91 (MB), peak = 138.67 (MB)

[INFO DRT-0157] Number of guides:     1831

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 13 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 674.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 479.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 260.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 22.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 936 vertical wires in 1 frboxes and 501 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 53 vertical wires in 1 frboxes and 146 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 141.85 (MB), peak = 141.67 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 141.85 (MB), peak = 141.67 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 145.84 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 149.80 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:01, memory = 162.47 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:01, memory = 163.06 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:02, memory = 165.01 (MB).
    Completing 60% with 52 violations.
    elapsed time = 00:00:02, memory = 165.01 (MB).
[INFO DRT-0199]   Number of violations = 67.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        1     17      1      5
Recheck              0      2      0      0
Short                0     41      0      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 505.36 (MB), peak = 505.21 (MB)
Total wire length = 4947 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2606 um.
Total wire length on LAYER met2 = 2204 um.
Total wire length on LAYER met3 = 101 um.
Total wire length on LAYER met4 = 35 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1740.
Up-via summary (total 1740):

-----------------------
 FR_MASTERSLICE       0
            li1     906
           met1     812
           met2      20
           met3       2
           met4       0
-----------------------
                   1740


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 67 violations.
    elapsed time = 00:00:00, memory = 505.93 (MB).
    Completing 20% with 67 violations.
    elapsed time = 00:00:00, memory = 505.93 (MB).
    Completing 30% with 67 violations.
    elapsed time = 00:00:00, memory = 505.93 (MB).
    Completing 40% with 67 violations.
    elapsed time = 00:00:00, memory = 505.93 (MB).
    Completing 50% with 65 violations.
    elapsed time = 00:00:00, memory = 507.71 (MB).
    Completing 60% with 65 violations.
    elapsed time = 00:00:00, memory = 507.71 (MB).
    Completing 70% with 55 violations.
    elapsed time = 00:00:00, memory = 509.77 (MB).
    Completing 80% with 55 violations.
    elapsed time = 00:00:00, memory = 509.77 (MB).
    Completing 90% with 48 violations.
    elapsed time = 00:00:02, memory = 509.77 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:02, memory = 509.77 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1
Metal Spacing        2
Short               18
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 512.77 (MB), peak = 512.59 (MB)
Total wire length = 4929 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2561 um.
Total wire length on LAYER met2 = 2227 um.
Total wire length on LAYER met3 = 105 um.
Total wire length on LAYER met4 = 35 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1730.
Up-via summary (total 1730):

-----------------------
 FR_MASTERSLICE       0
            li1     904
           met1     804
           met2      20
           met3       2
           met4       0
-----------------------
                   1730


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 512.77 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 512.77 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 512.77 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 512.77 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 512.77 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:00, memory = 524.11 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 524.11 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 524.11 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:02, memory = 524.11 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:02, memory = 524.11 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        met1   met2
Metal Spacing        5      2
Short                8      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 524.11 (MB), peak = 523.84 (MB)
Total wire length = 4933 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2553 um.
Total wire length on LAYER met2 = 2239 um.
Total wire length on LAYER met3 = 105 um.
Total wire length on LAYER met4 = 35 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1734.
Up-via summary (total 1734):

-----------------------
 FR_MASTERSLICE       0
            li1     904
           met1     808
           met2      20
           met3       2
           met4       0
-----------------------
                   1734


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 524.11 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 524.11 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 524.11 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 524.11 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 524.11 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 524.11 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 524.11 (MB), peak = 523.84 (MB)
Total wire length = 4920 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2528 um.
Total wire length on LAYER met2 = 2238 um.
Total wire length on LAYER met3 = 118 um.
Total wire length on LAYER met4 = 35 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1745.
Up-via summary (total 1745):

-----------------------
 FR_MASTERSLICE       0
            li1     904
           met1     815
           met2      24
           met3       2
           met4       0
-----------------------
                   1745


[INFO DRT-0198] Complete detail routing.
Total wire length = 4920 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2528 um.
Total wire length on LAYER met2 = 2238 um.
Total wire length on LAYER met3 = 118 um.
Total wire length on LAYER met4 = 35 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1745.
Up-via summary (total 1745):

-----------------------
 FR_MASTERSLICE       0
            li1     904
           met1     815
           met2      24
           met3       2
           met4       0
-----------------------
                   1745


[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:09, memory = 524.11 (MB), peak = 523.84 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                62     232.72
  Tap cell                                 99     123.87
  Clock buffer                              6     132.63
  Timing Repair Buffer                     67     430.41
  Inverter                                 17      63.81
  Clock inverter                            1       5.00
  Sequential cell                          32     645.62
  Multi-Input combinational cell          151    1042.25
  Total                                   435    2676.32
Writing OpenROAD database to '/home/g/my_designs/pm32/runs/RUN_2026-02-12_18-41-11/43-openroad-detailedrouting/counter32.odb'…
Writing netlist to '/home/g/my_designs/pm32/runs/RUN_2026-02-12_18-41-11/43-openroad-detailedrouting/counter32.nl.v'…
Writing powered netlist to '/home/g/my_designs/pm32/runs/RUN_2026-02-12_18-41-11/43-openroad-detailedrouting/counter32.pnl.v'…
Writing layout to '/home/g/my_designs/pm32/runs/RUN_2026-02-12_18-41-11/43-openroad-detailedrouting/counter32.def'…
Writing timing constraints to '/home/g/my_designs/pm32/runs/RUN_2026-02-12_18-41-11/43-openroad-detailedrouting/counter32.sdc'…
