$date
	Mon Nov  3 22:50:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top $end
$var wire 1 ! q_not $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % reset $end
$var reg 1 " q $end
$var reg 1 ! q_not $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#5000
1#
#10000
0#
1%
#15000
1#
#20000
0#
#25000
1#
#30000
0#
1$
#35000
0!
1"
1#
#40000
0#
#45000
1#
#50000
0#
0$
#55000
1!
0"
1#
#60000
0#
#65000
1#
#70000
0#
1$
#75000
0!
1"
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#160000
0#
#165000
1#
#170000
0#
