#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55bd57e2d090 .scope module, "inst_fetch_tb" "inst_fetch_tb" 2 3;
 .timescale 0 0;
v0x55bd57e43240_0 .var "CLOCK", 0 0;
v0x55bd57e43330_0 .net "inst", 31 0, v0x55bd57e42430_0;  1 drivers
v0x55bd57e43440_0 .var "rst", 0 0;
S_0x55bd57e2d210 .scope module, "inst_fetch_tb" "inst_fetch" 2 22, 3 4 0, S_0x55bd57e2d090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i"
    .port_info 1 /INPUT 1 "clk_i"
    .port_info 2 /OUTPUT 32 "inst_o"
v0x55bd57e42df0_0 .net "ce_wire", 0 0, v0x55bd57e05b50_0;  1 drivers
v0x55bd57e42ee0_0 .net "clk_i", 0 0, v0x55bd57e43240_0;  1 drivers
v0x55bd57e42fa0_0 .net "inst_o", 31 0, v0x55bd57e42430_0;  alias, 1 drivers
v0x55bd57e43040_0 .net "pc_wire", 5 0, v0x55bd57e41c30_0;  1 drivers
v0x55bd57e43130_0 .net "rst_i", 0 0, v0x55bd57e43440_0;  1 drivers
S_0x55bd57e283e0 .scope module, "pc_reg0" "pc_reg" 3 12, 4 11 0, S_0x55bd57e2d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /OUTPUT 6 "pc_o"
    .port_info 3 /OUTPUT 1 "ce_o"
v0x55bd57e05b50_0 .var "ce_o", 0 0;
v0x55bd57e41b70_0 .net "clk_i", 0 0, v0x55bd57e43240_0;  alias, 1 drivers
v0x55bd57e41c30_0 .var "pc_o", 5 0;
v0x55bd57e41cf0_0 .net "rst_i", 0 0, v0x55bd57e43440_0;  alias, 1 drivers
E_0x55bd57df2890 .event posedge, v0x55bd57e41b70_0;
S_0x55bd57e41e30 .scope module, "rom0" "rom" 3 19, 5 14 0, S_0x55bd57e2d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ce_i"
    .port_info 1 /INPUT 6 "addr_i"
    .port_info 2 /OUTPUT 32 "inst_o"
v0x55bd57e422b0_0 .net "addr_i", 5 0, v0x55bd57e41c30_0;  alias, 1 drivers
v0x55bd57e42390_0 .net "ce_i", 0 0, v0x55bd57e05b50_0;  alias, 1 drivers
v0x55bd57e42430_0 .var "inst_o", 31 0;
v0x55bd57e424d0 .array "rom", 0 63, 31 0;
v0x55bd57e424d0_0 .array/port v0x55bd57e424d0, 0;
v0x55bd57e424d0_1 .array/port v0x55bd57e424d0, 1;
E_0x55bd57e274f0/0 .event edge, v0x55bd57e05b50_0, v0x55bd57e41c30_0, v0x55bd57e424d0_0, v0x55bd57e424d0_1;
v0x55bd57e424d0_2 .array/port v0x55bd57e424d0, 2;
v0x55bd57e424d0_3 .array/port v0x55bd57e424d0, 3;
v0x55bd57e424d0_4 .array/port v0x55bd57e424d0, 4;
v0x55bd57e424d0_5 .array/port v0x55bd57e424d0, 5;
E_0x55bd57e274f0/1 .event edge, v0x55bd57e424d0_2, v0x55bd57e424d0_3, v0x55bd57e424d0_4, v0x55bd57e424d0_5;
v0x55bd57e424d0_6 .array/port v0x55bd57e424d0, 6;
v0x55bd57e424d0_7 .array/port v0x55bd57e424d0, 7;
v0x55bd57e424d0_8 .array/port v0x55bd57e424d0, 8;
v0x55bd57e424d0_9 .array/port v0x55bd57e424d0, 9;
E_0x55bd57e274f0/2 .event edge, v0x55bd57e424d0_6, v0x55bd57e424d0_7, v0x55bd57e424d0_8, v0x55bd57e424d0_9;
v0x55bd57e424d0_10 .array/port v0x55bd57e424d0, 10;
v0x55bd57e424d0_11 .array/port v0x55bd57e424d0, 11;
v0x55bd57e424d0_12 .array/port v0x55bd57e424d0, 12;
v0x55bd57e424d0_13 .array/port v0x55bd57e424d0, 13;
E_0x55bd57e274f0/3 .event edge, v0x55bd57e424d0_10, v0x55bd57e424d0_11, v0x55bd57e424d0_12, v0x55bd57e424d0_13;
v0x55bd57e424d0_14 .array/port v0x55bd57e424d0, 14;
v0x55bd57e424d0_15 .array/port v0x55bd57e424d0, 15;
v0x55bd57e424d0_16 .array/port v0x55bd57e424d0, 16;
v0x55bd57e424d0_17 .array/port v0x55bd57e424d0, 17;
E_0x55bd57e274f0/4 .event edge, v0x55bd57e424d0_14, v0x55bd57e424d0_15, v0x55bd57e424d0_16, v0x55bd57e424d0_17;
v0x55bd57e424d0_18 .array/port v0x55bd57e424d0, 18;
v0x55bd57e424d0_19 .array/port v0x55bd57e424d0, 19;
v0x55bd57e424d0_20 .array/port v0x55bd57e424d0, 20;
v0x55bd57e424d0_21 .array/port v0x55bd57e424d0, 21;
E_0x55bd57e274f0/5 .event edge, v0x55bd57e424d0_18, v0x55bd57e424d0_19, v0x55bd57e424d0_20, v0x55bd57e424d0_21;
v0x55bd57e424d0_22 .array/port v0x55bd57e424d0, 22;
v0x55bd57e424d0_23 .array/port v0x55bd57e424d0, 23;
v0x55bd57e424d0_24 .array/port v0x55bd57e424d0, 24;
v0x55bd57e424d0_25 .array/port v0x55bd57e424d0, 25;
E_0x55bd57e274f0/6 .event edge, v0x55bd57e424d0_22, v0x55bd57e424d0_23, v0x55bd57e424d0_24, v0x55bd57e424d0_25;
v0x55bd57e424d0_26 .array/port v0x55bd57e424d0, 26;
v0x55bd57e424d0_27 .array/port v0x55bd57e424d0, 27;
v0x55bd57e424d0_28 .array/port v0x55bd57e424d0, 28;
v0x55bd57e424d0_29 .array/port v0x55bd57e424d0, 29;
E_0x55bd57e274f0/7 .event edge, v0x55bd57e424d0_26, v0x55bd57e424d0_27, v0x55bd57e424d0_28, v0x55bd57e424d0_29;
v0x55bd57e424d0_30 .array/port v0x55bd57e424d0, 30;
v0x55bd57e424d0_31 .array/port v0x55bd57e424d0, 31;
v0x55bd57e424d0_32 .array/port v0x55bd57e424d0, 32;
v0x55bd57e424d0_33 .array/port v0x55bd57e424d0, 33;
E_0x55bd57e274f0/8 .event edge, v0x55bd57e424d0_30, v0x55bd57e424d0_31, v0x55bd57e424d0_32, v0x55bd57e424d0_33;
v0x55bd57e424d0_34 .array/port v0x55bd57e424d0, 34;
v0x55bd57e424d0_35 .array/port v0x55bd57e424d0, 35;
v0x55bd57e424d0_36 .array/port v0x55bd57e424d0, 36;
v0x55bd57e424d0_37 .array/port v0x55bd57e424d0, 37;
E_0x55bd57e274f0/9 .event edge, v0x55bd57e424d0_34, v0x55bd57e424d0_35, v0x55bd57e424d0_36, v0x55bd57e424d0_37;
v0x55bd57e424d0_38 .array/port v0x55bd57e424d0, 38;
v0x55bd57e424d0_39 .array/port v0x55bd57e424d0, 39;
v0x55bd57e424d0_40 .array/port v0x55bd57e424d0, 40;
v0x55bd57e424d0_41 .array/port v0x55bd57e424d0, 41;
E_0x55bd57e274f0/10 .event edge, v0x55bd57e424d0_38, v0x55bd57e424d0_39, v0x55bd57e424d0_40, v0x55bd57e424d0_41;
v0x55bd57e424d0_42 .array/port v0x55bd57e424d0, 42;
v0x55bd57e424d0_43 .array/port v0x55bd57e424d0, 43;
v0x55bd57e424d0_44 .array/port v0x55bd57e424d0, 44;
v0x55bd57e424d0_45 .array/port v0x55bd57e424d0, 45;
E_0x55bd57e274f0/11 .event edge, v0x55bd57e424d0_42, v0x55bd57e424d0_43, v0x55bd57e424d0_44, v0x55bd57e424d0_45;
v0x55bd57e424d0_46 .array/port v0x55bd57e424d0, 46;
v0x55bd57e424d0_47 .array/port v0x55bd57e424d0, 47;
v0x55bd57e424d0_48 .array/port v0x55bd57e424d0, 48;
v0x55bd57e424d0_49 .array/port v0x55bd57e424d0, 49;
E_0x55bd57e274f0/12 .event edge, v0x55bd57e424d0_46, v0x55bd57e424d0_47, v0x55bd57e424d0_48, v0x55bd57e424d0_49;
v0x55bd57e424d0_50 .array/port v0x55bd57e424d0, 50;
v0x55bd57e424d0_51 .array/port v0x55bd57e424d0, 51;
v0x55bd57e424d0_52 .array/port v0x55bd57e424d0, 52;
v0x55bd57e424d0_53 .array/port v0x55bd57e424d0, 53;
E_0x55bd57e274f0/13 .event edge, v0x55bd57e424d0_50, v0x55bd57e424d0_51, v0x55bd57e424d0_52, v0x55bd57e424d0_53;
v0x55bd57e424d0_54 .array/port v0x55bd57e424d0, 54;
v0x55bd57e424d0_55 .array/port v0x55bd57e424d0, 55;
v0x55bd57e424d0_56 .array/port v0x55bd57e424d0, 56;
v0x55bd57e424d0_57 .array/port v0x55bd57e424d0, 57;
E_0x55bd57e274f0/14 .event edge, v0x55bd57e424d0_54, v0x55bd57e424d0_55, v0x55bd57e424d0_56, v0x55bd57e424d0_57;
v0x55bd57e424d0_58 .array/port v0x55bd57e424d0, 58;
v0x55bd57e424d0_59 .array/port v0x55bd57e424d0, 59;
v0x55bd57e424d0_60 .array/port v0x55bd57e424d0, 60;
v0x55bd57e424d0_61 .array/port v0x55bd57e424d0, 61;
E_0x55bd57e274f0/15 .event edge, v0x55bd57e424d0_58, v0x55bd57e424d0_59, v0x55bd57e424d0_60, v0x55bd57e424d0_61;
v0x55bd57e424d0_62 .array/port v0x55bd57e424d0, 62;
v0x55bd57e424d0_63 .array/port v0x55bd57e424d0, 63;
E_0x55bd57e274f0/16 .event edge, v0x55bd57e424d0_62, v0x55bd57e424d0_63;
E_0x55bd57e274f0 .event/or E_0x55bd57e274f0/0, E_0x55bd57e274f0/1, E_0x55bd57e274f0/2, E_0x55bd57e274f0/3, E_0x55bd57e274f0/4, E_0x55bd57e274f0/5, E_0x55bd57e274f0/6, E_0x55bd57e274f0/7, E_0x55bd57e274f0/8, E_0x55bd57e274f0/9, E_0x55bd57e274f0/10, E_0x55bd57e274f0/11, E_0x55bd57e274f0/12, E_0x55bd57e274f0/13, E_0x55bd57e274f0/14, E_0x55bd57e274f0/15, E_0x55bd57e274f0/16;
    .scope S_0x55bd57e283e0;
T_0 ;
    %wait E_0x55bd57df2890;
    %load/vec4 v0x55bd57e41cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bd57e05b50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bd57e05b50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55bd57e283e0;
T_1 ;
    %wait E_0x55bd57df2890;
    %load/vec4 v0x55bd57e05b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55bd57e41c30_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55bd57e41c30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55bd57e41c30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55bd57e41e30;
T_2 ;
    %wait E_0x55bd57e274f0;
    %load/vec4 v0x55bd57e42390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55bd57e422b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55bd57e424d0, 4;
    %store/vec4 v0x55bd57e42430_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bd57e42430_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55bd57e2d090;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bd57e43240_0, 0, 1;
T_3.0 ;
    %delay 10, 0;
    %load/vec4 v0x55bd57e43240_0;
    %inv;
    %store/vec4 v0x55bd57e43240_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x55bd57e2d090;
T_4 ;
    %vpi_call 2 14 "$dumpfile", "debug.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bd57e43440_0, 0, 1;
    %delay 195, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bd57e43440_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 19 "$stop" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testing_module.v";
    "inst_fetch.v";
    "pc_reg.v";
    "rom.v";
