add wave -position insertpoint  \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/core/X/clk \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/core/X/reset \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/core/X/valid_input \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/core/X/pc_current \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/core/X/instruction
add wave -position insertpoint  \
sim:/tb/Top_Fabric_Master_0/TX
add wave -position insertpoint  \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/ACLK \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/ARESETN \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/core_data_address \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/core_data_byteenable \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/core_data_read \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/core_data_readdata \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/core_data_write \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/core_data_writedata \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/core_data_ack \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/AWID \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/AWADDR \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/AWLEN \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/AWSIZE \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/AWBURST \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/AWLOCK \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/AWVALID \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/AWREADY \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/WID \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/WSTRB \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/WLAST \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/WVALID \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/WDATA \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/WREADY \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/BID \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/BRESP \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/BVALID \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/BREADY \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/ARID \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/ARADDR \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/ARLEN \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/ARSIZE \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/ARLOCK \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/ARBURST \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/ARVALID \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/ARREADY \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/RID \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/RDATA \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/RRESP \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/RLAST \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/RVALID \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/RREADY \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/NEXT_DATA_IN \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/DATA_BURST_NUM \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/write_state \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/read_state \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/w_tr_length \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/r_tr_length \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/AXI_WC_BUSY \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/AXI_RC_BUSY \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/write_finished \
sim:/tb/Top_Fabric_Master_0/riscV_axi_0/rv/axi_enabled/axi_data_master/read_finished
