Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: xxtea_encrypt.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xxtea_encrypt.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "xxtea_encrypt"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : xxtea_encrypt
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\mx_add.vhd" into library work
Parsing entity <mx_add>.
Parsing architecture <Behavioral> of entity <mx_add>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\key_scheduler.vhd" into library work
Parsing entity <key_scheduler>.
Parsing architecture <Behavioral> of entity <key_scheduler>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\key_RAM.vhd" into library work
Parsing entity <key_RAM>.
Parsing architecture <Behavioral> of entity <key_ram>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\sums.vhd" into library work
Parsing entity <sums>.
Parsing architecture <Behavioral> of entity <sums>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\round_counter.vhd" into library work
Parsing entity <round_counter>.
Parsing architecture <Behavioral> of entity <round_counter>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\mx.vhd" into library work
Parsing entity <feistel_net>.
Parsing architecture <Behavioral> of entity <feistel_net>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\key_module.vhd" into library work
Parsing entity <key_module>.
Parsing architecture <Behavioral> of entity <key_module>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\xxtea_encrypt.vhd" into library work
Parsing entity <xxtea_encrypt>.
Parsing architecture <Behavioral> of entity <xxtea_encrypt>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <xxtea_encrypt> (architecture <Behavioral>) from library <work>.

Elaborating entity <sums> (architecture <Behavioral>) from library <work>.

Elaborating entity <key_module> (architecture <Behavioral>) from library <work>.

Elaborating entity <key_scheduler> (architecture <Behavioral>) from library <work>.

Elaborating entity <key_RAM> (architecture <Behavioral>) from library <work>.

Elaborating entity <feistel_net> (architecture <Behavioral>) from library <work>.

Elaborating entity <mx_add> (architecture <Behavioral>) from library <work>.

Elaborating entity <round_counter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\xxtea_encrypt.vhd" Line 124: pt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\xxtea_encrypt.vhd" Line 126: next_state should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xxtea_encrypt>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\xxtea_encrypt.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <xxtea_encrypt> synthesized.

Synthesizing Unit <sums>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\sums.vhd".
    Found 32-bit register for signal <sum_1s>.
    Found 32-bit register for signal <sum_2s>.
    Found 32-bit register for signal <sum_3s>.
    Found 2-bit register for signal <counter>.
    Found 32-bit register for signal <sum_0s>.
    Found 32-bit adder for signal <sum_3s[31]_PWR_5_o_add_1_OUT> created at line 73.
    Found 2-bit adder for signal <counter[1]_GND_5_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 130 D-type flip-flop(s).
Unit <sums> synthesized.

Synthesizing Unit <key_module>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\key_module.vhd".
    Summary:
	no macro.
Unit <key_module> synthesized.

Synthesizing Unit <key_scheduler>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\key_scheduler.vhd".
WARNING:Xst:647 - Input <sum_0<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sum_0<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sum_1<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sum_1<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sum_2<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sum_2<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sum_3<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sum_3<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <key_scheduler> synthesized.

Synthesizing Unit <key_RAM>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\key_RAM.vhd".
    Found 32-bit register for signal <key_s<1>>.
    Found 32-bit register for signal <key_s<2>>.
    Found 32-bit register for signal <key_s<3>>.
    Found 32-bit register for signal <key_s<0>>.
    Found 32-bit 4-to-1 multiplexer for signal <key_0> created at line 71.
    Found 32-bit 4-to-1 multiplexer for signal <key_1> created at line 72.
    Found 32-bit 4-to-1 multiplexer for signal <key_2> created at line 73.
    Found 32-bit 4-to-1 multiplexer for signal <key_3> created at line 74.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <key_RAM> synthesized.

Synthesizing Unit <feistel_net>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\mx.vhd".
    Found 128-bit register for signal <pl_reg1>.
    Found 128-bit register for signal <pl_reg2>.
    Found 128-bit register for signal <pl_reg3>.
    Found 128-bit register for signal <pl_reg0>.
    Summary:
	inferred 512 D-type flip-flop(s).
Unit <feistel_net> synthesized.

Synthesizing Unit <mx_add>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\mx_add.vhd".
    Found 32-bit adder for signal <x> created at line 62.
    Found 32-bit adder for signal <a> created at line 63.
    Found 32-bit adder for signal <sigma> created at line 67.
    Summary:
	inferred   3 Adder/Subtractor(s).
Unit <mx_add> synthesized.

Synthesizing Unit <round_counter>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\XXTEA\XXTEA\round_counter.vhd".
    Found 5-bit register for signal <round_s>.
    Found 2-bit register for signal <_n0026>.
    Found 32-bit adder for signal <n0012> created at line 53.
    Found 5-bit adder for signal <round_s[4]_GND_11_o_add_3_OUT> created at line 1241.
    WARNING:Xst:2404 -  FFs/Latches <counter<31:2>> (without init value) have a constant value of 0 in block <round_counter>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <round_counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 2-bit adder                                           : 1
 32-bit adder                                          : 14
 5-bit adder                                           : 1
# Registers                                            : 15
 128-bit register                                      : 4
 2-bit register                                        : 2
 32-bit register                                       : 8
 5-bit register                                        : 1
# Multiplexers                                         : 5
 128-bit 2-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 4
# Xors                                                 : 20
 32-bit xor2                                           : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <round_counter>.
The following registers are absorbed into counter <round_s>: 1 register on signal <round_s>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <round_counter> synthesized (advanced).

Synthesizing (advanced) Unit <sums>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <sums> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 13
 32-bit adder                                          : 13
# Counters                                             : 3
 2-bit up counter                                      : 2
 5-bit up counter                                      : 1
# Registers                                            : 768
 Flip-Flops                                            : 768
# Multiplexers                                         : 5
 128-bit 2-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 4
# Xors                                                 : 20
 32-bit xor2                                           : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <feistel_net> ...

Optimizing unit <xxtea_encrypt> ...

Optimizing unit <key_RAM> ...

Optimizing unit <mx_add> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block xxtea_encrypt, actual ratio is 17.

Final Macro Processing ...

Processing Unit <xxtea_encrypt> :
	Found 2-bit shift register for signal <feistel/pl_reg3_63>.
	Found 2-bit shift register for signal <feistel/pl_reg3_62>.
	Found 2-bit shift register for signal <feistel/pl_reg3_61>.
	Found 2-bit shift register for signal <feistel/pl_reg3_60>.
	Found 2-bit shift register for signal <feistel/pl_reg3_59>.
	Found 2-bit shift register for signal <feistel/pl_reg3_58>.
	Found 2-bit shift register for signal <feistel/pl_reg3_57>.
	Found 2-bit shift register for signal <feistel/pl_reg3_56>.
	Found 2-bit shift register for signal <feistel/pl_reg3_55>.
	Found 2-bit shift register for signal <feistel/pl_reg3_54>.
	Found 2-bit shift register for signal <feistel/pl_reg3_53>.
	Found 2-bit shift register for signal <feistel/pl_reg3_52>.
	Found 2-bit shift register for signal <feistel/pl_reg3_51>.
	Found 2-bit shift register for signal <feistel/pl_reg3_50>.
	Found 2-bit shift register for signal <feistel/pl_reg3_49>.
	Found 2-bit shift register for signal <feistel/pl_reg3_48>.
	Found 2-bit shift register for signal <feistel/pl_reg3_47>.
	Found 2-bit shift register for signal <feistel/pl_reg3_46>.
	Found 2-bit shift register for signal <feistel/pl_reg3_45>.
	Found 2-bit shift register for signal <feistel/pl_reg3_44>.
	Found 2-bit shift register for signal <feistel/pl_reg3_43>.
	Found 2-bit shift register for signal <feistel/pl_reg3_42>.
	Found 2-bit shift register for signal <feistel/pl_reg3_41>.
	Found 2-bit shift register for signal <feistel/pl_reg3_40>.
	Found 2-bit shift register for signal <feistel/pl_reg3_39>.
	Found 2-bit shift register for signal <feistel/pl_reg3_38>.
	Found 2-bit shift register for signal <feistel/pl_reg3_37>.
	Found 2-bit shift register for signal <feistel/pl_reg3_36>.
	Found 2-bit shift register for signal <feistel/pl_reg3_35>.
	Found 2-bit shift register for signal <feistel/pl_reg3_34>.
	Found 2-bit shift register for signal <feistel/pl_reg3_33>.
	Found 2-bit shift register for signal <feistel/pl_reg3_32>.
	Found 2-bit shift register for signal <feistel/pl_reg2_31>.
	Found 2-bit shift register for signal <feistel/pl_reg2_30>.
	Found 2-bit shift register for signal <feistel/pl_reg2_29>.
	Found 2-bit shift register for signal <feistel/pl_reg2_28>.
	Found 2-bit shift register for signal <feistel/pl_reg2_27>.
	Found 2-bit shift register for signal <feistel/pl_reg2_26>.
	Found 2-bit shift register for signal <feistel/pl_reg2_25>.
	Found 2-bit shift register for signal <feistel/pl_reg2_24>.
	Found 2-bit shift register for signal <feistel/pl_reg2_23>.
	Found 2-bit shift register for signal <feistel/pl_reg2_22>.
	Found 2-bit shift register for signal <feistel/pl_reg2_21>.
	Found 2-bit shift register for signal <feistel/pl_reg2_20>.
	Found 2-bit shift register for signal <feistel/pl_reg2_19>.
	Found 2-bit shift register for signal <feistel/pl_reg2_18>.
	Found 2-bit shift register for signal <feistel/pl_reg2_17>.
	Found 2-bit shift register for signal <feistel/pl_reg2_16>.
	Found 2-bit shift register for signal <feistel/pl_reg2_15>.
	Found 2-bit shift register for signal <feistel/pl_reg2_14>.
	Found 2-bit shift register for signal <feistel/pl_reg2_13>.
	Found 2-bit shift register for signal <feistel/pl_reg2_12>.
	Found 2-bit shift register for signal <feistel/pl_reg2_11>.
	Found 2-bit shift register for signal <feistel/pl_reg2_10>.
	Found 2-bit shift register for signal <feistel/pl_reg2_9>.
	Found 2-bit shift register for signal <feistel/pl_reg2_8>.
	Found 2-bit shift register for signal <feistel/pl_reg2_7>.
	Found 2-bit shift register for signal <feistel/pl_reg2_6>.
	Found 2-bit shift register for signal <feistel/pl_reg2_5>.
	Found 2-bit shift register for signal <feistel/pl_reg2_4>.
	Found 2-bit shift register for signal <feistel/pl_reg2_3>.
	Found 2-bit shift register for signal <feistel/pl_reg2_2>.
	Found 2-bit shift register for signal <feistel/pl_reg2_1>.
	Found 2-bit shift register for signal <feistel/pl_reg2_0>.
	Found 2-bit shift register for signal <feistel/pl_reg1_127>.
	Found 2-bit shift register for signal <feistel/pl_reg1_126>.
	Found 2-bit shift register for signal <feistel/pl_reg1_102>.
	Found 2-bit shift register for signal <feistel/pl_reg1_101>.
Unit <xxtea_encrypt> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 641
 Flip-Flops                                            : 641
# Shift Registers                                      : 68
 2-bit shift register                                  : 68

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : xxtea_encrypt.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1792
#      GND                         : 1
#      INV                         : 24
#      LUT1                        : 12
#      LUT2                        : 223
#      LUT3                        : 236
#      LUT4                        : 220
#      LUT5                        : 69
#      LUT6                        : 187
#      MUXCY                       : 403
#      VCC                         : 1
#      XORCY                       : 416
# FlipFlops/Latches                : 709
#      FDE                         : 572
#      FDR                         : 98
#      FDRE                        : 39
# Shift Registers                  : 68
#      SRLC16E                     : 68
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 423
#      IBUF                        : 258
#      OBUF                        : 165

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             709  out of  18224     3%  
 Number of Slice LUTs:                 1039  out of   9112    11%  
    Number used as Logic:               971  out of   9112    10%  
    Number used as Memory:               68  out of   2176     3%  
       Number used as SRL:               68

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1262
   Number with an unused Flip Flop:     553  out of   1262    43%  
   Number with an unused LUT:           223  out of   1262    17%  
   Number of fully used LUT-FF pairs:   486  out of   1262    38%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                         424
 Number of bonded IOBs:                 424  out of    232   182% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 777   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.841ns (Maximum Frequency: 146.172MHz)
   Minimum input arrival time before clock: 6.823ns
   Maximum output required time after clock: 5.023ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.841ns (frequency: 146.172MHz)
  Total number of paths / destination ports: 507791 / 688
-------------------------------------------------------------------------
Delay:               6.841ns (Levels of Logic = 36)
  Source:            round_count/round_s_4 (FF)
  Destination:       feistel/pl_reg0_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: round_count/round_s_4 to feistel/pl_reg0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.525   1.374  round_count/round_s_4 (round_count/round_s_4)
     LUT5:I0->O           19   0.254   1.261  Mmux_feistel_input1291_1 (Mmux_feistel_input1291)
     LUT3:I2->O            1   0.254   0.681  Mmux_feistel_input310 (feistel_input<101>)
     MUXCY:DI->O           1   0.181   0.000  feistel/mx_0/Madd_x_cy<0> (feistel/mx_0/Madd_x_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<1> (feistel/mx_0/Madd_x_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<2> (feistel/mx_0/Madd_x_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<3> (feistel/mx_0/Madd_x_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<4> (feistel/mx_0/Madd_x_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<5> (feistel/mx_0/Madd_x_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<6> (feistel/mx_0/Madd_x_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<7> (feistel/mx_0/Madd_x_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<8> (feistel/mx_0/Madd_x_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<9> (feistel/mx_0/Madd_x_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<10> (feistel/mx_0/Madd_x_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<11> (feistel/mx_0/Madd_x_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<12> (feistel/mx_0/Madd_x_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<13> (feistel/mx_0/Madd_x_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<14> (feistel/mx_0/Madd_x_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<15> (feistel/mx_0/Madd_x_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<16> (feistel/mx_0/Madd_x_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<17> (feistel/mx_0/Madd_x_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<18> (feistel/mx_0/Madd_x_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<19> (feistel/mx_0/Madd_x_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<20> (feistel/mx_0/Madd_x_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<21> (feistel/mx_0/Madd_x_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<22> (feistel/mx_0/Madd_x_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<23> (feistel/mx_0/Madd_x_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<24> (feistel/mx_0/Madd_x_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<25> (feistel/mx_0/Madd_x_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<26> (feistel/mx_0/Madd_x_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<27> (feistel/mx_0/Madd_x_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<28> (feistel/mx_0/Madd_x_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  feistel/mx_0/Madd_x_cy<29> (feistel/mx_0/Madd_x_cy<29>)
     XORCY:CI->O           1   0.206   0.682  feistel/mx_0/Madd_x_xor<30> (feistel/mx_0/x<30>)
     LUT5:I4->O            1   0.254   0.000  feistel/mx_0/Madd_sigma_lut<30> (feistel/mx_0/Madd_sigma_lut<30>)
     MUXCY:S->O            0   0.215   0.000  feistel/mx_0/Madd_sigma_cy<30> (feistel/mx_0/Madd_sigma_cy<30>)
     XORCY:CI->O           1   0.206   0.000  feistel/mx_0/Madd_sigma_xor<31> (feistel/sigma_0<31>)
     FDE:D                     0.074          feistel/pl_reg0_31
    ----------------------------------------
    Total                      6.841ns (2.843ns logic, 3.998ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 50323 / 1033
-------------------------------------------------------------------------
Offset:              6.823ns (Levels of Logic = 2)
  Source:            en (PAD)
  Destination:       sums_comp/sum_1s_31 (FF)
  Destination Clock: clk rising

  Data Path: en to sums_comp/sum_1s_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           513   1.328   2.459  en_IBUF (en_IBUF)
     INV:I->O            137   0.255   2.322  en_inv1_INV_0 (en_inv)
     FDRE:R                    0.459          sums_comp/counter_0
    ----------------------------------------
    Total                      6.823ns (2.042ns logic, 4.781ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 165 / 165
-------------------------------------------------------------------------
Offset:              5.023ns (Levels of Logic = 1)
  Source:            sums_comp/sum_0s_3 (FF)
  Destination:       sum<3> (PAD)
  Source Clock:      clk rising

  Data Path: sums_comp/sum_0s_3 to sum<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            36   0.525   1.586  sums_comp/sum_0s_3 (sums_comp/sum_0s_3)
     OBUF:I->O                 2.912          sum_3_OBUF (sum<3>)
    ----------------------------------------
    Total                      5.023ns (3.437ns logic, 1.586ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.841|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.59 secs
 
--> 

Total memory usage is 267868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    0 (   0 filtered)

