Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Oct 13 17:53:17 2022
| Host         : LAPTOP-F74GHAFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_LightControl_timing_summary_routed.rpt -pb top_LightControl_timing_summary_routed.pb -rpx top_LightControl_timing_summary_routed.rpx -warn_on_violation
| Design       : top_LightControl
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (23)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_curState_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_curState_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM/FSM_sequential_curState_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clockDivider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (23)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.749        0.000                      0                   76        0.244        0.000                      0                   76        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.749        0.000                      0                   76        0.244        0.000                      0                   76        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 ButtonControllerup/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonControllerup/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 2.378ns (45.295%)  route 2.872ns (54.705%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.633     5.154    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  ButtonControllerup/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  ButtonControllerup/r_counter_reg[17]/Q
                         net (fo=5, routed)           0.867     6.477    ButtonControllerup/r_counter_reg[17]
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.150     6.627 f  ButtonControllerup/r_button_i_6/O
                         net (fo=16, routed)          0.835     7.462    ButtonControllerup/r_button_i_6_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.326     7.788 f  ButtonControllerup/r_counter[0]_i_8/O
                         net (fo=18, routed)          1.170     8.958    ButtonControllerup/r_counter[0]_i_8_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  ButtonControllerup/r_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     9.082    ButtonControllerup/r_counter[8]_i_5_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.614 r  ButtonControllerup/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    ButtonControllerup/r_counter_reg[8]_i_1_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.728 r  ButtonControllerup/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.728    ButtonControllerup/r_counter_reg[12]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.842 r  ButtonControllerup/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.842    ButtonControllerup/r_counter_reg[16]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  ButtonControllerup/r_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.956    ButtonControllerup/r_counter_reg[20]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.070 r  ButtonControllerup/r_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.070    ButtonControllerup/r_counter_reg[24]_i_1_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.404 r  ButtonControllerup/r_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.404    ButtonControllerup/r_counter_reg[28]_i_1_n_6
    SLICE_X5Y13          FDCE                                         r  ButtonControllerup/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.512    14.853    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  ButtonControllerup/r_counter_reg[29]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y13          FDCE (Setup_fdce_C_D)        0.062    15.153    ButtonControllerup/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 ButtonControllerup/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonControllerup/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 2.357ns (45.075%)  route 2.872ns (54.925%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.633     5.154    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  ButtonControllerup/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  ButtonControllerup/r_counter_reg[17]/Q
                         net (fo=5, routed)           0.867     6.477    ButtonControllerup/r_counter_reg[17]
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.150     6.627 f  ButtonControllerup/r_button_i_6/O
                         net (fo=16, routed)          0.835     7.462    ButtonControllerup/r_button_i_6_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.326     7.788 f  ButtonControllerup/r_counter[0]_i_8/O
                         net (fo=18, routed)          1.170     8.958    ButtonControllerup/r_counter[0]_i_8_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  ButtonControllerup/r_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     9.082    ButtonControllerup/r_counter[8]_i_5_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.614 r  ButtonControllerup/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    ButtonControllerup/r_counter_reg[8]_i_1_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.728 r  ButtonControllerup/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.728    ButtonControllerup/r_counter_reg[12]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.842 r  ButtonControllerup/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.842    ButtonControllerup/r_counter_reg[16]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  ButtonControllerup/r_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.956    ButtonControllerup/r_counter_reg[20]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.070 r  ButtonControllerup/r_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.070    ButtonControllerup/r_counter_reg[24]_i_1_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.383 r  ButtonControllerup/r_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.383    ButtonControllerup/r_counter_reg[28]_i_1_n_4
    SLICE_X5Y13          FDCE                                         r  ButtonControllerup/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.512    14.853    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  ButtonControllerup/r_counter_reg[31]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y13          FDCE (Setup_fdce_C_D)        0.062    15.153    ButtonControllerup/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 ButtonControllerup/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonControllerup/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 2.283ns (44.287%)  route 2.872ns (55.713%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.633     5.154    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  ButtonControllerup/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  ButtonControllerup/r_counter_reg[17]/Q
                         net (fo=5, routed)           0.867     6.477    ButtonControllerup/r_counter_reg[17]
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.150     6.627 f  ButtonControllerup/r_button_i_6/O
                         net (fo=16, routed)          0.835     7.462    ButtonControllerup/r_button_i_6_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.326     7.788 f  ButtonControllerup/r_counter[0]_i_8/O
                         net (fo=18, routed)          1.170     8.958    ButtonControllerup/r_counter[0]_i_8_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  ButtonControllerup/r_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     9.082    ButtonControllerup/r_counter[8]_i_5_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.614 r  ButtonControllerup/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    ButtonControllerup/r_counter_reg[8]_i_1_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.728 r  ButtonControllerup/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.728    ButtonControllerup/r_counter_reg[12]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.842 r  ButtonControllerup/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.842    ButtonControllerup/r_counter_reg[16]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  ButtonControllerup/r_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.956    ButtonControllerup/r_counter_reg[20]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.070 r  ButtonControllerup/r_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.070    ButtonControllerup/r_counter_reg[24]_i_1_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.309 r  ButtonControllerup/r_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.309    ButtonControllerup/r_counter_reg[28]_i_1_n_5
    SLICE_X5Y13          FDCE                                         r  ButtonControllerup/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.512    14.853    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  ButtonControllerup/r_counter_reg[30]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y13          FDCE (Setup_fdce_C_D)        0.062    15.153    ButtonControllerup/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 ButtonControllerup/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonControllerup/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 2.267ns (44.114%)  route 2.872ns (55.886%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.633     5.154    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  ButtonControllerup/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  ButtonControllerup/r_counter_reg[17]/Q
                         net (fo=5, routed)           0.867     6.477    ButtonControllerup/r_counter_reg[17]
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.150     6.627 f  ButtonControllerup/r_button_i_6/O
                         net (fo=16, routed)          0.835     7.462    ButtonControllerup/r_button_i_6_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.326     7.788 f  ButtonControllerup/r_counter[0]_i_8/O
                         net (fo=18, routed)          1.170     8.958    ButtonControllerup/r_counter[0]_i_8_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  ButtonControllerup/r_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     9.082    ButtonControllerup/r_counter[8]_i_5_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.614 r  ButtonControllerup/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    ButtonControllerup/r_counter_reg[8]_i_1_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.728 r  ButtonControllerup/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.728    ButtonControllerup/r_counter_reg[12]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.842 r  ButtonControllerup/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.842    ButtonControllerup/r_counter_reg[16]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  ButtonControllerup/r_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.956    ButtonControllerup/r_counter_reg[20]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.070 r  ButtonControllerup/r_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.070    ButtonControllerup/r_counter_reg[24]_i_1_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.293 r  ButtonControllerup/r_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.293    ButtonControllerup/r_counter_reg[28]_i_1_n_7
    SLICE_X5Y13          FDCE                                         r  ButtonControllerup/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.512    14.853    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  ButtonControllerup/r_counter_reg[28]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y13          FDCE (Setup_fdce_C_D)        0.062    15.153    ButtonControllerup/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 ButtonControllerup/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonControllerup/r_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.136ns  (logic 2.264ns (44.081%)  route 2.872ns (55.919%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.633     5.154    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  ButtonControllerup/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  ButtonControllerup/r_counter_reg[17]/Q
                         net (fo=5, routed)           0.867     6.477    ButtonControllerup/r_counter_reg[17]
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.150     6.627 f  ButtonControllerup/r_button_i_6/O
                         net (fo=16, routed)          0.835     7.462    ButtonControllerup/r_button_i_6_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.326     7.788 f  ButtonControllerup/r_counter[0]_i_8/O
                         net (fo=18, routed)          1.170     8.958    ButtonControllerup/r_counter[0]_i_8_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  ButtonControllerup/r_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     9.082    ButtonControllerup/r_counter[8]_i_5_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.614 r  ButtonControllerup/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    ButtonControllerup/r_counter_reg[8]_i_1_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.728 r  ButtonControllerup/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.728    ButtonControllerup/r_counter_reg[12]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.842 r  ButtonControllerup/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.842    ButtonControllerup/r_counter_reg[16]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  ButtonControllerup/r_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.956    ButtonControllerup/r_counter_reg[20]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.290 r  ButtonControllerup/r_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.290    ButtonControllerup/r_counter_reg[24]_i_1_n_6
    SLICE_X5Y12          FDCE                                         r  ButtonControllerup/r_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.513    14.854    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  ButtonControllerup/r_counter_reg[25]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y12          FDCE (Setup_fdce_C_D)        0.062    15.154    ButtonControllerup/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 ButtonControllerup/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonControllerup/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 2.243ns (43.851%)  route 2.872ns (56.149%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.633     5.154    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  ButtonControllerup/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  ButtonControllerup/r_counter_reg[17]/Q
                         net (fo=5, routed)           0.867     6.477    ButtonControllerup/r_counter_reg[17]
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.150     6.627 f  ButtonControllerup/r_button_i_6/O
                         net (fo=16, routed)          0.835     7.462    ButtonControllerup/r_button_i_6_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.326     7.788 f  ButtonControllerup/r_counter[0]_i_8/O
                         net (fo=18, routed)          1.170     8.958    ButtonControllerup/r_counter[0]_i_8_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  ButtonControllerup/r_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     9.082    ButtonControllerup/r_counter[8]_i_5_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.614 r  ButtonControllerup/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    ButtonControllerup/r_counter_reg[8]_i_1_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.728 r  ButtonControllerup/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.728    ButtonControllerup/r_counter_reg[12]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.842 r  ButtonControllerup/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.842    ButtonControllerup/r_counter_reg[16]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  ButtonControllerup/r_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.956    ButtonControllerup/r_counter_reg[20]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.269 r  ButtonControllerup/r_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.269    ButtonControllerup/r_counter_reg[24]_i_1_n_4
    SLICE_X5Y12          FDCE                                         r  ButtonControllerup/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.513    14.854    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  ButtonControllerup/r_counter_reg[27]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y12          FDCE (Setup_fdce_C_D)        0.062    15.154    ButtonControllerup/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 ButtonControllerup/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonControllerup/r_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 2.169ns (43.027%)  route 2.872ns (56.973%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.633     5.154    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  ButtonControllerup/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  ButtonControllerup/r_counter_reg[17]/Q
                         net (fo=5, routed)           0.867     6.477    ButtonControllerup/r_counter_reg[17]
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.150     6.627 f  ButtonControllerup/r_button_i_6/O
                         net (fo=16, routed)          0.835     7.462    ButtonControllerup/r_button_i_6_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.326     7.788 f  ButtonControllerup/r_counter[0]_i_8/O
                         net (fo=18, routed)          1.170     8.958    ButtonControllerup/r_counter[0]_i_8_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  ButtonControllerup/r_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     9.082    ButtonControllerup/r_counter[8]_i_5_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.614 r  ButtonControllerup/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    ButtonControllerup/r_counter_reg[8]_i_1_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.728 r  ButtonControllerup/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.728    ButtonControllerup/r_counter_reg[12]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.842 r  ButtonControllerup/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.842    ButtonControllerup/r_counter_reg[16]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  ButtonControllerup/r_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.956    ButtonControllerup/r_counter_reg[20]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.195 r  ButtonControllerup/r_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.195    ButtonControllerup/r_counter_reg[24]_i_1_n_5
    SLICE_X5Y12          FDCE                                         r  ButtonControllerup/r_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.513    14.854    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  ButtonControllerup/r_counter_reg[26]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y12          FDCE (Setup_fdce_C_D)        0.062    15.154    ButtonControllerup/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 ButtonControllerup/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonControllerup/r_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 2.153ns (42.846%)  route 2.872ns (57.154%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.633     5.154    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  ButtonControllerup/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  ButtonControllerup/r_counter_reg[17]/Q
                         net (fo=5, routed)           0.867     6.477    ButtonControllerup/r_counter_reg[17]
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.150     6.627 f  ButtonControllerup/r_button_i_6/O
                         net (fo=16, routed)          0.835     7.462    ButtonControllerup/r_button_i_6_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.326     7.788 f  ButtonControllerup/r_counter[0]_i_8/O
                         net (fo=18, routed)          1.170     8.958    ButtonControllerup/r_counter[0]_i_8_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  ButtonControllerup/r_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     9.082    ButtonControllerup/r_counter[8]_i_5_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.614 r  ButtonControllerup/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    ButtonControllerup/r_counter_reg[8]_i_1_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.728 r  ButtonControllerup/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.728    ButtonControllerup/r_counter_reg[12]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.842 r  ButtonControllerup/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.842    ButtonControllerup/r_counter_reg[16]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  ButtonControllerup/r_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.956    ButtonControllerup/r_counter_reg[20]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.179 r  ButtonControllerup/r_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.179    ButtonControllerup/r_counter_reg[24]_i_1_n_7
    SLICE_X5Y12          FDCE                                         r  ButtonControllerup/r_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.513    14.854    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  ButtonControllerup/r_counter_reg[24]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y12          FDCE (Setup_fdce_C_D)        0.062    15.154    ButtonControllerup/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 ButtonControllerup/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonControllerup/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 2.150ns (42.812%)  route 2.872ns (57.188%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.633     5.154    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  ButtonControllerup/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  ButtonControllerup/r_counter_reg[17]/Q
                         net (fo=5, routed)           0.867     6.477    ButtonControllerup/r_counter_reg[17]
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.150     6.627 f  ButtonControllerup/r_button_i_6/O
                         net (fo=16, routed)          0.835     7.462    ButtonControllerup/r_button_i_6_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.326     7.788 f  ButtonControllerup/r_counter[0]_i_8/O
                         net (fo=18, routed)          1.170     8.958    ButtonControllerup/r_counter[0]_i_8_n_0
    SLICE_X5Y8           LUT6 (Prop_lut6_I3_O)        0.124     9.082 r  ButtonControllerup/r_counter[8]_i_5/O
                         net (fo=1, routed)           0.000     9.082    ButtonControllerup/r_counter[8]_i_5_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.614 r  ButtonControllerup/r_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    ButtonControllerup/r_counter_reg[8]_i_1_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.728 r  ButtonControllerup/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.728    ButtonControllerup/r_counter_reg[12]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.842 r  ButtonControllerup/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.842    ButtonControllerup/r_counter_reg[16]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.176 r  ButtonControllerup/r_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.176    ButtonControllerup/r_counter_reg[20]_i_1_n_6
    SLICE_X5Y11          FDCE                                         r  ButtonControllerup/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.514    14.855    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  ButtonControllerup/r_counter_reg[21]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X5Y11          FDCE (Setup_fdce_C_D)        0.062    15.155    ButtonControllerup/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 ButtonControllerdown/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonControllerdown/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 2.372ns (47.265%)  route 2.647ns (52.735%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.636     5.157    ButtonControllerdown/i_clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  ButtonControllerdown/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  ButtonControllerdown/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.882     6.496    ButtonControllerdown/r_counter_reg[6]
    SLICE_X0Y9           LUT4 (Prop_lut4_I1_O)        0.124     6.620 r  ButtonControllerdown/r_button_i_11__0/O
                         net (fo=3, routed)           0.822     7.442    ButtonControllerdown/r_button_i_11__0_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.566 r  ButtonControllerdown/r_counter[0]_i_7__0/O
                         net (fo=14, routed)          0.468     8.034    ButtonControllerdown/r_counter[0]_i_7__0_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.124     8.158 r  ButtonControllerdown/r_counter[0]_i_2__0/O
                         net (fo=1, routed)           0.474     8.632    ButtonControllerdown/r_button117_out
    SLICE_X1Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.158 r  ButtonControllerdown/r_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.158    ButtonControllerdown/r_counter_reg[0]_i_1__0_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  ButtonControllerdown/r_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.272    ButtonControllerdown/r_counter_reg[4]_i_1__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  ButtonControllerdown/r_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.386    ButtonControllerdown/r_counter_reg[8]_i_1__0_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  ButtonControllerdown/r_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.500    ButtonControllerdown/r_counter_reg[12]_i_1__0_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  ButtonControllerdown/r_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.614    ButtonControllerdown/r_counter_reg[16]_i_1__0_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.728 r  ButtonControllerdown/r_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.728    ButtonControllerdown/r_counter_reg[20]_i_1__0_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.842 r  ButtonControllerdown/r_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.842    ButtonControllerdown/r_counter_reg[24]_i_1__0_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.176 r  ButtonControllerdown/r_counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.176    ButtonControllerdown/r_counter_reg[28]_i_1__0_n_6
    SLICE_X1Y15          FDCE                                         r  ButtonControllerdown/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.513    14.854    ButtonControllerdown/i_clk_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  ButtonControllerdown/r_counter_reg[29]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    ButtonControllerdown/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clockDivider/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.476    clockDivider/i_clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  clockDivider/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  clockDivider/r_counter_reg[4]/Q
                         net (fo=4, routed)           0.168     1.785    clockDivider/r_counter[4]
    SLICE_X7Y3           LUT4 (Prop_lut4_I0_O)        0.042     1.827 r  clockDivider/r_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    clockDivider/r_counter_0[5]
    SLICE_X7Y3           FDCE                                         r  clockDivider/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.864     1.991    clockDivider/i_clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  clockDivider/r_counter_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.107     1.583    clockDivider/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clockDivider/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.476    clockDivider/i_clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  clockDivider/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  clockDivider/r_counter_reg[4]/Q
                         net (fo=4, routed)           0.168     1.785    clockDivider/r_counter[4]
    SLICE_X7Y3           LUT5 (Prop_lut5_I3_O)        0.045     1.830 r  clockDivider/r_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    clockDivider/r_counter_0[4]
    SLICE_X7Y3           FDCE                                         r  clockDivider/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.864     1.991    clockDivider/i_clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  clockDivider/r_counter_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.091     1.567    clockDivider/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clockDivider/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.321%)  route 0.184ns (49.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.476    clockDivider/i_clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  clockDivider/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  clockDivider/r_counter_reg[4]/Q
                         net (fo=4, routed)           0.184     1.801    clockDivider/r_counter[4]
    SLICE_X7Y3           LUT4 (Prop_lut4_I0_O)        0.045     1.846 r  clockDivider/r_counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.846    clockDivider/r_counter_0[6]
    SLICE_X7Y3           FDCE                                         r  clockDivider/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.864     1.991    clockDivider/i_clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  clockDivider/r_counter_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.092     1.568    clockDivider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ButtonControllerdown/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonControllerdown/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.509%)  route 0.133ns (34.491%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.475    ButtonControllerdown/i_clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  ButtonControllerdown/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  ButtonControllerdown/r_counter_reg[18]/Q
                         net (fo=3, routed)           0.133     1.749    ButtonControllerdown/r_counter_reg[18]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.794 r  ButtonControllerdown/r_counter[16]_i_3__0/O
                         net (fo=1, routed)           0.000     1.794    ButtonControllerdown/r_counter[16]_i_3__0_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.860 r  ButtonControllerdown/r_counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.860    ButtonControllerdown/r_counter_reg[16]_i_1__0_n_5
    SLICE_X1Y12          FDCE                                         r  ButtonControllerdown/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.862     1.989    ButtonControllerdown/i_clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  ButtonControllerdown/r_counter_reg[18]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    ButtonControllerdown/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ButtonControllerup/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonControllerup/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.474    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  ButtonControllerup/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  ButtonControllerup/r_counter_reg[16]/Q
                         net (fo=5, routed)           0.129     1.745    ButtonControllerup/r_counter_reg[16]
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.045     1.790 r  ButtonControllerup/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.000     1.790    ButtonControllerup/r_counter[16]_i_5_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.860 r  ButtonControllerup/r_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    ButtonControllerup/r_counter_reg[16]_i_1_n_7
    SLICE_X5Y10          FDCE                                         r  ButtonControllerup/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.862     1.989    ButtonControllerup/i_clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  ButtonControllerup/r_counter_reg[16]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.105     1.579    ButtonControllerup/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ButtonControllerdown/r_prevState_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonControllerdown/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.251ns (61.767%)  route 0.155ns (38.233%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    ButtonControllerdown/i_clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  ButtonControllerdown/r_prevState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  ButtonControllerdown/r_prevState_reg/Q
                         net (fo=22, routed)          0.155     1.773    ButtonControllerdown/r_prevState_reg_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  ButtonControllerdown/r_counter[4]_i_4__0/O
                         net (fo=1, routed)           0.000     1.818    ButtonControllerdown/r_counter[4]_i_4__0_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.883 r  ButtonControllerdown/r_counter_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.883    ButtonControllerdown/r_counter_reg[4]_i_1__0_n_6
    SLICE_X1Y9           FDCE                                         r  ButtonControllerdown/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     1.992    ButtonControllerdown/i_clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  ButtonControllerdown/r_counter_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y9           FDCE (Hold_fdce_C_D)         0.105     1.595    ButtonControllerdown/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 clockDivider/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.476    clockDivider/i_clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  clockDivider/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  clockDivider/r_clk_reg/Q
                         net (fo=11, routed)          0.200     1.840    clockDivider/CLK
    SLICE_X6Y3           LUT4 (Prop_lut4_I3_O)        0.045     1.885 r  clockDivider/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.885    clockDivider/r_clk_i_1_n_0
    SLICE_X6Y3           FDCE                                         r  clockDivider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.864     1.991    clockDivider/i_clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  clockDivider/r_clk_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y3           FDCE (Hold_fdce_C_D)         0.120     1.596    clockDivider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ButtonControllerdown/r_prevState_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonControllerdown/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.256ns (62.383%)  route 0.154ns (37.617%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    ButtonControllerdown/i_clk_IBUF_BUFG
    SLICE_X0Y9           FDCE                                         r  ButtonControllerdown/r_prevState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  ButtonControllerdown/r_prevState_reg/Q
                         net (fo=22, routed)          0.154     1.772    ButtonControllerdown/r_prevState_reg_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  ButtonControllerdown/r_counter[4]_i_5__0/O
                         net (fo=1, routed)           0.000     1.817    ButtonControllerdown/r_counter[4]_i_5__0_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.887 r  ButtonControllerdown/r_counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.887    ButtonControllerdown/r_counter_reg[4]_i_1__0_n_7
    SLICE_X1Y9           FDCE                                         r  ButtonControllerdown/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     1.992    ButtonControllerdown/i_clk_IBUF_BUFG
    SLICE_X1Y9           FDCE                                         r  ButtonControllerdown/r_counter_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y9           FDCE (Hold_fdce_C_D)         0.105     1.595    ButtonControllerdown/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clockDivider/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.412%)  route 0.185ns (42.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.476    clockDivider/i_clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  clockDivider/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.148     1.624 r  clockDivider/r_counter_reg[1]/Q
                         net (fo=7, routed)           0.185     1.809    clockDivider/r_counter[1]
    SLICE_X6Y3           LUT3 (Prop_lut3_I2_O)        0.101     1.910 r  clockDivider/r_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.910    clockDivider/r_counter_0[1]
    SLICE_X6Y3           FDCE                                         r  clockDivider/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.864     1.991    clockDivider/i_clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  clockDivider/r_counter_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y3           FDCE (Hold_fdce_C_D)         0.131     1.607    clockDivider/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clockDivider/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.888%)  route 0.189ns (43.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.476    clockDivider/i_clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  clockDivider/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.148     1.624 r  clockDivider/r_counter_reg[1]/Q
                         net (fo=7, routed)           0.189     1.813    clockDivider/r_counter[1]
    SLICE_X6Y3           LUT4 (Prop_lut4_I2_O)        0.101     1.914 r  clockDivider/r_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.914    clockDivider/r_counter_0[3]
    SLICE_X6Y3           FDCE                                         r  clockDivider/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.864     1.991    clockDivider/i_clk_IBUF_BUFG
    SLICE_X6Y3           FDCE                                         r  clockDivider/r_counter_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y3           FDCE (Hold_fdce_C_D)         0.131     1.607    clockDivider/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     ButtonControllerdown/r_button_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     ButtonControllerdown/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    ButtonControllerdown/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    ButtonControllerdown/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    ButtonControllerdown/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    ButtonControllerdown/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    ButtonControllerdown/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    ButtonControllerdown/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    ButtonControllerdown/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     ButtonControllerdown/r_button_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     ButtonControllerdown/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    ButtonControllerdown/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    ButtonControllerdown/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    ButtonControllerdown/r_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    ButtonControllerdown/r_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    ButtonControllerdown/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    ButtonControllerdown/r_counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    ButtonControllerdown/r_counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    ButtonControllerdown/r_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    ButtonControllerdown/r_counter_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    ButtonControllerdown/r_counter_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    ButtonControllerdown/r_counter_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    ButtonControllerdown/r_counter_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    ButtonControllerup/r_counter_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    ButtonControllerup/r_counter_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    ButtonControllerup/r_counter_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    ButtonControllerup/r_counter_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     ButtonControllerdown/r_button_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     ButtonControllerdown/r_counter_reg[0]/C



