`timescale 1ns / 1ps

module data_memory(
input clk,
input mem_read,
input mem_write,
input [31:0] address,
input [31:0] write_data,
output reg [31:0] read_data
    );
    
    
endmodule
