component main(@go(1) go: 1, @clk(1) clk: 1, @reset(1) reset: 1) -> (@done(1) done: 1) {
  cells {
  }
  wires {
    group _empty<"static"=0> {
      _empty[done] = 1'd1;
    }
  }

  control {
    _empty;
  }
}
