-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.13
-- input : test.ari
-- input : a_ent.vhd

-- How
-- are
-- you
-- today
architecture rtl of test is

  component a
    port (
          --/ Multiline
          --/ Group
          --/ comment
          clk : in std_logic;
          --/ Another comment
          reset : in std_logic;
          --/ more groups
          --// port comment for pin_1
          pin_1 : in std_logic;
          --// port comment for pin_2
          --// which is spread over multiple lines
          pin_2 : in std_logic;
          --/ group comment not overwritten in ari file
          pin_3 : in std_logic
         );
  end component;


begin
  a_0 : a
    port map (
      clk => clk,
      pin_1 => pin_1,
      pin_2 => pin_2,
      pin_3 => pin_3,
      reset => reset);

end rtl;
