
AVRASM ver. 2.1.9  lcd.asm Tue Jan 26 15:12:46 2010

lcd.asm(989): Including file 'lcd.vec'
lcd.asm(990): Including file 'lcd.inc'
lcd.inc(4): warning: Register r4 already defined by the .DEF directive
lcd.asm(990): 'lcd.inc' included form here
lcd.inc(5): warning: Register r3 already defined by the .DEF directive
lcd.asm(990): 'lcd.inc' included form here
lcd.inc(6): warning: Register r6 already defined by the .DEF directive
lcd.asm(990): 'lcd.inc' included form here
                 
                 
                 ;CodeVisionAVR C Compiler V1.25.9 Standard
                 ;(C) Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega8
                 ;Program type           : Application
                 ;Clock frequency        : 8,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : long, width
                 ;(s)scanf features      : int, width
                 ;External SRAM size     : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : No
                 ;char is unsigned       : Yes
                 ;8 bit enums            : Yes
                 ;Word align FLASH struct: Yes
                 ;Enhanced core instructions    : On
                 ;Smart register allocation : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	LDI  R30,0
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	LDI  R23,BYTE4(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+@1,R0
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0
                 
                 	.INCLUDE "lcd.vec"
                 
                 ;INTERRUPT VECTORS
000000 c024      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 	.INCLUDE "lcd.inc"
                 
                 _11:
000013 c080      	.DB  0x80,0xC0
                 	.DEF __lcd_x=R4
                 	.DEF __lcd_y=R3
                 	.DEF __lcd_maxx=R6
                 _214:
000014 0000      	.DW  0x00
                 _0:
000015 6548
000016 6c6c
000017 006f
000018 6155      	.DB  0x48,0x65,0x6C,0x6C,0x6F,0x0,0x55,0x61
000019 6364
00001a 253d
00001b 7534
00001c 6d20      	.DB  0x64,0x63,0x3D,0x25,0x34,0x75,0x20,0x6D
00001d 0056      	.DB  0x56,0x0
                 
                 __GLOBAL_INI_TBL:
00001e 0002      	.DW  0x02
00001f 0174      	.DW  __base_y_G2
000020 0026      	.DW  _11*2
                 
000021 0002      	.DW  0x02
000022 0178      	.DW  _p_S64
000023 0028      	.DW  _214*2
                 
000024 0000      	.DW  0
                 _0xDF:
                 
                 __RESET:
000025 94f8      	CLI
000026 27ee      	CLR  R30
000027 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000028 e0f1      	LDI  R31,1
000029 bffb      	OUT  GICR,R31
00002a bfeb      	OUT  GICR,R30
00002b bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00002c e1f8      	LDI  R31,0x18
00002d bdf1      	OUT  WDTCR,R31
00002e bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00002f e08d      	LDI  R24,13
000030 e0a2      	LDI  R26,2
000031 27bb      	CLR  R27
                 __CLEAR_REG:
000032 93ed      	ST   X+,R30
000033 958a      	DEC  R24
000034 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000035 e080      	LDI  R24,LOW(0x400)
000036 e094      	LDI  R25,HIGH(0x400)
000037 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000038 93ed      	ST   X+,R30
000039 9701      	SBIW R24,1
00003a f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00003b e3ec      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00003c e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00003d 9185      	LPM  R24,Z+
00003e 9195      	LPM  R25,Z+
00003f 9700      	SBIW R24,0
000040 f061      	BREQ __GLOBAL_INI_END
000041 91a5      	LPM  R26,Z+
000042 91b5      	LPM  R27,Z+
000043 9005      	LPM  R0,Z+
000044 9015      	LPM  R1,Z+
000045 01bf      	MOVW R22,R30
000046 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000047 9005      	LPM  R0,Z+
000048 920d      	ST   X+,R0
000049 9701      	SBIW R24,1
00004a f7e1      	BRNE __GLOBAL_INI_LOOP
00004b 01fb      	MOVW R30,R22
00004c cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
00004d e5ef      	LDI  R30,LOW(0x45F)
00004e bfed      	OUT  SPL,R30
00004f e0e4      	LDI  R30,HIGH(0x45F)
000050 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000051 e6c0      	LDI  R28,LOW(0x160)
000052 e0d1      	LDI  R29,HIGH(0x160)
                 
000053 c028      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 ;       1 /*****************************************************
                 ;       2 This program was produced by the
                 ;       3 CodeWizardAVR V2.03.4 Standard
                 ;       4 Automatic Program Generator
                 ;       5 © Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;       6 http://www.hpinfotech.com
                 ;       7 
                 ;       8 Project :
                 ;       9 Version :
                 ;      10 Date    : 22.04.2009
                 ;      11 Author  :
                 ;      12 Company :
                 ;      13 Comments:
                 ;      14 
                 ;      15 
                 ;      16 Chip type           : ATmega8
                 ;      17 Program type        : Application
                 ;      18 Clock frequency     : 8,000000 MHz
                 ;      19 Memory model        : Small
                 ;      20 External RAM size   : 0
                 ;      21 Data Stack size     : 256
                 ;      22 *****************************************************/
                 ;      23 
                 ;      24 #include <mega8.h>
                 ;      25 	#ifndef __SLEEP_DEFINED__
                 	#ifndef __SLEEP_DEFINED__
                 ;      26 	#define __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 ;      27 	.EQU __se_bit=0x80
                 	.EQU __se_bit=0x80
                 ;      28 	.EQU __sm_mask=0x70
                 	.EQU __sm_mask=0x70
                 ;      29 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powerdown=0x20
                 ;      30 	.EQU __sm_powersave=0x30
                 	.EQU __sm_powersave=0x30
                 ;      31 	.EQU __sm_standby=0x60
                 	.EQU __sm_standby=0x60
                 ;      32 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_ext_standby=0x70
                 ;      33 	.EQU __sm_adc_noise_red=0x10
                 	.EQU __sm_adc_noise_red=0x10
                 ;      34 	.SET power_ctrl_reg=mcucr
                 	.SET power_ctrl_reg=mcucr
                 ;      35 	#endif
                 	#endif
                 ;      36 
                 ;      37 // Alphanumeric LCD Module functions
                 ;      38 #asm
                 ;      39    .equ __lcd_port=0x12 ;PORTD
                    .equ __lcd_port=0x12 ;PORTD
                 ;      40 #endasm
                 ;      41 #include <lcd.h>
                 ;      42 #include <stdio.h>
                 ;      43 #include <math.h>
                 ;      44 #include <spi.h>
                 ;      45 #include <delay.h>
                 ;      46 
                 ;      47 /* AD7896 reference voltage [mV] */
                 ;      48 #define VREF 5000
                 ;      49 
                 ;      50 
                 ;      51 /* AD7896 control signals PORTB bit allocation */
                 ;      52 #define NCONVST PORTB.0
                 ;      53 
                 ;      54 // Declare your global variables here
                 ;      55       char asd_asd[20];
                 _asd_asd:
000160           	.BYTE 0x14
                 ;      56 
                 ;      57 unsigned  read_adc(void)
                 ;      58 {
                 
                 	.CSEG
                 _read_adc:
                 ;      59 unsigned  result;
                 ;      60 /* start conversion in mode 1, (high sampling performance) */
                 ;      61 NCONVST=0;
000054 d39d      	RCALL __SAVELOCR2
                 ;	result -> R16,R17
000055 98c0      	CBI  0x18,0
                 ;      62 /* read the MSB using SPI */
                 ;      63 result=(unsigned) spi(0)<<8;
000056 e0e0      	LDI  R30,LOW(0)
000057 93ea      	ST   -Y,R30
000058 d29a      	RCALL _spi
000059 2ffe      	MOV  R31,R30
00005a e0e0      	LDI  R30,0
00005b 018f      	MOVW R16,R30
                 ;      64 //result=result << 8;
                 ;      65 /* read the LSB using SPI and combine with MSB */
                 ;      66 result|=spi(0);
00005c d2b2      	RCALL SUBOPT_0x0
00005d d295      	RCALL _spi
00005e e0f0      	LDI  R31,0
00005f 2b0e
000060 2b1f      	__ORWRR 16,17,30,31
                 ;      67 result=result>>3;
000061 9516      	LSR  R17
000062 9507      	ROR  R16
000063 9516      	LSR  R17
000064 9507      	ROR  R16
000065 9516      	LSR  R17
000066 9507      	ROR  R16
                 ;      68 result=result&0x03FF;
000067 7013      	ANDI R17,HIGH(1023)
                 ;      69 /* calculate the voltage in [mV] */
                 ;      70 result=(unsigned) (((unsigned long) result*VREF)/1023L);
000068 01f8      	MOVW R30,R16
000069 2766      	CLR  R22
00006a 2777      	CLR  R23
00006b e8a8
00006c e1b3
00006d e080
00006e e090      	__GETD2N 0x1388
00006f d31e      	RCALL __MULD12U
000070 01df      	MOVW R26,R30
000071 01cb      	MOVW R24,R22
000072 efef
000073 e0f3
000074 e060
000075 e070      	__GETD1N 0x3FF
000076 d337      	RCALL __DIVD21U
000077 018f      	MOVW R16,R30
                 ;      71 
                 ;      72 NCONVST=1;
000078 9ac0      	SBI  0x18,0
                 ;      73 /* return the measured voltage */
                 ;      74 return result;
000079 01f8      	MOVW R30,R16
00007a d381      	RCALL __LOADLOCR2P
00007b 9508      	RET
                 ;      75 }
                 ;      76 
                 ;      77 
                 ;      78 void main(void)
                 ;      79 {
                 _main:
                 ;      80 // Declare your local variables here
                 ;      81 
                 ;      82 // Input/Output Ports initialization
                 ;      83 // Port B initialization
                 ;      84 // Func7=In Func6=In Func5=Out Func4=In Func3=Out Func2=Out Func1=In Func0=In
                 ;      85 // State7=T State6=T State5=0 State4=T State3=0 State2=0 State1=T State0=T
                 ;      86 PORTB=0x00;
00007c e0e0      	LDI  R30,LOW(0)
00007d bbe8      	OUT  0x18,R30
                 ;      87 DDRB=0x21;
00007e e2e1      	LDI  R30,LOW(33)
00007f bbe7      	OUT  0x17,R30
                 ;      88 
                 ;      89 // Port C initialization
                 ;      90 // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;      91 // State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;      92 PORTC=0x00;
000080 e0e0      	LDI  R30,LOW(0)
000081 bbe5      	OUT  0x15,R30
                 ;      93 DDRC=0x00;
000082 bbe4      	OUT  0x14,R30
                 ;      94 
                 ;      95 // Port D initialization
                 ;      96 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ;      97 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ;      98 PORTD=0x00;
000083 bbe2      	OUT  0x12,R30
                 ;      99 DDRD=0x00;
000084 bbe1      	OUT  0x11,R30
                 ;     100 
                 ;     101 // Timer/Counter 0 initialization
                 ;     102 // Clock source: System Clock
                 ;     103 // Clock value: Timer 0 Stopped
                 ;     104 TCCR0=0x00;
000085 bfe3      	OUT  0x33,R30
                 ;     105 TCNT0=0x00;
000086 bfe2      	OUT  0x32,R30
                 ;     106 
                 ;     107 // External Interrupt(s) initialization
                 ;     108 // INT0: Off
                 ;     109 // INT1: Off
                 ;     110 MCUCR=0x00;
000087 bfe5      	OUT  0x35,R30
                 ;     111 
                 ;     112 // SPI initialization
                 ;     113 // SPI Type: Master
                 ;     114 // SPI Clock Rate: 2000,000 kHz
                 ;     115 // SPI Clock Phase: Cycle Start
                 ;     116 // SPI Clock Polarity: Low
                 ;     117 // SPI Data Order: MSB First
                 ;     118 SPCR=0x54;
000088 d289      	RCALL SUBOPT_0x1
                 ;     119 SPSR=0x00;
                 ;     120 
                 ;     121 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ;     122 TIMSK=0x00;
000089 e0e0      	LDI  R30,LOW(0)
00008a bfe9      	OUT  0x39,R30
                 ;     123 
                 ;     124 // SPI initialization
                 ;     125 // SPI Type: Master
                 ;     126 // SPI Clock Rate: 2000,000 kHz
                 ;     127 // SPI Clock Phase: Cycle Start
                 ;     128 // SPI Clock Polarity: Low
                 ;     129 // SPI Data Order: MSB First
                 ;     130 SPCR=0x54;
00008b d286      	RCALL SUBOPT_0x1
                 ;     131 SPSR=0x00;
                 ;     132 
                 ;     133 // LCD module initialization
                 ;     134 lcd_init(16);
00008c e1e0      	LDI  R30,LOW(16)
00008d 93ea      	ST   -Y,R30
00008e d0a8      	RCALL _lcd_init
                 ;     135 
                 ;     136       lcd_gotoxy(0,0);
00008f d27f      	RCALL SUBOPT_0x0
000090 d27e      	RCALL SUBOPT_0x0
000091 d285      	RCALL SUBOPT_0x2
                 ;     137       sprintf(asd_asd, "Hello");
                 ;     138       lcd_puts(asd_asd);
                 ;     139 
                 ;     140 while (1)
                 _0x7:
                 ;     141       {
                 ;     142       // Place your code here
                 ;     143       lcd_gotoxy(0,0);
000092 d27c      	RCALL SUBOPT_0x0
000093 d27b      	RCALL SUBOPT_0x0
000094 d282      	RCALL SUBOPT_0x2
                 ;     144       sprintf(asd_asd, "Hello");
                 ;     145       lcd_puts(asd_asd);
                 ;     146       lcd_gotoxy(0,1);
000095 d279      	RCALL SUBOPT_0x0
000096 e0e1      	LDI  R30,LOW(1)
000097 93ea      	ST   -Y,R30
000098 d04d      	RCALL _lcd_gotoxy
                 ;     147       sprintf(asd_asd,"Uadc=%4u mV",read_adc());
000099 d28e      	RCALL SUBOPT_0x3
00009a e3e0
00009b e0f0      	__POINTW1FN _0,6
00009c d290      	RCALL SUBOPT_0x4
00009d dfb6      	RCALL _read_adc
00009e 2766      	CLR  R22
00009f 2777      	CLR  R23
0000a0 d340      	RCALL __PUTPARD1
0000a1 e084      	LDI  R24,4
0000a2 d22d      	RCALL _sprintf
0000a3 9628      	ADIW R28,8
                 ;     148       lcd_puts(asd_asd);
0000a4 d283      	RCALL SUBOPT_0x3
0000a5 d072      	RCALL _lcd_puts
                 ;     149       delay_ms(100);
0000a6 e6e4      	LDI  R30,LOW(100)
0000a7 e0f0      	LDI  R31,HIGH(100)
0000a8 d284      	RCALL SUBOPT_0x4
0000a9 d2c7      	RCALL _delay_ms
                 ;     150       };
0000aa cfe7      	RJMP _0x7
                 ;     151 }
                 _0xA:
0000ab cfff      	RJMP _0xA
                 
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 __base_y_G2:
000174           	.BYTE 0x4
                 
                 	.CSEG
                 __lcd_delay_G2:
0000ac e0ff          ldi   r31,15
                 __lcd_delay0:
0000ad 95fa          dec   r31
0000ae f7f1          brne  __lcd_delay0
0000af 9508      	RET
                 __lcd_ready:
0000b0 b3a1          in    r26,__lcd_direction
0000b1 70af          andi  r26,0xf                 ;set as input
0000b2 bba1          out   __lcd_direction,r26
0000b3 9a91          sbi   __lcd_port,__lcd_rd     ;RD=1
0000b4 9890          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
0000b5 dff6      	RCALL __lcd_delay_G2
0000b6 9a92          sbi   __lcd_port,__lcd_enable ;EN=1
0000b7 dff4      	RCALL __lcd_delay_G2
0000b8 b3a0          in    r26,__lcd_pin
0000b9 9892          cbi   __lcd_port,__lcd_enable ;EN=0
0000ba dff1      	RCALL __lcd_delay_G2
0000bb 9a92          sbi   __lcd_port,__lcd_enable ;EN=1
0000bc dfef      	RCALL __lcd_delay_G2
0000bd 9892          cbi   __lcd_port,__lcd_enable ;EN=0
0000be fda7          sbrc  r26,__lcd_busy_flag
0000bf cff5          rjmp  __lcd_busy
0000c0 9508      	RET
                 __lcd_write_nibble_G2:
0000c1 7fa0          andi  r26,0xf0
0000c2 2bab          or    r26,r27
0000c3 bba2          out   __lcd_port,r26          ;write
0000c4 9a92          sbi   __lcd_port,__lcd_enable ;EN=1
0000c5 dfe6      	RCALL __lcd_delay_G2
0000c6 9892          cbi   __lcd_port,__lcd_enable ;EN=0
0000c7 dfe4      	RCALL __lcd_delay_G2
0000c8 9508      	RET
                 __lcd_write_data:
0000c9 9891          cbi  __lcd_port,__lcd_rd 	  ;RD=0
0000ca b3a1          in    r26,__lcd_direction
0000cb 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output    
0000cc bba1          out   __lcd_direction,r26
0000cd b3b2          in    r27,__lcd_port
0000ce 70bf          andi  r27,0xf
0000cf 81a8          ld    r26,y
0000d0 dff0      	RCALL __lcd_write_nibble_G2
0000d1 81a8          ld    r26,y
0000d2 95a2          swap  r26
0000d3 dfed      	RCALL __lcd_write_nibble_G2
0000d4 9a91          sbi   __lcd_port,__lcd_rd     ;RD=1
0000d5 9621      	ADIW R28,1
0000d6 9508      	RET
                 __lcd_read_nibble_G2:
0000d7 9a92          sbi   __lcd_port,__lcd_enable ;EN=1
0000d8 dfd3      	RCALL __lcd_delay_G2
0000d9 b3e0          in    r30,__lcd_pin           ;read
0000da 9892          cbi   __lcd_port,__lcd_enable ;EN=0
0000db dfd0      	RCALL __lcd_delay_G2
0000dc 7fe0          andi  r30,0xf0
0000dd 9508      	RET
                 _lcd_read_byte0_G2:
0000de dfcd      	RCALL __lcd_delay_G2
0000df dff7      	RCALL __lcd_read_nibble_G2
0000e0 2fae          mov   r26,r30
0000e1 dff5      	RCALL __lcd_read_nibble_G2
0000e2 9891          cbi   __lcd_port,__lcd_rd     ;RD=0
0000e3 95e2          swap  r30
0000e4 2bea          or    r30,r26
0000e5 9508      	RET
                 _lcd_gotoxy:
0000e6 dfc9      	RCALL __lcd_ready
0000e7 81e8      	LD   R30,Y
0000e8 e0f0      	LDI  R31,0
0000e9 58ec      	SUBI R30,LOW(-__base_y_G2)
0000ea 4ffe      	SBCI R31,HIGH(-__base_y_G2)
0000eb 81e0      	LD   R30,Z
0000ec 81a9      	LDD  R26,Y+1
0000ed 0fea      	ADD  R30,R26
0000ee d241      	RCALL SUBOPT_0x5
0000ef 8049      	LDD  R4,Y+1
0000f0 8038      	LDD  R3,Y+0
0000f1 9622      	ADIW R28,2
0000f2 9508      	RET
                 _lcd_clear:
0000f3 dfbc      	RCALL __lcd_ready
0000f4 e0e2      	LDI  R30,LOW(2)
0000f5 d23a      	RCALL SUBOPT_0x5
0000f6 dfb9      	RCALL __lcd_ready
0000f7 e0ec      	LDI  R30,LOW(12)
0000f8 d237      	RCALL SUBOPT_0x5
0000f9 dfb6      	RCALL __lcd_ready
0000fa e0e1      	LDI  R30,LOW(1)
0000fb d234      	RCALL SUBOPT_0x5
0000fc e0e0      	LDI  R30,LOW(0)
0000fd 2e3e      	MOV  R3,R30
0000fe 2e4e      	MOV  R4,R30
0000ff 9508      	RET
                 _lcd_putchar:
000100 93ef          push r30
000101 93ff          push r31
000102 81a8          ld   r26,y
000103 9468          set
000104 30aa          cpi  r26,10
000105 f021          breq __lcd_putchar1
000106 94e8          clt
000107 9443      	INC  R4
000108 1464      	CP   R6,R4
000109 f428      	BRSH _0xC
                 	__lcd_putchar1:
00010a 9433      	INC  R3
00010b d203      	RCALL SUBOPT_0x0
00010c 923a      	ST   -Y,R3
00010d dfd8      	RCALL _lcd_gotoxy
00010e f02e      	brts __lcd_putchar0
                 _0xC:
00010f dfa0          rcall __lcd_ready
000110 9a90          sbi  __lcd_port,__lcd_rs ;RS=1
000111 81a8          ld   r26,y
000112 93aa          st   -y,r26
000113 dfb5          rcall __lcd_write_data
                 __lcd_putchar0:
000114 91ff          pop  r31
000115 91ef          pop  r30
000116 9621      	ADIW R28,1
000117 9508      	RET
                 _lcd_puts:
000118 931a      	ST   -Y,R17
                 _0xD:
000119 81a9      	LDD  R26,Y+1
00011a 81ba      	LDD  R27,Y+1+1
00011b 91ed      	LD   R30,X+
00011c 83a9      	STD  Y+1,R26
00011d 83ba      	STD  Y+1+1,R27
00011e 2f1e      	MOV  R17,R30
00011f 30e0      	CPI  R30,0
000120 f019      	BREQ _0xF
000121 931a      	ST   -Y,R17
000122 dfdd      	RCALL _lcd_putchar
000123 cff5      	RJMP _0xD
                 _0xF:
000124 8118      	LDD  R17,Y+0
000125 9623      	ADIW R28,3
000126 9508      	RET
                 __long_delay_G2:
000127 27aa          clr   r26
000128 27bb          clr   r27
                 __long_delay0:
000129 9711          sbiw  r26,1         ;2 cycles
00012a f7f1          brne  __long_delay0 ;2 cycles
00012b 9508      	RET
                 __lcd_init_write_G2:
00012c 9891          cbi  __lcd_port,__lcd_rd 	  ;RD=0
00012d b3a1          in    r26,__lcd_direction
00012e 6fa7          ori   r26,0xf7                ;set as output
00012f bba1          out   __lcd_direction,r26
000130 b3b2          in    r27,__lcd_port
000131 70bf          andi  r27,0xf
000132 81a8          ld    r26,y
000133 df8d      	RCALL __lcd_write_nibble_G2
000134 9a91          sbi   __lcd_port,__lcd_rd     ;RD=1
000135 9621      	ADIW R28,1
000136 9508      	RET
                 _lcd_init:
000137 9892          cbi   __lcd_port,__lcd_enable ;EN=0
000138 9890          cbi   __lcd_port,__lcd_rs     ;RS=0
000139 8068      	LDD  R6,Y+0
00013a 81e8      	LD   R30,Y
00013b 58e0      	SUBI R30,-LOW(128)
00013c 93e0 0176 	__PUTB1MN __base_y_G2,2
00013e 81e8      	LD   R30,Y
00013f 54e0      	SUBI R30,-LOW(192)
000140 93e0 0177 	__PUTB1MN __base_y_G2,3
000142 d1ef      	RCALL SUBOPT_0x6
000143 d1ee      	RCALL SUBOPT_0x6
000144 d1ed      	RCALL SUBOPT_0x6
000145 dfe1      	RCALL __long_delay_G2
000146 e2e0      	LDI  R30,LOW(32)
000147 93ea      	ST   -Y,R30
000148 dfe3      	RCALL __lcd_init_write_G2
000149 dfdd      	RCALL __long_delay_G2
00014a e2e8      	LDI  R30,LOW(40)
00014b d1e4      	RCALL SUBOPT_0x5
00014c dfda      	RCALL __long_delay_G2
00014d e0e4      	LDI  R30,LOW(4)
00014e d1e1      	RCALL SUBOPT_0x5
00014f dfd7      	RCALL __long_delay_G2
000150 e8e5      	LDI  R30,LOW(133)
000151 d1de      	RCALL SUBOPT_0x5
000152 dfd4      	RCALL __long_delay_G2
000153 b3a1          in    r26,__lcd_direction
000154 70af          andi  r26,0xf                 ;set as input
000155 bba1          out   __lcd_direction,r26
000156 9a91          sbi   __lcd_port,__lcd_rd     ;RD=1
000157 df86      	RCALL _lcd_read_byte0_G2
000158 30e5      	CPI  R30,LOW(0x5)
000159 f011      	BREQ _0x13
00015a e0e0      	LDI  R30,LOW(0)
00015b c005      	RJMP _0xDB
                 _0x13:
00015c df53      	RCALL __lcd_ready
00015d e0e6      	LDI  R30,LOW(6)
00015e d1d1      	RCALL SUBOPT_0x5
00015f df93      	RCALL _lcd_clear
000160 e0e1      	LDI  R30,LOW(1)
                 _0xDB:
000161 9621      	ADIW R28,1
000162 9508      	RET
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 _getchar:
000163 9b5f           sbis usr,rxc
000164 cffe           rjmp _getchar
000165 b1ec           in   r30,udr
000166 9508      	RET
                 _putchar:
000167 9b5d           sbis usr,udre
000168 cffe           rjmp _putchar
000169 81e8           ld   r30,y
00016a b9ec           out  udr,r30
00016b 9621      	ADIW R28,1
00016c 9508      	RET
                 __put_G3:
00016d d284      	RCALL __SAVELOCR2
00016e 81ac      	LDD  R26,Y+4
00016f 81bd      	LDD  R27,Y+4+1
000170 d266      	RCALL __GETW1P
000171 9730      	SBIW R30,0
000172 f0d1      	BREQ _0x21
000173 81aa      	LDD  R26,Y+2
000174 81bb      	LDD  R27,Y+2+1
000175 d261      	RCALL __GETW1P
000176 018f      	MOVW R16,R30
000177 9730      	SBIW R30,0
000178 f049      	BREQ _0x23
000179 3002
00017a e0e0
00017b 071e      	__CPWRN 16,17,2
00017c f078      	BRLO _0x24
00017d 01f8      	MOVW R30,R16
00017e 9731      	SBIW R30,1
00017f 018f      	MOVW R16,R30
000180 93ed      	ST   X+,R30
000181 93fc      	ST   X,R31
                 _0x23:
000182 81ac      	LDD  R26,Y+4
000183 81bd      	LDD  R27,Y+4+1
000184 91ed      	LD   R30,X+
000185 91fd      	LD   R31,X+
000186 9631      	ADIW R30,1
000187 93fe      	ST   -X,R31
000188 93ee      	ST   -X,R30
000189 9731      	SBIW R30,1
00018a 81ae      	LDD  R26,Y+6
00018b 83a0      	STD  Z+0,R26
                 _0x24:
00018c c003      	RJMP _0x25
                 _0x21:
00018d 81ee      	LDD  R30,Y+6
00018e 93ea      	ST   -Y,R30
00018f dfd7      	RCALL _putchar
                 _0x25:
000190 d268      	RCALL __LOADLOCR2
000191 9627      	ADIW R28,7
000192 9508      	RET
                 __print_G3:
000193 972b      	SBIW R28,11
000194 d259      	RCALL __SAVELOCR6
000195 e010      	LDI  R17,0
                 _0x26:
000196 89ef      	LDD  R30,Y+23
000197 8df8      	LDD  R31,Y+23+1
000198 9631      	ADIW R30,1
000199 8bef      	STD  Y+23,R30
00019a 8ff8      	STD  Y+23+1,R31
00019b 9731      	SBIW R30,1
00019c 91e4      	LPM  R30,Z
00019d 2f2e      	MOV  R18,R30
00019e 30e0      	CPI  R30,0
00019f f409      	BRNE PC+2
0001a0 c12c      	RJMP _0x28
0001a1 2fe1      	MOV  R30,R17
0001a2 30e0      	CPI  R30,0
0001a3 f431      	BRNE _0x2C
0001a4 3225      	CPI  R18,37
0001a5 f411      	BRNE _0x2D
0001a6 e011      	LDI  R17,LOW(1)
0001a7 c001      	RJMP _0x2E
                 _0x2D:
0001a8 d18d      	RCALL SUBOPT_0x7
                 _0x2E:
0001a9 c122      	RJMP _0x2B
                 _0x2C:
0001aa 30e1      	CPI  R30,LOW(0x1)
0001ab f4a1      	BRNE _0x2F
0001ac 3225      	CPI  R18,37
0001ad f411      	BRNE _0x30
0001ae d187      	RCALL SUBOPT_0x7
0001af c11b      	RJMP _0xDC
                 _0x30:
0001b0 e012      	LDI  R17,LOW(2)
0001b1 e040      	LDI  R20,LOW(0)
0001b2 e000      	LDI  R16,LOW(0)
0001b3 322d      	CPI  R18,45
0001b4 f411      	BRNE _0x31
0001b5 e001      	LDI  R16,LOW(1)
0001b6 c115      	RJMP _0x2B
                 _0x31:
0001b7 322b      	CPI  R18,43
0001b8 f411      	BRNE _0x32
0001b9 e24b      	LDI  R20,LOW(43)
0001ba c111      	RJMP _0x2B
                 _0x32:
0001bb 3220      	CPI  R18,32
0001bc f411      	BRNE _0x33
0001bd e240      	LDI  R20,LOW(32)
0001be c10d      	RJMP _0x2B
                 _0x33:
0001bf c002      	RJMP _0x34
                 _0x2F:
0001c0 30e2      	CPI  R30,LOW(0x2)
0001c1 f439      	BRNE _0x35
                 _0x34:
0001c2 e050      	LDI  R21,LOW(0)
0001c3 e013      	LDI  R17,LOW(3)
0001c4 3320      	CPI  R18,48
0001c5 f411      	BRNE _0x36
0001c6 6800      	ORI  R16,LOW(128)
0001c7 c104      	RJMP _0x2B
                 _0x36:
0001c8 c002      	RJMP _0x37
                 _0x35:
0001c9 30e3      	CPI  R30,LOW(0x3)
0001ca f4a1      	BRNE _0x38
                 _0x37:
0001cb 3320      	CPI  R18,48
0001cc f010      	BRLO _0x3A
0001cd 332a      	CPI  R18,58
0001ce f008      	BRLO _0x3B
                 _0x3A:
0001cf c009      	RJMP _0x39
                 _0x3B:
0001d0 2fa5      	MOV  R26,R21
0001d1 e0ea      	LDI  R30,LOW(10)
0001d2 9fea      	MUL  R30,R26
0001d3 01f0      	MOVW R30,R0
0001d4 2f5e      	MOV  R21,R30
0001d5 2fe2      	MOV  R30,R18
0001d6 53e0      	SUBI R30,LOW(48)
0001d7 0f5e      	ADD  R21,R30
0001d8 c0f3      	RJMP _0x2B
                 _0x39:
0001d9 362c      	CPI  R18,108
0001da f419      	BRNE _0x3C
0001db 6002      	ORI  R16,LOW(2)
0001dc e015      	LDI  R17,LOW(5)
0001dd c0ee      	RJMP _0x2B
                 _0x3C:
0001de c003      	RJMP _0x3D
                 _0x38:
0001df 30e5      	CPI  R30,LOW(0x5)
0001e0 f009      	BREQ PC+2
0001e1 c0ea      	RJMP _0x2B
                 _0x3D:
0001e2 2fe2      	MOV  R30,R18
0001e3 36e3      	CPI  R30,LOW(0x63)
0001e4 f421      	BRNE _0x42
0001e5 d158      	RCALL SUBOPT_0x8
0001e6 91ec      	LD   R30,X
0001e7 d15d      	RCALL SUBOPT_0x9
0001e8 c0e2      	RJMP _0x43
                 _0x42:
0001e9 37e3      	CPI  R30,LOW(0x73)
0001ea f429      	BRNE _0x45
0001eb d152      	RCALL SUBOPT_0x8
0001ec d160      	RCALL SUBOPT_0xA
0001ed d10c      	RCALL _strlen
0001ee 2f1e      	MOV  R17,R30
0001ef c007      	RJMP _0x46
                 _0x45:
0001f0 37e0      	CPI  R30,LOW(0x70)
0001f1 f451      	BRNE _0x48
0001f2 d14b      	RCALL SUBOPT_0x8
0001f3 d159      	RCALL SUBOPT_0xA
0001f4 d10f      	RCALL _strlenf
0001f5 2f1e      	MOV  R17,R30
0001f6 6008      	ORI  R16,LOW(8)
                 _0x46:
0001f7 770f      	ANDI R16,LOW(127)
0001f8 e0e0      	LDI  R30,LOW(0)
0001f9 8be8      	STD  Y+16,R30
0001fa e030      	LDI  R19,LOW(0)
0001fb c056      	RJMP _0x49
                 _0x48:
0001fc 36e4      	CPI  R30,LOW(0x64)
0001fd f011      	BREQ _0x4C
0001fe 36e9      	CPI  R30,LOW(0x69)
0001ff f411      	BRNE _0x4D
                 _0x4C:
000200 6004      	ORI  R16,LOW(4)
000201 c002      	RJMP _0x4E
                 _0x4D:
000202 37e5      	CPI  R30,LOW(0x75)
000203 f491      	BRNE _0x4F
                 _0x4E:
000204 e0ea      	LDI  R30,LOW(10)
000205 8be8      	STD  Y+16,R30
000206 ff01      	SBRS R16,1
000207 c007      	RJMP _0x50
000208 e0e0
000209 ecfa
00020a e96a
00020b e37b      	__GETD1N 0x3B9ACA00
00020c d144      	RCALL SUBOPT_0xB
00020d e01a      	LDI  R17,LOW(10)
00020e c01f      	RJMP _0x51
                 _0x50:
00020f e1e0
000210 e2f7
000211 e060
000212 e070      	__GETD1N 0x2710
000213 d13d      	RCALL SUBOPT_0xB
000214 e015      	LDI  R17,LOW(5)
000215 c018      	RJMP _0x51
                 _0x4F:
000216 35e8      	CPI  R30,LOW(0x58)
000217 f411      	BRNE _0x53
000218 6008      	ORI  R16,LOW(8)
000219 c003      	RJMP _0x54
                 _0x53:
00021a 37e8      	CPI  R30,LOW(0x78)
00021b f009      	BREQ PC+2
00021c c0ae      	RJMP _0x87
                 _0x54:
00021d e1e0      	LDI  R30,LOW(16)
00021e 8be8      	STD  Y+16,R30
00021f ff01      	SBRS R16,1
000220 c007      	RJMP _0x56
000221 e0e0
000222 e0f0
000223 e060
000224 e170      	__GETD1N 0x10000000
000225 d12b      	RCALL SUBOPT_0xB
000226 e018      	LDI  R17,LOW(8)
000227 c006      	RJMP _0x51
                 _0x56:
000228 e0e0
000229 e1f0
00022a e060
00022b e070      	__GETD1N 0x1000
00022c d124      	RCALL SUBOPT_0xB
00022d e014      	LDI  R17,LOW(4)
                 _0x51:
00022e ff01      	SBRS R16,1
00022f c003      	RJMP _0x57
000230 d10d      	RCALL SUBOPT_0x8
000231 d1a9      	RCALL __GETD1P
000232 c00a      	RJMP _0xDD
                 _0x57:
000233 ff02      	SBRS R16,2
000234 c004      	RJMP _0x59
000235 d108      	RCALL SUBOPT_0x8
000236 d1a0      	RCALL __GETW1P
000237 d151      	RCALL __CWD1
000238 c004      	RJMP _0xDD
                 _0x59:
000239 d104      	RCALL SUBOPT_0x8
00023a d19c      	RCALL __GETW1P
00023b 2766      	CLR  R22
00023c 2777      	CLR  R23
                 _0xDD:
00023d 87ec
00023e 87fd
00023f 876e
000240 877f      	__PUTD1S 12
000241 ff02      	SBRS R16,2
000242 c00f      	RJMP _0x5B
000243 d112      	RCALL SUBOPT_0xC
000244 d1a5      	RCALL __CPD20
000245 f43c      	BRGE _0x5C
000246 85ec
000247 85fd
000248 856e
000249 857f      	__GETD1S 12
00024a d136      	RCALL __ANEGD1
00024b d10f      	RCALL SUBOPT_0xD
00024c e24d      	LDI  R20,LOW(45)
                 _0x5C:
00024d 3040      	CPI  R20,0
00024e f011      	BREQ _0x5D
00024f 5f1f      	SUBI R17,-LOW(1)
000250 c001      	RJMP _0x5E
                 _0x5D:
000251 7f0b      	ANDI R16,LOW(251)
                 _0x5E:
                 _0x5B:
                 _0x49:
000252 fd00      	SBRC R16,0
000253 c010      	RJMP _0x5F
                 _0x60:
000254 1715      	CP   R17,R21
000255 f470      	BRSH _0x62
000256 ff07      	SBRS R16,7
000257 c008      	RJMP _0x63
000258 ff02      	SBRS R16,2
000259 c004      	RJMP _0x64
00025a 7f0b      	ANDI R16,LOW(251)
00025b 2f24      	MOV  R18,R20
00025c 5011      	SUBI R17,LOW(1)
00025d c001      	RJMP _0x65
                 _0x64:
00025e e320      	LDI  R18,LOW(48)
                 _0x65:
00025f c001      	RJMP _0x66
                 _0x63:
000260 e220      	LDI  R18,LOW(32)
                 _0x66:
000261 d0d4      	RCALL SUBOPT_0x7
000262 5051      	SUBI R21,LOW(1)
000263 cff0      	RJMP _0x60
                 _0x62:
                 _0x5F:
000264 2f31      	MOV  R19,R17
000265 89e8      	LDD  R30,Y+16
000266 30e0      	CPI  R30,0
000267 f4c9      	BRNE _0x67
                 _0x68:
000268 3030      	CPI  R19,0
000269 f0b1      	BREQ _0x6A
00026a ff03      	SBRS R16,3
00026b c008      	RJMP _0x6B
00026c 81ee      	LDD  R30,Y+6
00026d 81ff      	LDD  R31,Y+6+1
00026e 9631      	ADIW R30,1
00026f 83ee      	STD  Y+6,R30
000270 83ff      	STD  Y+6+1,R31
000271 9731      	SBIW R30,1
000272 91e4      	LPM  R30,Z
000273 c005      	RJMP _0xDE
                 _0x6B:
000274 81ae      	LDD  R26,Y+6
000275 81bf      	LDD  R27,Y+6+1
000276 91ed      	LD   R30,X+
000277 83ae      	STD  Y+6,R26
000278 83bf      	STD  Y+6+1,R27
                 _0xDE:
000279 93ea      	ST   -Y,R30
00027a d0e5      	RCALL SUBOPT_0xE
00027b 3050      	CPI  R21,0
00027c f009      	BREQ _0x6D
00027d 5051      	SUBI R21,LOW(1)
                 _0x6D:
00027e 5031      	SUBI R19,LOW(1)
00027f cfe8      	RJMP _0x68
                 _0x6A:
000280 c042      	RJMP _0x6E
                 _0x67:
                 _0x70:
000281 d0e5      	RCALL SUBOPT_0xF
000282 d12b      	RCALL __DIVD21U
000283 2f2e      	MOV  R18,R30
000284 302a      	CPI  R18,10
000285 f030      	BRLO _0x72
000286 ff03      	SBRS R16,3
000287 c002      	RJMP _0x73
000288 5c29      	SUBI R18,-LOW(55)
000289 c001      	RJMP _0x74
                 _0x73:
00028a 5a29      	SUBI R18,-LOW(87)
                 _0x74:
00028b c001      	RJMP _0x75
                 _0x72:
00028c 5d20      	SUBI R18,-LOW(48)
                 _0x75:
00028d fd04      	SBRC R16,4
00028e c01e      	RJMP _0x77
00028f 3321      	CPI  R18,49
000290 f448      	BRSH _0x79
000291 d0da      	RCALL SUBOPT_0x10
000292 30a1
000293 e0e0
000294 07be
000295 e0e0
000296 078e
000297 e0e0
000298 079e      	__CPD2N 0x1
000299 f409      	BRNE _0x78
                 _0x79:
00029a c009      	RJMP _0x7B
                 _0x78:
00029b 1753      	CP   R21,R19
00029c f010      	BRLO _0x7D
00029d ff00      	SBRS R16,0
00029e c001      	RJMP _0x7E
                 _0x7D:
00029f c011      	RJMP _0x7C
                 _0x7E:
0002a0 e220      	LDI  R18,LOW(32)
0002a1 ff07      	SBRS R16,7
0002a2 c00a      	RJMP _0x7F
0002a3 e320      	LDI  R18,LOW(48)
                 _0x7B:
0002a4 6100      	ORI  R16,LOW(16)
0002a5 ff02      	SBRS R16,2
0002a6 c006      	RJMP _0x80
0002a7 7f0b      	ANDI R16,LOW(251)
0002a8 934a      	ST   -Y,R20
0002a9 d0b6      	RCALL SUBOPT_0xE
0002aa 3050      	CPI  R21,0
0002ab f009      	BREQ _0x81
0002ac 5051      	SUBI R21,LOW(1)
                 _0x81:
                 _0x80:
                 _0x7F:
                 _0x77:
0002ad d088      	RCALL SUBOPT_0x7
0002ae 3050      	CPI  R21,0
0002af f009      	BREQ _0x82
0002b0 5051      	SUBI R21,LOW(1)
                 _0x82:
                 _0x7C:
0002b1 5031      	SUBI R19,LOW(1)
0002b2 d0b4      	RCALL SUBOPT_0xF
0002b3 d11f      	RCALL __MODD21U
0002b4 d0a6      	RCALL SUBOPT_0xD
0002b5 89e8      	LDD  R30,Y+16
0002b6 d0b5      	RCALL SUBOPT_0x10
0002b7 27ff      	CLR  R31
0002b8 2766      	CLR  R22
0002b9 2777      	CLR  R23
0002ba d0f3      	RCALL __DIVD21U
0002bb d095      	RCALL SUBOPT_0xB
0002bc 85e8
0002bd 85f9
0002be 856a
0002bf 857b      	__GETD1S 8
0002c0 d125      	RCALL __CPD10
0002c1 f009      	BREQ _0x71
0002c2 cfbe      	RJMP _0x70
                 _0x71:
                 _0x6E:
0002c3 ff00      	SBRS R16,0
0002c4 c006      	RJMP _0x83
                 _0x84:
0002c5 3050      	CPI  R21,0
0002c6 f021      	BREQ _0x86
0002c7 5051      	SUBI R21,LOW(1)
0002c8 e2e0      	LDI  R30,LOW(32)
0002c9 d07b      	RCALL SUBOPT_0x9
0002ca cffa      	RJMP _0x84
                 _0x86:
                 _0x83:
                 _0x87:
                 _0x43:
                 _0xDC:
0002cb e010      	LDI  R17,LOW(0)
                 _0x2B:
0002cc cec9      	RJMP _0x26
                 _0x28:
0002cd d127      	RCALL __LOADLOCR6
0002ce 9669      	ADIW R28,25
0002cf 9508      	RET
                 _sprintf:
0002d0 92ff      	PUSH R15
0002d1 2ef8      	MOV  R15,R24
0002d2 9722      	SBIW R28,2
0002d3 d11e      	RCALL __SAVELOCR2
0002d4 01de      	MOVW R26,R28
0002d5 d0a7      	RCALL __ADDW2R15
0002d6 018d      	MOVW R16,R26
0002d7 01de      	MOVW R26,R28
0002d8 9616      	ADIW R26,6
0002d9 d0a3      	RCALL __ADDW2R15
0002da d0fc      	RCALL __GETW1P
0002db 83ea      	STD  Y+2,R30
0002dc 83fb      	STD  Y+2+1,R31
0002dd 01de      	MOVW R26,R28
0002de 9614      	ADIW R26,4
0002df d09d      	RCALL __ADDW2R15
0002e0 d0f6      	RCALL __GETW1P
0002e1 d04b      	RCALL SUBOPT_0x4
0002e2 931a      	ST   -Y,R17
0002e3 930a      	ST   -Y,R16
0002e4 01fe      	MOVW R30,R28
0002e5 9636      	ADIW R30,6
0002e6 d046      	RCALL SUBOPT_0x4
0002e7 e0e0      	LDI  R30,LOW(0)
0002e8 e0f0      	LDI  R31,HIGH(0)
0002e9 d043      	RCALL SUBOPT_0x4
0002ea dea8      	RCALL __print_G3
0002eb 81aa      	LDD  R26,Y+2
0002ec 81bb      	LDD  R27,Y+2+1
0002ed e0e0      	LDI  R30,LOW(0)
0002ee 93ec      	ST   X,R30
0002ef d109      	RCALL __LOADLOCR2
0002f0 9624      	ADIW R28,4
0002f1 90ff      	POP  R15
0002f2 9508      	RET
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 _spi:
0002f3 81e8      	LD   R30,Y
0002f4 b9ef      	OUT  0xF,R30
                 _0xD3:
0002f5 9b77      	SBIS 0xE,7
0002f6 cffe      	RJMP _0xD3
0002f7 b1ef      	IN   R30,0xF
0002f8 9621      	ADIW R28,1
0002f9 9508      	RET
                 _strlen:
0002fa 91a9          ld   r26,y+
0002fb 91b9          ld   r27,y+
0002fc 27ee          clr  r30
0002fd 27ff          clr  r31
                 strlen0:
0002fe 916d          ld   r22,x+
0002ff 2366          tst  r22
000300 f011          breq strlen1
000301 9631          adiw r30,1
000302 cffb          rjmp strlen0
                 strlen1:
000303 9508          ret
                 _strlenf:
000304 27aa          clr  r26
000305 27bb          clr  r27
000306 91e9          ld   r30,y+
000307 91f9          ld   r31,y+
                 strlenf0:
000308 9005          lpm  r0,z+
000309 2000          tst  r0
00030a f011          breq strlenf1
00030b 9611          adiw r26,1
00030c cffb          rjmp strlenf0
                 strlenf1:
00030d 01fd          movw r30,r26
00030e 9508          ret
                 
                 	.DSEG
                 _p_S64:
000178           	.BYTE 0x2
                 
                 	.CSEG
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x0:
00030f e0e0      	LDI  R30,LOW(0)
000310 93ea      	ST   -Y,R30
000311 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
000312 e5e4      	LDI  R30,LOW(84)
000313 b9ed      	OUT  0xD,R30
000314 e0e0      	LDI  R30,LOW(0)
000315 b9ee      	OUT  0xE,R30
000316 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:14 WORDS
                 SUBOPT_0x2:
000317 ddce      	RCALL _lcd_gotoxy
000318 e6e0      	LDI  R30,LOW(_asd_asd)
000319 e0f1      	LDI  R31,HIGH(_asd_asd)
00031a 93fa      	ST   -Y,R31
00031b 93ea      	ST   -Y,R30
00031c e2ea
00031d e0f0      	__POINTW1FN _0,0
00031e 93fa      	ST   -Y,R31
00031f 93ea      	ST   -Y,R30
000320 e080      	LDI  R24,0
000321 dfae      	RCALL _sprintf
000322 9624      	ADIW R28,4
000323 e6e0      	LDI  R30,LOW(_asd_asd)
000324 e0f1      	LDI  R31,HIGH(_asd_asd)
000325 93fa      	ST   -Y,R31
000326 93ea      	ST   -Y,R30
000327 cdf0      	RJMP _lcd_puts
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x3:
000328 e6e0      	LDI  R30,LOW(_asd_asd)
000329 e0f1      	LDI  R31,HIGH(_asd_asd)
00032a 93fa      	ST   -Y,R31
00032b 93ea      	ST   -Y,R30
00032c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 23 TIMES, CODE SIZE REDUCTION:20 WORDS
                 SUBOPT_0x4:
00032d 93fa      	ST   -Y,R31
00032e 93ea      	ST   -Y,R30
00032f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 8 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x5:
000330 93ea      	ST   -Y,R30
000331 cd97      	RJMP __lcd_write_data
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x6:
000332 ddf4      	RCALL __long_delay_G2
000333 e3e0      	LDI  R30,LOW(48)
000334 93ea      	ST   -Y,R30
000335 cdf6      	RJMP __lcd_init_write_G2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:19 WORDS
                 SUBOPT_0x7:
000336 932a      	ST   -Y,R18
000337 89ec      	LDD  R30,Y+20
000338 89fd      	LDD  R31,Y+20+1
000339 dff3      	RCALL SUBOPT_0x4
00033a 01fe      	MOVW R30,R28
00033b 9674      	ADIW R30,20
00033c dff0      	RCALL SUBOPT_0x4
00033d ce2f      	RJMP __put_G3
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:23 WORDS
                 SUBOPT_0x8:
00033e 89ad      	LDD  R26,Y+21
00033f 89be      	LDD  R27,Y+21+1
000340 9714      	SBIW R26,4
000341 8bad      	STD  Y+21,R26
000342 8bbe      	STD  Y+21+1,R27
000343 9614      	ADIW R26,4
000344 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x9:
000345 93ea      	ST   -Y,R30
000346 89ec      	LDD  R30,Y+20
000347 89fd      	LDD  R31,Y+20+1
000348 dfe4      	RCALL SUBOPT_0x4
000349 01fe      	MOVW R30,R28
00034a 9674      	ADIW R30,20
00034b dfe1      	RCALL SUBOPT_0x4
00034c ce20      	RJMP __put_G3
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0xA:
00034d d089      	RCALL __GETW1P
00034e 83ee      	STD  Y+6,R30
00034f 83ff      	STD  Y+6+1,R31
000350 cfdc      	RJMP SUBOPT_0x4
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0xB:
000351 87e8
000352 87f9
000353 876a
000354 877b      	__PUTD1S 8
000355 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0xC:
000356 85ac
000357 85bd
000358 858e
000359 859f      	__GETD2S 12
00035a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xD:
00035b 87ec
00035c 87fd
00035d 876e
00035e 877f      	__PUTD1S 12
00035f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0xE:
000360 89ec      	LDD  R30,Y+20
000361 89fd      	LDD  R31,Y+20+1
000362 dfca      	RCALL SUBOPT_0x4
000363 01fe      	MOVW R30,R28
000364 9674      	ADIW R30,20
000365 dfc7      	RCALL SUBOPT_0x4
000366 ce06      	RJMP __put_G3
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xF:
000367 85e8
000368 85f9
000369 856a
00036a 857b      	__GETD1S 8
00036b cfea      	RJMP SUBOPT_0xC
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x10:
00036c 85a8
00036d 85b9
00036e 858a
00036f 859b      	__GETD2S 8
000370 9508      	RET
                 
                 _delay_ms:
000371 91e9      	ld   r30,y+
000372 91f9      	ld   r31,y+
000373 9630      	adiw r30,0
000374 f039      	breq __delay_ms1
                 __delay_ms0:
000375 ed80
000376 e097
000377 9701
000378 f7f1      	__DELAY_USW 0x7D0
000379 95a8      	wdr
00037a 9731      	sbiw r30,1
00037b f7c9      	brne __delay_ms0
                 __delay_ms1:
00037c 9508      	ret
                 
                 __ADDW2R15:
00037d 2400      	CLR  R0
00037e 0daf      	ADD  R26,R15
00037f 1db0      	ADC  R27,R0
000380 9508      	RET
                 
                 __ANEGD1:
000381 95f0      	COM  R31
000382 9560      	COM  R22
000383 9570      	COM  R23
000384 95e1      	NEG  R30
000385 4fff      	SBCI R31,-1
000386 4f6f      	SBCI R22,-1
000387 4f7f      	SBCI R23,-1
000388 9508      	RET
                 
                 __CWD1:
000389 2f6f      	MOV  R22,R31
00038a 0f66      	ADD  R22,R22
00038b 0b66      	SBC  R22,R22
00038c 2f76      	MOV  R23,R22
00038d 9508      	RET
                 
                 __MULD12U:
00038e 9f7a      	MUL  R23,R26
00038f 2d70      	MOV  R23,R0
000390 9f6b      	MUL  R22,R27
000391 0d70      	ADD  R23,R0
000392 9ff8      	MUL  R31,R24
000393 0d70      	ADD  R23,R0
000394 9fe9      	MUL  R30,R25
000395 0d70      	ADD  R23,R0
000396 9f6a      	MUL  R22,R26
000397 2d60      	MOV  R22,R0
000398 0d71      	ADD  R23,R1
000399 9ffb      	MUL  R31,R27
00039a 0d60      	ADD  R22,R0
00039b 1d71      	ADC  R23,R1
00039c 9fe8      	MUL  R30,R24
00039d 0d60      	ADD  R22,R0
00039e 1d71      	ADC  R23,R1
00039f 2788      	CLR  R24
0003a0 9ffa      	MUL  R31,R26
0003a1 2df0      	MOV  R31,R0
0003a2 0d61      	ADD  R22,R1
0003a3 1f78      	ADC  R23,R24
0003a4 9feb      	MUL  R30,R27
0003a5 0df0      	ADD  R31,R0
0003a6 1d61      	ADC  R22,R1
0003a7 1f78      	ADC  R23,R24
0003a8 9fea      	MUL  R30,R26
0003a9 2de0      	MOV  R30,R0
0003aa 0df1      	ADD  R31,R1
0003ab 1f68      	ADC  R22,R24
0003ac 1f78      	ADC  R23,R24
0003ad 9508      	RET
                 
                 __DIVD21U:
0003ae 933f      	PUSH R19
0003af 934f      	PUSH R20
0003b0 935f      	PUSH R21
0003b1 2400      	CLR  R0
0003b2 2411      	CLR  R1
0003b3 2744      	CLR  R20
0003b4 2755      	CLR  R21
0003b5 e230      	LDI  R19,32
                 __DIVD21U1:
0003b6 0faa      	LSL  R26
0003b7 1fbb      	ROL  R27
0003b8 1f88      	ROL  R24
0003b9 1f99      	ROL  R25
0003ba 1c00      	ROL  R0
0003bb 1c11      	ROL  R1
0003bc 1f44      	ROL  R20
0003bd 1f55      	ROL  R21
0003be 1a0e      	SUB  R0,R30
0003bf 0a1f      	SBC  R1,R31
0003c0 0b46      	SBC  R20,R22
0003c1 0b57      	SBC  R21,R23
0003c2 f428      	BRCC __DIVD21U2
0003c3 0e0e      	ADD  R0,R30
0003c4 1e1f      	ADC  R1,R31
0003c5 1f46      	ADC  R20,R22
0003c6 1f57      	ADC  R21,R23
0003c7 c001      	RJMP __DIVD21U3
                 __DIVD21U2:
0003c8 60a1      	SBR  R26,1
                 __DIVD21U3:
0003c9 953a      	DEC  R19
0003ca f759      	BRNE __DIVD21U1
0003cb 01fd      	MOVW R30,R26
0003cc 01bc      	MOVW R22,R24
0003cd 01d0      	MOVW R26,R0
0003ce 01ca      	MOVW R24,R20
0003cf 915f      	POP  R21
0003d0 914f      	POP  R20
0003d1 913f      	POP  R19
0003d2 9508      	RET
                 
                 __MODD21U:
0003d3 dfda      	RCALL __DIVD21U
0003d4 01fd      	MOVW R30,R26
0003d5 01bc      	MOVW R22,R24
0003d6 9508      	RET
                 
                 __GETW1P:
0003d7 91ed      	LD   R30,X+
0003d8 91fc      	LD   R31,X
0003d9 9711      	SBIW R26,1
0003da 9508      	RET
                 
                 __GETD1P:
0003db 91ed      	LD   R30,X+
0003dc 91fd      	LD   R31,X+
0003dd 916d      	LD   R22,X+
0003de 917c      	LD   R23,X
0003df 9713      	SBIW R26,3
0003e0 9508      	RET
                 
                 __PUTPARD1:
0003e1 937a      	ST   -Y,R23
0003e2 936a      	ST   -Y,R22
0003e3 93fa      	ST   -Y,R31
0003e4 93ea      	ST   -Y,R30
0003e5 9508      	RET
                 
                 __CPD10:
0003e6 9730      	SBIW R30,0
0003e7 4060      	SBCI R22,0
0003e8 4070      	SBCI R23,0
0003e9 9508      	RET
                 
                 __CPD20:
0003ea 9710      	SBIW R26,0
0003eb 4080      	SBCI R24,0
0003ec 4090      	SBCI R25,0
0003ed 9508      	RET
                 
                 __SAVELOCR6:
0003ee 935a      	ST   -Y,R21
                 __SAVELOCR5:
0003ef 934a      	ST   -Y,R20
                 __SAVELOCR4:
0003f0 933a      	ST   -Y,R19
                 __SAVELOCR3:
0003f1 932a      	ST   -Y,R18
                 __SAVELOCR2:
0003f2 931a      	ST   -Y,R17
0003f3 930a      	ST   -Y,R16
0003f4 9508      	RET
                 
                 __LOADLOCR6:
0003f5 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
0003f6 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
0003f7 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0003f8 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0003f9 8119      	LDD  R17,Y+1
0003fa 8108      	LD   R16,Y
0003fb 9508      	RET
                 
                 __LOADLOCR2P:
0003fc 9109      	LD   R16,Y+
0003fd 9119      	LD   R17,Y+
0003fe 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  24 r1 :  11 r2 :   0 r3 :   4 r4 :   4 r5 :   0 r6 :   2 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  44 r17:  31 r18:  26 r19:  12 r20:  16 r21:  23 r22:  43 r23:  34 
r24:  29 r25:  10 r26:  78 r27:  29 r28:  23 r29:   1 r30: 224 r31:  67 
x  :  20 y  : 144 z  :  12 
Registers used: 25 out of 35 (71.4%)

ATmega8 instruction use summary:
adc   :  11 add   :  14 adiw  :  26 and   :   0 andi  :  11 asr   :   0 
bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 
break :   0 breq  :  19 brge  :   1 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   5 brlt  :   0 brmi  :   0 brne  :  28 brpl  :   0 
brsh  :   3 brtc  :   0 brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   0 cbi   :  11 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 
cln   :   0 clr   :  23 cls   :   0 clt   :   1 clv   :   0 clz   :   0 
com   :   3 cp    :   3 cpc   :   4 cpi   :  37 cpse  :   0 dec   :   3 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :  10 inc   :   2 ld    :  32 ldd   :  58 ldi   : 114 lds   :   0 
lpm   :  10 lsl   :   1 lsr   :   3 mov   :  23 movw  :  28 mul   :  11 
muls  :   0 mulsu :   0 neg   :   1 nop   :   0 or    :   4 ori   :   8 
out   :  27 pop   :   6 push  :   6 rcall : 139 ret   :  46 reti  :   0 
rjmp  :  96 rol   :   7 ror   :   3 sbc   :   4 sbci  :   8 sbi   :  10 
sbic  :   0 sbis  :   3 sbiw  :  19 sbr   :   1 sbrc  :   3 sbrs  :  13 
sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 
set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  46 
std   :  30 sts   :   2 sub   :   1 subi  :  16 swap  :   2 tst   :   2 
wdr   :   1 
Instructions used: 59 out of 109 (54.1%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0007fe   2010     36   2046    8192  25.0%
[.dseg] 0x000060 0x00017a      0     26     26    1024   2.5%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 3 warnings
