# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do decoder_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/Thales/Desktop/Decoder {C:/Users/Thales/Desktop/Decoder/decoder.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# 
# vlog -sv -work work +incdir+C:/Users/Thales/Desktop/Decoder/Testbench {C:/Users/Thales/Desktop/Decoder/Testbench/decoder_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module decoder_tb
# 
# Top level modules:
# 	decoder_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  decoder_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps decoder_tb 
# Loading sv_std.std
# Loading work.decoder_tb
# Loading work.decoder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#         32 testes executados com          0 errors
# ** Note: $finish    : C:/Users/Thales/Desktop/Decoder/Testbench/decoder_tb.sv(49)
#    Time: 950 ns  Iteration: 1  Instance: /decoder_tb
# 1
# Break in Module decoder_tb at C:/Users/Thales/Desktop/Decoder/Testbench/decoder_tb.sv line 49
# Simulation Breakpoint: 1
# Break in Module decoder_tb at C:/Users/Thales/Desktop/Decoder/Testbench/decoder_tb.sv line 49
# MACRO ./decoder_run_msim_rtl_verilog.do PAUSED at line 17
