--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3589 paths analyzed, 495 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.269ns.
--------------------------------------------------------------------------------

Paths for end point frog_anim/y_9 (SLICE_X19Y30.C4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_0 (FF)
  Destination:          frog_anim/y_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.223ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.606 - 0.617)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_0 to frog_anim/y_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.391   display/h_count<0>
                                                       display/h_count_0
    SLICE_X8Y47.D1       net (fanout=10)       2.346   display/h_count<0>
    SLICE_X8Y47.D        Tilo                  0.203   sq_b_anim/x<8>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X14Y28.B3      net (fanout=3)        1.817   N38
    SLICE_X14Y28.B       Tilo                  0.205   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X19Y30.C4      net (fanout=10)       0.939   animate
    SLICE_X19Y30.CLK     Tas                   0.322   frog_anim/y<10>
                                                       frog_anim/y_9_rstpot
                                                       frog_anim/y_9
    -------------------------------------------------  ---------------------------
    Total                                      6.223ns (1.121ns logic, 5.102ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_3 (FF)
  Destination:          frog_anim/y_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.811ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.606 - 0.629)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_3 to frog_anim/y_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.447   display/v_count<7>
                                                       display/v_count_3
    SLICE_X8Y47.D3       net (fanout=16)       1.878   display/v_count<3>
    SLICE_X8Y47.D        Tilo                  0.203   sq_b_anim/x<8>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X14Y28.B3      net (fanout=3)        1.817   N38
    SLICE_X14Y28.B       Tilo                  0.205   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X19Y30.C4      net (fanout=10)       0.939   animate
    SLICE_X19Y30.CLK     Tas                   0.322   frog_anim/y<10>
                                                       frog_anim/y_9_rstpot
                                                       frog_anim/y_9
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (1.177ns logic, 4.634ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_3 (FF)
  Destination:          frog_anim/y_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.047ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.606 - 0.646)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_3 to frog_anim/y_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.DQ       Tcko                  0.447   display/h_count<3>
                                                       display/h_count_3
    SLICE_X8Y47.D2       net (fanout=12)       1.114   display/h_count<3>
    SLICE_X8Y47.D        Tilo                  0.203   sq_b_anim/x<8>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X14Y28.B3      net (fanout=3)        1.817   N38
    SLICE_X14Y28.B       Tilo                  0.205   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X19Y30.C4      net (fanout=10)       0.939   animate
    SLICE_X19Y30.CLK     Tas                   0.322   frog_anim/y<10>
                                                       frog_anim/y_9_rstpot
                                                       frog_anim/y_9
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (1.177ns logic, 3.870ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/y_10 (SLICE_X19Y30.D4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_0 (FF)
  Destination:          frog_anim/y_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.163ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.606 - 0.617)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_0 to frog_anim/y_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.391   display/h_count<0>
                                                       display/h_count_0
    SLICE_X8Y47.D1       net (fanout=10)       2.346   display/h_count<0>
    SLICE_X8Y47.D        Tilo                  0.203   sq_b_anim/x<8>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X14Y28.B3      net (fanout=3)        1.817   N38
    SLICE_X14Y28.B       Tilo                  0.205   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X19Y30.D4      net (fanout=10)       0.879   animate
    SLICE_X19Y30.CLK     Tas                   0.322   frog_anim/y<10>
                                                       frog_anim/y_10_rstpot
                                                       frog_anim/y_10
    -------------------------------------------------  ---------------------------
    Total                                      6.163ns (1.121ns logic, 5.042ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_3 (FF)
  Destination:          frog_anim/y_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.751ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.606 - 0.629)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_3 to frog_anim/y_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.447   display/v_count<7>
                                                       display/v_count_3
    SLICE_X8Y47.D3       net (fanout=16)       1.878   display/v_count<3>
    SLICE_X8Y47.D        Tilo                  0.203   sq_b_anim/x<8>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X14Y28.B3      net (fanout=3)        1.817   N38
    SLICE_X14Y28.B       Tilo                  0.205   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X19Y30.D4      net (fanout=10)       0.879   animate
    SLICE_X19Y30.CLK     Tas                   0.322   frog_anim/y<10>
                                                       frog_anim/y_10_rstpot
                                                       frog_anim/y_10
    -------------------------------------------------  ---------------------------
    Total                                      5.751ns (1.177ns logic, 4.574ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_3 (FF)
  Destination:          frog_anim/y_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.987ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.606 - 0.646)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_3 to frog_anim/y_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.DQ       Tcko                  0.447   display/h_count<3>
                                                       display/h_count_3
    SLICE_X8Y47.D2       net (fanout=12)       1.114   display/h_count<3>
    SLICE_X8Y47.D        Tilo                  0.203   sq_b_anim/x<8>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X14Y28.B3      net (fanout=3)        1.817   N38
    SLICE_X14Y28.B       Tilo                  0.205   frog_anim/y<11>
                                                       display/o_animate
    SLICE_X19Y30.D4      net (fanout=10)       0.879   animate
    SLICE_X19Y30.CLK     Tas                   0.322   frog_anim/y<10>
                                                       frog_anim/y_10_rstpot
                                                       frog_anim/y_10
    -------------------------------------------------  ---------------------------
    Total                                      4.987ns (1.177ns logic, 3.810ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_4 (SLICE_X1Y46.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          sq_b_anim/x_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.144ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.286 - 0.283)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to sq_b_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.DQ      Tcko                  0.391   display/v_count<2>
                                                       display/v_count_2
    SLICE_X10Y47.A2      net (fanout=8)        2.317   display/v_count<2>
    SLICE_X10Y47.A       Tilo                  0.205   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111_1
    SLICE_X15Y49.D3      net (fanout=3)        0.984   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X15Y49.D       Tilo                  0.259   sq_a_anim/x<9>
                                                       sq_a_anim/_n00501
    SLICE_X1Y46.SR       net (fanout=6)        1.542   sq_a_anim/_n0050
    SLICE_X1Y46.CLK      Tsrck                 0.446   sq_b_anim/x<4>
                                                       sq_b_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      6.144ns (1.301ns logic, 4.843ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_3 (FF)
  Destination:          sq_b_anim/x_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.413ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.286 - 0.273)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_3 to sq_b_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.DQ       Tcko                  0.447   display/h_count<3>
                                                       display/h_count_3
    SLICE_X13Y40.C1      net (fanout=12)       1.342   display/h_count<3>
    SLICE_X13Y40.C       Tilo                  0.259   display/h_count<0>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW3
    SLICE_X15Y49.D1      net (fanout=2)        1.118   N36
    SLICE_X15Y49.D       Tilo                  0.259   sq_a_anim/x<9>
                                                       sq_a_anim/_n00501
    SLICE_X1Y46.SR       net (fanout=6)        1.542   sq_a_anim/_n0050
    SLICE_X1Y46.CLK      Tsrck                 0.446   sq_b_anim/x<4>
                                                       sq_b_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      5.413ns (1.411ns logic, 4.002ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_15_1 (FF)
  Destination:          sq_b_anim/x_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.211ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.649 - 0.657)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_15_1 to sq_b_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.AQ      Tcko                  0.391   cnt_15_1
                                                       cnt_15_1
    SLICE_X12Y33.D6      net (fanout=2)        0.927   cnt_15_1
    SLICE_X12Y33.D       Tilo                  0.203   display/v_count<7>
                                                       display/o_animate_SW1
    SLICE_X15Y49.D5      net (fanout=2)        1.443   N25
    SLICE_X15Y49.D       Tilo                  0.259   sq_a_anim/x<9>
                                                       sq_a_anim/_n00501
    SLICE_X1Y46.SR       net (fanout=6)        1.542   sq_a_anim/_n0050
    SLICE_X1Y46.CLK      Tsrck                 0.446   sq_b_anim/x<4>
                                                       sq_b_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      5.211ns (1.299ns logic, 3.912ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point frog_anim/x_10 (SLICE_X10Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frog_anim/x_10 (FF)
  Destination:          frog_anim/x_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frog_anim/x_10 to frog_anim/x_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.DQ      Tcko                  0.200   frog_anim/x<10>
                                                       frog_anim/x_10
    SLICE_X10Y19.D6      net (fanout=5)        0.022   frog_anim/x<10>
    SLICE_X10Y19.CLK     Tah         (-Th)    -0.190   frog_anim/x<10>
                                                       frog_anim/x_10_dpot1
                                                       frog_anim/x_10
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/x_7 (SLICE_X10Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frog_anim/x_7 (FF)
  Destination:          frog_anim/x_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frog_anim/x_7 to frog_anim/x_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.200   frog_anim/x<10>
                                                       frog_anim/x_7
    SLICE_X10Y19.A6      net (fanout=5)        0.031   frog_anim/x<7>
    SLICE_X10Y19.CLK     Tah         (-Th)    -0.190   frog_anim/x<10>
                                                       frog_anim/x_7_dpot1
                                                       frog_anim/x_7
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_9 (SLICE_X2Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_9 (FF)
  Destination:          sq_b_anim/x_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_9 to sq_b_anim/x_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.DQ       Tcko                  0.200   sq_b_anim/x<9>
                                                       sq_b_anim/x_9
    SLICE_X2Y47.D6       net (fanout=7)        0.042   sq_b_anim/x<9>
    SLICE_X2Y47.CLK      Tah         (-Th)    -0.190   sq_b_anim/x<9>
                                                       sq_b_anim/x_9_dpot1
                                                       sq_b_anim/x_9
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.390ns logic, 0.042ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_b_anim/x<9>/CLK
  Logical resource: sq_b_anim/x_5/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_b_anim/x<9>/CLK
  Logical resource: sq_b_anim/x_9/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.269|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3589 paths, 0 nets, and 782 connections

Design statistics:
   Minimum period:   6.269ns{1}   (Maximum frequency: 159.515MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 14 17:34:42 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 394 MB



