# Generated by Yosys 0.33 (git sha1 2584903a060)
autoidx 7
attribute \dynports 1
attribute \cells_not_processed 1
attribute \src "examples/fixtures/basic/ff/verilog/seq_1_width_2_sdffe.v:4.1-29.10"
module \seq_1_width_2_sdffe
  attribute \src "examples/fixtures/basic/ff/verilog/seq_1_width_2_sdffe.v:6.7-6.10"
  wire input 1 \clk
  attribute \src "examples/fixtures/basic/ff/verilog/seq_1_width_2_sdffe.v:7.24-7.25"
  wire width 2 input 2 \d
  attribute \src "examples/fixtures/basic/ff/verilog/seq_1_width_2_sdffe.v:12.22-12.26"
  wire width 2 \fifo[0]
  attribute \src "examples/fixtures/basic/ff/verilog/seq_1_width_2_sdffe.v:9.30-9.31"
  wire width 2 output 4 \q
  attribute \src "examples/fixtures/basic/ff/verilog/seq_1_width_2_sdffe.v:8.7-8.12"
  wire input 3 \reset
  attribute \src "examples/fixtures/basic/ff/verilog/seq_1_width_2_sdffe.v:14.1-17.4"
  cell $sdff $auto$ff.cc:266:slice$6
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \d
    connect \Q \fifo[0]
    connect \SRST \reset
  end
  connect \q \fifo[0]
end
