Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ea0bfc580968425e92463d3bfbca55a0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot IR_transmitter_tb_behav xil_defaultlib.IR_transmitter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/new/IR_transmission.v" Line 1. Module IR_transmission doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/new/IR_transmission.v" Line 1. Module IR_transmission doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/new/IR_transmission.v" Line 1. Module IR_transmission doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/azati/Own_IR_transmitter/Own_IR_transmitter.srcs/sources_1/new/IR_transmission.v" Line 1. Module IR_transmission doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IR_transmission
Compiling module xil_defaultlib.IR_transmitter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IR_transmitter_tb_behav
