INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/Bus_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/INPR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INPR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/OUTPR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OUTPR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ahmed Atef/OneDrive/Desktop/Micro Final Project/MP/MP.srcs/sources_1/new/PR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PR_tb
