{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528314294570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528314294571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  6 16:44:54 2018 " "Processing started: Wed Jun  6 16:44:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528314294571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314294571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314294571 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1528314294652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314295520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314295521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314295635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314295635 ""}
{ "Info" "ISTA_SDC_FOUND" "adderchain.sdc " "Reading SDC File: 'adderchain.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314298726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adderchain.sdc 2 clk2x port " "Ignored filter at adderchain.sdc(2): clk2x could not be matched with a port" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline5/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline5/adderchain.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314298788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adderchain.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at adderchain.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 1 -name clk2x \[get_ports clk2x\] " "create_clock -period 1 -name clk2x \[get_ports clk2x\]" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline5/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline5/adderchain.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1528314298789 ""}  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline5/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline5/adderchain.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314298789 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adderchain.sdc 3 OSC_50_BANK2 port " "Ignored filter at adderchain.sdc(3): OSC_50_BANK2 could not be matched with a port" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline5/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline5/adderchain.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314298789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adderchain.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at adderchain.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 2 -name OSC_50_BANK2 \[get_ports OSC_50_BANK2\] " "create_clock -period 2 -name OSC_50_BANK2 \[get_ports OSC_50_BANK2\]" {  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline5/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline5/adderchain.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1528314298789 ""}  } { { "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline5/adderchain.sdc" "" { Text "/home/leandro/makethemsuffer/scaling/adderchain/ni_pipeline5/adderchain.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314298789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314298789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314298990 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528314298994 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528314299011 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528314301019 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314301019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.397 " "Worst-case setup slack is -3.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314301020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314301020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.397          -16311.201 clk  " "   -3.397          -16311.201 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314301020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314301020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.041 " "Worst-case hold slack is -0.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314301155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314301155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.041 clk  " "   -0.041              -0.041 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314301155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314301155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314301156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314301157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.044 " "Worst-case minimum pulse width slack is -0.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314301166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314301166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044             -11.594 clk  " "   -0.044             -11.594 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314301166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314301166 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.397 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.397" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301420 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301420 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314301420 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.397 (VIOLATED) " "Path #1: Setup slack is -3.397 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_ii_state.000001~DUPLICATE " "From Node    : main:main_inst\|loop_1_ii_state.000001~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2 " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.550      2.550  R                    clock network delay " "     2.550      2.550  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.550      0.000     uTco              main:main_inst\|loop_1_ii_state.000001~DUPLICATE " "     2.550      0.000     uTco              main:main_inst\|loop_1_ii_state.000001~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.550      0.000 FF  CELL  High Speed  main_inst\|loop_1_ii_state.000001~DUPLICATE\|q " "     2.550      0.000 FF  CELL  High Speed  main_inst\|loop_1_ii_state.000001~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.028      0.478 FF    IC  High Speed  main_inst\|always1123~0\|datad " "     3.028      0.478 FF    IC  High Speed  main_inst\|always1123~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.161      0.133 FF  CELL  High Speed  main_inst\|always1123~0\|combout " "     3.161      0.133 FF  CELL  High Speed  main_inst\|always1123~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.847      0.686 FF    IC  High Speed  main_inst\|memory_controller_address_a\[29\]~102\|datad " "     3.847      0.686 FF    IC  High Speed  main_inst\|memory_controller_address_a\[29\]~102\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.975      0.128 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[29\]~102\|combout " "     3.975      0.128 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[29\]~102\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.390 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~205\|datae " "     4.365      0.390 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~205\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.522      0.157 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~205\|combout " "     4.522      0.157 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~205\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.684      0.162 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~206\|dataf " "     4.684      0.162 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~206\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.728      0.044 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~206\|combout " "     4.728      0.044 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~206\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.818      0.090 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~207\|datae " "     4.818      0.090 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~207\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.902      0.084 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~207\|combout " "     4.902      0.084 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~207\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.215      0.313 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~211\|datae " "     5.215      0.313 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~211\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.302      0.087 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~211\|combout " "     5.302      0.087 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~211\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.968      0.666 RR    IC  High Speed  memory_controller_inst\|Equal0~8\|datab " "     5.968      0.666 RR    IC  High Speed  memory_controller_inst\|Equal0~8\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.205      0.237 RR  CELL  High Speed  memory_controller_inst\|Equal0~8\|combout " "     6.205      0.237 RR  CELL  High Speed  memory_controller_inst\|Equal0~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.549      0.344 RR    IC  High Speed  memory_controller_inst\|Equal0~10\|dataf " "     6.549      0.344 RR    IC  High Speed  memory_controller_inst\|Equal0~10\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.600      0.051 RF  CELL  High Speed  memory_controller_inst\|Equal0~10\|combout " "     6.600      0.051 RF  CELL  High Speed  memory_controller_inst\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.290      0.690 FF    IC  High Speed  memory_controller_inst\|BANANA_address_a\[2\]\|datac " "     7.290      0.690 FF    IC  High Speed  memory_controller_inst\|BANANA_address_a\[2\]\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.422      0.132 FF  CELL  High Speed  memory_controller_inst\|BANANA_address_a\[2\]\|combout " "     7.422      0.132 FF  CELL  High Speed  memory_controller_inst\|BANANA_address_a\[2\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.100      0.678 FF    IC  High Speed  memory_controller_inst\|BANANA\|ram_rtl_0\|auto_generated\|ram_block1a20\|portaaddr\[2\] " "     8.100      0.678 FF    IC  High Speed  memory_controller_inst\|BANANA\|ram_rtl_0\|auto_generated\|ram_block1a20\|portaaddr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.229      0.129 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2 " "     8.229      0.129 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.862      2.862  R                    clock network delay " "     4.862      2.862  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.832     -0.030                       clock uncertainty " "     4.832     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.832      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2 " "     4.832      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.229 " "Data Arrival Time  :     8.229" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.832 " "Data Required Time :     4.832" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.397 (VIOLATED) " "Slack              :    -3.397 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301421 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314301421 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.041 " "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.041" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301556 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314301556 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.041 (VIOLATED) " "Path #1: Hold slack is -0.041 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_305_reg_stage5\[0\] " "From Node    : main:main_inst\|main_1_305_reg_stage5\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_305_reg_stage6\[0\] " "To Node      : main:main_inst\|main_1_305_reg_stage6\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.575      2.575  R                    clock network delay " "     2.575      2.575  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.575      0.000     uTco              main:main_inst\|main_1_305_reg_stage5\[0\] " "     2.575      0.000     uTco              main:main_inst\|main_1_305_reg_stage5\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.575      0.000 FF  CELL  High Speed  main_inst\|main_1_305_reg_stage5\[0\]\|q " "     2.575      0.000 FF  CELL  High Speed  main_inst\|main_1_305_reg_stage5\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.955      0.380 FF    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|dataa " "     2.955      0.380 FF    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.149      0.194 FF  CELL  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|combout " "     3.149      0.194 FF  CELL  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.149      0.000 FF    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]\|d " "     3.149      0.000 FF    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.227      0.078 FF  CELL  High Speed  main:main_inst\|main_1_305_reg_stage6\[0\] " "     3.227      0.078 FF  CELL  High Speed  main:main_inst\|main_1_305_reg_stage6\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.112      3.112  R                    clock network delay " "     3.112      3.112  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.268      0.156      uTh              main:main_inst\|main_1_305_reg_stage6\[0\] " "     3.268      0.156      uTh              main:main_inst\|main_1_305_reg_stage6\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.227 " "Data Arrival Time  :     3.227" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.268 " "Data Required Time :     3.268" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.041 (VIOLATED) " "Slack              :    -0.041 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314301557 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314301557 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528314301559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314301654 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314304437 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314305400 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528314305771 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314305771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.105 " "Worst-case setup slack is -3.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314305772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314305772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.105          -14188.123 clk  " "   -3.105          -14188.123 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314305772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314305772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.040 " "Worst-case hold slack is -0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314305899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314305899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.040 clk  " "   -0.040              -0.040 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314305899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314305899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314305900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314305900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.076 " "Worst-case minimum pulse width slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314305909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314305909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 clk  " "    0.076               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314305909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314305909 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.105 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.105" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306148 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314306148 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.105 (VIOLATED) " "Path #1: Setup slack is -3.105 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_ii_state.000001~DUPLICATE " "From Node    : main:main_inst\|loop_1_ii_state.000001~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2 " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.638      2.638  R                    clock network delay " "     2.638      2.638  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.638      0.000     uTco              main:main_inst\|loop_1_ii_state.000001~DUPLICATE " "     2.638      0.000     uTco              main:main_inst\|loop_1_ii_state.000001~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.638      0.000 FF  CELL  High Speed  main_inst\|loop_1_ii_state.000001~DUPLICATE\|q " "     2.638      0.000 FF  CELL  High Speed  main_inst\|loop_1_ii_state.000001~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.082      0.444 FF    IC  High Speed  main_inst\|always1123~0\|datad " "     3.082      0.444 FF    IC  High Speed  main_inst\|always1123~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.215      0.133 FF  CELL  High Speed  main_inst\|always1123~0\|combout " "     3.215      0.133 FF  CELL  High Speed  main_inst\|always1123~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.852      0.637 FF    IC  High Speed  main_inst\|memory_controller_address_a\[29\]~102\|datad " "     3.852      0.637 FF    IC  High Speed  main_inst\|memory_controller_address_a\[29\]~102\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.980      0.128 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[29\]~102\|combout " "     3.980      0.128 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[29\]~102\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.346      0.366 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~205\|datae " "     4.346      0.366 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~205\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.505      0.159 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~205\|combout " "     4.505      0.159 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~205\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.657      0.152 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~206\|dataf " "     4.657      0.152 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~206\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.701      0.044 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~206\|combout " "     4.701      0.044 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~206\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.782      0.081 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~207\|datae " "     4.782      0.081 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~207\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.867      0.085 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~207\|combout " "     4.867      0.085 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~207\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.164      0.297 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~211\|datae " "     5.164      0.297 RR    IC  High Speed  main_inst\|memory_controller_address_a\[31\]~211\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.251      0.087 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~211\|combout " "     5.251      0.087 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[31\]~211\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.881      0.630 RR    IC  High Speed  memory_controller_inst\|Equal0~8\|datab " "     5.881      0.630 RR    IC  High Speed  memory_controller_inst\|Equal0~8\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.134      0.253 RR  CELL  High Speed  memory_controller_inst\|Equal0~8\|combout " "     6.134      0.253 RR  CELL  High Speed  memory_controller_inst\|Equal0~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.457      0.323 RR    IC  High Speed  memory_controller_inst\|Equal0~10\|dataf " "     6.457      0.323 RR    IC  High Speed  memory_controller_inst\|Equal0~10\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.508      0.051 RF  CELL  High Speed  memory_controller_inst\|Equal0~10\|combout " "     6.508      0.051 RF  CELL  High Speed  memory_controller_inst\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.143      0.635 FF    IC  High Speed  memory_controller_inst\|BANANA_address_a\[2\]\|datac " "     7.143      0.635 FF    IC  High Speed  memory_controller_inst\|BANANA_address_a\[2\]\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.283      0.140 FF  CELL  High Speed  memory_controller_inst\|BANANA_address_a\[2\]\|combout " "     7.283      0.140 FF  CELL  High Speed  memory_controller_inst\|BANANA_address_a\[2\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.897      0.614 FF    IC  High Speed  memory_controller_inst\|BANANA\|ram_rtl_0\|auto_generated\|ram_block1a20\|portaaddr\[2\] " "     7.897      0.614 FF    IC  High Speed  memory_controller_inst\|BANANA\|ram_rtl_0\|auto_generated\|ram_block1a20\|portaaddr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.031      0.134 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2 " "     8.031      0.134 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.956      2.956  R                    clock network delay " "     4.956      2.956  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.926     -0.030                       clock uncertainty " "     4.926     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.926      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2 " "     4.926      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.031 " "Data Arrival Time  :     8.031" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.926 " "Data Required Time :     4.926" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.105 (VIOLATED) " "Slack              :    -3.105 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306149 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314306149 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.040 " "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.040" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314306274 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.040 (VIOLATED) " "Path #1: Hold slack is -0.040 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_305_reg_stage5\[0\] " "From Node    : main:main_inst\|main_1_305_reg_stage5\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_305_reg_stage6\[0\] " "To Node      : main:main_inst\|main_1_305_reg_stage6\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.642      2.642  R                    clock network delay " "     2.642      2.642  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.642      0.000     uTco              main:main_inst\|main_1_305_reg_stage5\[0\] " "     2.642      0.000     uTco              main:main_inst\|main_1_305_reg_stage5\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.642      0.000 FF  CELL  High Speed  main_inst\|main_1_305_reg_stage5\[0\]\|q " "     2.642      0.000 FF  CELL  High Speed  main_inst\|main_1_305_reg_stage5\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.994      0.352 FF    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|dataa " "     2.994      0.352 FF    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.213 FF  CELL  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|combout " "     3.207      0.213 FF  CELL  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.207      0.000 FF    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]\|d " "     3.207      0.000 FF    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.288      0.081 FF  CELL  High Speed  main:main_inst\|main_1_305_reg_stage6\[0\] " "     3.288      0.081 FF  CELL  High Speed  main:main_inst\|main_1_305_reg_stage6\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.173      3.173  R                    clock network delay " "     3.173      3.173  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.328      0.155      uTh              main:main_inst\|main_1_305_reg_stage6\[0\] " "     3.328      0.155      uTh              main:main_inst\|main_1_305_reg_stage6\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.288 " "Data Arrival Time  :     3.288" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.328 " "Data Required Time :     3.328" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.040 (VIOLATED) " "Slack              :    -0.040 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314306274 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314306274 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 85C Model" {  } {  } 0 0 "Analyzing Fast 900mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528314306276 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314306475 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314309241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314310204 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528314310363 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314310363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.665 " "Worst-case setup slack is -1.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314310364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314310364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.665           -5382.874 clk  " "   -1.665           -5382.874 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314310364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314310364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.107 " "Worst-case hold slack is -0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314310490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314310490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107              -0.117 clk  " "   -0.107              -0.117 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314310490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314310490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314310491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314310492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.198 " "Worst-case minimum pulse width slack is -0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314310501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314310501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198            -207.380 clk  " "   -0.198            -207.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314310501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314310501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.665 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.665" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310707 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314310707 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.665 (VIOLATED) " "Path #1: Setup slack is -1.665 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_valid_bit_18 " "From Node    : main:main_inst\|loop_1_valid_bit_18" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2 " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.052      2.052  R                    clock network delay " "     2.052      2.052  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.052      0.000     uTco              main:main_inst\|loop_1_valid_bit_18 " "     2.052      0.000     uTco              main:main_inst\|loop_1_valid_bit_18" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.052      0.000 RR  CELL  High Speed  main_inst\|loop_1_valid_bit_18\|q " "     2.052      0.000 RR  CELL  High Speed  main_inst\|loop_1_valid_bit_18\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.211      0.159 RR    IC  High Speed  main_inst\|always1123~12\|datad " "     2.211      0.159 RR    IC  High Speed  main_inst\|always1123~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.284      0.073 RR  CELL  High Speed  main_inst\|always1123~12\|combout " "     2.284      0.073 RR  CELL  High Speed  main_inst\|always1123~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.757      0.473 RR    IC  High Speed  main_inst\|memory_controller_address_a\[29\]~138\|dataf " "     2.757      0.473 RR    IC  High Speed  main_inst\|memory_controller_address_a\[29\]~138\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.786      0.029 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[29\]~138\|combout " "     2.786      0.029 RF  CELL  High Speed  main_inst\|memory_controller_address_a\[29\]~138\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.345      0.559 FF    IC  High Speed  main_inst\|memory_controller_address_a\[30\]~231\|dataf " "     3.345      0.559 FF    IC  High Speed  main_inst\|memory_controller_address_a\[30\]~231\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.372      0.027 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[30\]~231\|combout " "     3.372      0.027 FR  CELL  High Speed  main_inst\|memory_controller_address_a\[30\]~231\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.596      0.224 RR    IC  High Speed  main_inst\|memory_controller_address_a\[30\]~232\|dataf " "     3.596      0.224 RR    IC  High Speed  main_inst\|memory_controller_address_a\[30\]~232\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.623      0.027 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[30\]~232\|combout " "     3.623      0.027 RR  CELL  High Speed  main_inst\|memory_controller_address_a\[30\]~232\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.680      0.057 RR    IC  High Speed  memory_controller_inst\|Equal0~2\|datae " "     3.680      0.057 RR    IC  High Speed  memory_controller_inst\|Equal0~2\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.737      0.057 RR  CELL  High Speed  memory_controller_inst\|Equal0~2\|combout " "     3.737      0.057 RR  CELL  High Speed  memory_controller_inst\|Equal0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.873      0.136 RR    IC  High Speed  memory_controller_inst\|Equal0~7\|dataf " "     3.873      0.136 RR    IC  High Speed  memory_controller_inst\|Equal0~7\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.901      0.028 RF  CELL  High Speed  memory_controller_inst\|Equal0~7\|combout " "     3.901      0.028 RF  CELL  High Speed  memory_controller_inst\|Equal0~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.083      0.182 FF    IC  High Speed  memory_controller_inst\|Equal0~8\|datae " "     4.083      0.182 FF    IC  High Speed  memory_controller_inst\|Equal0~8\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.131      0.048 FR  CELL  High Speed  memory_controller_inst\|Equal0~8\|combout " "     4.131      0.048 FR  CELL  High Speed  memory_controller_inst\|Equal0~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.376      0.245 RR    IC  High Speed  memory_controller_inst\|Equal0~10\|dataf " "     4.376      0.245 RR    IC  High Speed  memory_controller_inst\|Equal0~10\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.407      0.031 RF  CELL  High Speed  memory_controller_inst\|Equal0~10\|combout " "     4.407      0.031 RF  CELL  High Speed  memory_controller_inst\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.881      0.474 FF    IC  High Speed  memory_controller_inst\|BANANA_address_a\[2\]\|datac " "     4.881      0.474 FF    IC  High Speed  memory_controller_inst\|BANANA_address_a\[2\]\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.960      0.079 FF  CELL  High Speed  memory_controller_inst\|BANANA_address_a\[2\]\|combout " "     4.960      0.079 FF  CELL  High Speed  memory_controller_inst\|BANANA_address_a\[2\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.428      0.468 FF    IC  High Speed  memory_controller_inst\|BANANA\|ram_rtl_0\|auto_generated\|ram_block1a20\|portaaddr\[2\] " "     5.428      0.468 FF    IC  High Speed  memory_controller_inst\|BANANA\|ram_rtl_0\|auto_generated\|ram_block1a20\|portaaddr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.502      0.074 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2 " "     5.502      0.074 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.867      1.867  R                    clock network delay " "     3.867      1.867  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.837     -0.030                       clock uncertainty " "     3.837     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.837      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2 " "     3.837      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:BANANA\|altsyncram:ram_rtl_0\|altsyncram_bb32:auto_generated\|ram_block1a20~porta_address_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.502 " "Data Arrival Time  :     5.502" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.837 " "Data Required Time :     3.837" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.665 (VIOLATED) " "Slack              :    -1.665 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310708 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314310708 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.107 " "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.107" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314310829 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.107 (VIOLATED) " "Path #1: Hold slack is -0.107 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_305_reg_stage5\[0\] " "From Node    : main:main_inst\|main_1_305_reg_stage5\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_305_reg_stage6\[0\] " "To Node      : main:main_inst\|main_1_305_reg_stage6\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.627      1.627  R                    clock network delay " "     1.627      1.627  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.627      0.000     uTco              main:main_inst\|main_1_305_reg_stage5\[0\] " "     1.627      0.000     uTco              main:main_inst\|main_1_305_reg_stage5\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.627      0.000 FF  CELL  High Speed  main_inst\|main_1_305_reg_stage5\[0\]\|q " "     1.627      0.000 FF  CELL  High Speed  main_inst\|main_1_305_reg_stage5\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.888      0.261 FF    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|dataa " "     1.888      0.261 FF    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.998      0.110 FF  CELL  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|combout " "     1.998      0.110 FF  CELL  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.998      0.000 FF    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]\|d " "     1.998      0.000 FF    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.043      0.045 FF  CELL  High Speed  main:main_inst\|main_1_305_reg_stage6\[0\] " "     2.043      0.045 FF  CELL  High Speed  main:main_inst\|main_1_305_reg_stage6\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.069      2.069  R                    clock network delay " "     2.069      2.069  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.150      0.081      uTh              main:main_inst\|main_1_305_reg_stage6\[0\] " "     2.150      0.081      uTh              main:main_inst\|main_1_305_reg_stage6\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.043 " "Data Arrival Time  :     2.043" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.150 " "Data Required Time :     2.150" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.107 (VIOLATED) " "Slack              :    -0.107 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314310829 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314310829 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528314310830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314311668 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528314311816 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314311816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.421 " "Worst-case setup slack is -1.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314311817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314311817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.421           -4247.510 clk  " "   -1.421           -4247.510 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314311817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314311817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.114 " "Worst-case hold slack is -0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314311953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314311953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114              -0.146 clk  " "   -0.114              -0.146 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314311953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314311953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314311954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314311955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.211 " "Worst-case minimum pulse width slack is -0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314311964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314311964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211            -214.172 clk  " "   -0.211            -214.172 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528314311964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314311964 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.421 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.421" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314312200 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.421 (VIOLATED) " "Path #1: Setup slack is -1.421 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|loop_1_ii_state.110011~DUPLICATE " "From Node    : main:main_inst\|loop_1_ii_state.110011~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:dd\|altsyncram:ram_rtl_0\|altsyncram_iu22:auto_generated\|ram_block1a0~portb_datain_reg6 " "To Node      : memory_controller:memory_controller_inst\|ram_dual_port:dd\|altsyncram:ram_rtl_0\|altsyncram_iu22:auto_generated\|ram_block1a0~portb_datain_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.764      1.764  R                    clock network delay " "     1.764      1.764  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.764      0.000     uTco              main:main_inst\|loop_1_ii_state.110011~DUPLICATE " "     1.764      0.000     uTco              main:main_inst\|loop_1_ii_state.110011~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.764      0.000 RR  CELL  High Speed  main_inst\|loop_1_ii_state.110011~DUPLICATE\|q " "     1.764      0.000 RR  CELL  High Speed  main_inst\|loop_1_ii_state.110011~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.841      0.077 RR    IC  High Speed  main_inst\|always1123~31\|datac " "     1.841      0.077 RR    IC  High Speed  main_inst\|always1123~31\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.925      0.084 RR  CELL  High Speed  main_inst\|always1123~31\|combout " "     1.925      0.084 RR  CELL  High Speed  main_inst\|always1123~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.310      0.385 RR    IC  High Speed  main_inst\|memory_controller_address_b\[31\]~30\|dataf " "     2.310      0.385 RR    IC  High Speed  main_inst\|memory_controller_address_b\[31\]~30\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.337      0.027 RF  CELL  High Speed  main_inst\|memory_controller_address_b\[31\]~30\|combout " "     2.337      0.027 RF  CELL  High Speed  main_inst\|memory_controller_address_b\[31\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.211      0.874 FF    IC  High Speed  main_inst\|memory_controller_in_b\[6\]~29\|dataf " "     3.211      0.874 FF    IC  High Speed  main_inst\|memory_controller_in_b\[6\]~29\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.234      0.023 FF  CELL  High Speed  main_inst\|memory_controller_in_b\[6\]~29\|combout " "     3.234      0.023 FF  CELL  High Speed  main_inst\|memory_controller_in_b\[6\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.368      1.134 FF    IC  High Speed  main_inst\|memory_controller_in_b\[6\]~30\|datac " "     4.368      1.134 FF    IC  High Speed  main_inst\|memory_controller_in_b\[6\]~30\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.447      0.079 FF  CELL  High Speed  main_inst\|memory_controller_in_b\[6\]~30\|combout " "     4.447      0.079 FF  CELL  High Speed  main_inst\|memory_controller_in_b\[6\]~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.147      0.700 FF    IC       Mixed  memory_controller_inst\|dd\|ram_rtl_0\|auto_generated\|ram_block1a0\|portbdatain\[6\] " "     5.147      0.700 FF    IC       Mixed  memory_controller_inst\|dd\|ram_rtl_0\|auto_generated\|ram_block1a0\|portbdatain\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.223      0.076 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:dd\|altsyncram:ram_rtl_0\|altsyncram_iu22:auto_generated\|ram_block1a0~portb_datain_reg6 " "     5.223      0.076 FF  CELL  High Speed  memory_controller:memory_controller_inst\|ram_dual_port:dd\|altsyncram:ram_rtl_0\|altsyncram_iu22:auto_generated\|ram_block1a0~portb_datain_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000                       latch edge time " "     2.000      2.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.832      1.832  R                    clock network delay " "     3.832      1.832  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.802     -0.030                       clock uncertainty " "     3.802     -0.030                       clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.802      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:dd\|altsyncram:ram_rtl_0\|altsyncram_iu22:auto_generated\|ram_block1a0~portb_datain_reg6 " "     3.802      0.000     uTsu              memory_controller:memory_controller_inst\|ram_dual_port:dd\|altsyncram:ram_rtl_0\|altsyncram_iu22:auto_generated\|ram_block1a0~portb_datain_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.223 " "Data Arrival Time  :     5.223" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.802 " "Data Required Time :     3.802" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.421 (VIOLATED) " "Slack              :    -1.421 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312200 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314312200 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.114 " "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.114" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314312318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.114 (VIOLATED) " "Path #1: Hold slack is -0.114 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : main:main_inst\|main_1_305_reg_stage5\[0\] " "From Node    : main:main_inst\|main_1_305_reg_stage5\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : main:main_inst\|main_1_305_reg_stage6\[0\] " "To Node      : main:main_inst\|main_1_305_reg_stage6\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       launch edge time " "     0.000      0.000                       launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.564      1.564  R                    clock network delay " "     1.564      1.564  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.564      0.000     uTco              main:main_inst\|main_1_305_reg_stage5\[0\] " "     1.564      0.000     uTco              main:main_inst\|main_1_305_reg_stage5\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.564      0.000 RR  CELL  High Speed  main_inst\|main_1_305_reg_stage5\[0\]\|q " "     1.564      0.000 RR  CELL  High Speed  main_inst\|main_1_305_reg_stage5\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.804      0.240 RR    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|dataa " "     1.804      0.240 RR    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.916      0.112 RR  CELL  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|combout " "     1.916      0.112 RR  CELL  High Speed  main_inst\|main_1_305_reg_stage6\[0\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.916      0.000 RR    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]\|d " "     1.916      0.000 RR    IC  High Speed  main_inst\|main_1_305_reg_stage6\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.962      0.046 RR  CELL  High Speed  main:main_inst\|main_1_305_reg_stage6\[0\] " "     1.962      0.046 RR  CELL  High Speed  main:main_inst\|main_1_305_reg_stage6\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type    HS/LP     Element " "Total (ns)  Incr (ns)     Type    HS/LP     Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  ==========  =================================== " "==========  ========= ==  ====  ==========  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000                       latch edge time " "     0.000      0.000                       latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.995      1.995  R                    clock network delay " "     1.995      1.995  R                    clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.076      0.081      uTh              main:main_inst\|main_1_305_reg_stage6\[0\] " "     2.076      0.081      uTh              main:main_inst\|main_1_305_reg_stage6\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.962 " "Data Arrival Time  :     1.962" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.076 " "Data Required Time :     2.076" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.114 (VIOLATED) " "Slack              :    -0.114 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1528314312318 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314312318 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314313347 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314313348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1788 " "Peak virtual memory: 1788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528314313484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  6 16:45:13 2018 " "Processing ended: Wed Jun  6 16:45:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528314313484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528314313484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528314313484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528314313484 ""}
