# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Assignment1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/hanie/OneDrive/Desktop/Ky-thuat-phan-mem/CSE_206_KienTrucVaCauTaoMayTinh/Lab_2/Lab_2_1 {C:/Users/hanie/OneDrive/Desktop/Ky-thuat-phan-mem/CSE_206_KienTrucVaCauTaoMayTinh/Lab_2/Lab_2_1/Verilog1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:46 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hanie/OneDrive/Desktop/Ky-thuat-phan-mem/CSE_206_KienTrucVaCauTaoMayTinh/Lab_2/Lab_2_1" C:/Users/hanie/OneDrive/Desktop/Ky-thuat-phan-mem/CSE_206_KienTrucVaCauTaoMayTinh/Lab_2/Lab_2_1/Verilog1.v 
# -- Compiling module Verilog1
# 
# Top level modules:
# 	Verilog1
# End time: 14:53:46 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/hanie/OneDrive/Desktop/Ky-thuat-phan-mem/CSE_206_KienTrucVaCauTaoMayTinh/Lab_2/Lab_2_1 {C:/Users/hanie/OneDrive/Desktop/Ky-thuat-phan-mem/CSE_206_KienTrucVaCauTaoMayTinh/Lab_2/Lab_2_1/Verilog2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:47 on Apr 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/hanie/OneDrive/Desktop/Ky-thuat-phan-mem/CSE_206_KienTrucVaCauTaoMayTinh/Lab_2/Lab_2_1" C:/Users/hanie/OneDrive/Desktop/Ky-thuat-phan-mem/CSE_206_KienTrucVaCauTaoMayTinh/Lab_2/Lab_2_1/Verilog2.v 
# -- Compiling module Verilog2
# 
# Top level modules:
# 	Verilog2
# End time: 14:53:47 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Verilog2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Verilog2 
# Start time: 14:53:47 on Apr 23,2024
# Loading work.Verilog2
# Loading work.Verilog1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1700 ns
# display: Starting ..... A = xx, B = xx
# monitor: Value of A = 00, B = 00
# monitor: Value of A = 00, B = 01
# monitor: Value of A = 00, B = 10
# monitor: Value of A = 00, B = 11
# monitor: Value of A = 01, B = 00
# monitor: Value of A = 01, B = 01
# monitor: Value of A = 01, B = 10
# monitor: Value of A = 01, B = 11
# monitor: Value of A = 10, B = 00
# monitor: Value of A = 10, B = 01
# monitor: Value of A = 10, B = 10
# monitor: Value of A = 10, B = 11
# monitor: Value of A = 11, B = 00
# monitor: Value of A = 11, B = 01
# monitor: Value of A = 11, B = 10
# display: Ending ..... A = 11, B = 11
# monitor: Value of A = 11, B = 11
# WARNING: No extended dataflow license exists
# End time: 15:04:30 on Apr 23,2024, Elapsed time: 0:10:43
# Errors: 0, Warnings: 1
