// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/22/2017 22:56:30"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module projectVGA (
	CLOCK_50,
	KEY,
	SW,
	HEX0,
	HEX2,
	HEX4,
	HEX5,
	LEDR,
	LEDG,
	PS2_CLK,
	PS2_DAT,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX2;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[16:0] LEDR;
output 	[6:0] LEDG;
inout 	PS2_CLK;
inout 	PS2_DAT;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// PS2_CLK	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// PS2_DAT	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_CLK	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_HS	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_VS	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_BLANK	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_SYNC	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_R[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_R[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_R[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_R[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_R[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_R[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_R[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_R[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_R[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_R[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_G[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_G[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_G[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_G[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_G[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_G[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_G[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_G[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_G[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_G[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_B[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_B[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_B[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_B[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_B[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_B[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_B[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_B[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_B[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// VGA_B[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("final_project_v.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|_clk1 ;
wire \VGA|mypll|altpll_component|_clk2 ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \d0|whiteball|ball|Add1~9 ;
wire \d0|whiteball|ball|Add1~11 ;
wire \d0|whiteball|ball|Add1~10_combout ;
wire \d0|whiteball|ball|Add1~12_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \d0|whiteball|ball|counter[0]~4_combout ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|Add0~2_combout ;
wire \d0|whiteball|ballpos|Add1~10_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[1]~32_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[6]~42_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[17]~64_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[19]~68_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[22]~74_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[26]~82_combout ;
wire \d0|numblockscounter|clock1hz|q[3]~36_combout ;
wire \d0|numblockscounter|clock1hz|q[10]~50_combout ;
wire \d0|numblockscounter|clock1hz|q[19]~68_combout ;
wire \d0|numblockscounter|clock1hz|q[22]~74_combout ;
wire \d0|numblockscounter|clock1hz|q[26]~83 ;
wire \d0|numblockscounter|clock1hz|q[27]~84_combout ;
wire \VGA|controller|Add1~18_combout ;
wire \d0|whiteball|ballpos|Add2~7_combout ;
wire \d0|whiteball|ballpos|Add2~14 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~1 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~0_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~3 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~2_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~5 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~4_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~7 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~6_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~9 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~8_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~11 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~10_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~13 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~12_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~15 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~14_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~17 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~16_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~19 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~18_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~21 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~20_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~23 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~22_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~25 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~24_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~27 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~26_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~29 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~28_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~31 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~30_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~33 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~32_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~35 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~34_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~37 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~36_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~39 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~38_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~41 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~40_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~43 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~42_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~45 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~44_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~47 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~46_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~49 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~48_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~51 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~50_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~53 ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~52_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|Add0~54_combout ;
wire \d0|whiteball|ballpos|Add2~22 ;
wire \d0|whiteball|ballpos|Add2~21_combout ;
wire \d0|whiteball|ballpos|Add2~25 ;
wire \d0|whiteball|ballpos|Add2~24_combout ;
wire \d0|whiteball|ballpos|Add2~28 ;
wire \d0|whiteball|ballpos|Add2~27_combout ;
wire \d0|whiteball|ballpos|Add2~30_combout ;
wire \c0|Decoder0~0_combout ;
wire \c0|numblocksUsedcounter|Equal4~5_combout ;
wire \c0|numblocksUsedcounter|Equal4~7_combout ;
wire \c0|numblocksUsedcounter|Equal4~10_combout ;
wire \d0|numblockscounter|Equal1~5_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \d0|whiteball|ball|y_in~1_combout ;
wire \d0|whiteball|ball|y_in~3_combout ;
wire \d0|whiteball|ball|x_in~0_combout ;
wire \d0|whiteball|ball|x_in~1_combout ;
wire \d0|whiteball|ball|x_in~2_combout ;
wire \d0|whiteball|ball|x_in~3_combout ;
wire \d0|whiteball|ball|x_in~4_combout ;
wire \d0|whiteball|ball|x_in~5_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \d0|whiteball|clock_60hz|outEnable~regout ;
wire \d0|whiteball|clock_60hz|modifiedcounter|q[0]~0_combout ;
wire \d0|whiteball|ballpos|Add1~0_combout ;
wire \d0|whiteball|ballpos|Add1~30_combout ;
wire \d0|whiteball|ballpos|Add2~18_combout ;
wire \d0|whiteball|clock_60hz|Equal4~0_combout ;
wire \d0|whiteball|clock_60hz|Equal4~1_combout ;
wire \d0|whiteball|clock_60hz|Equal4~2_combout ;
wire \d0|whiteball|clock_60hz|Equal4~3_combout ;
wire \d0|whiteball|clock_60hz|Equal4~4_combout ;
wire \d0|whiteball|clock_60hz|Equal4~5_combout ;
wire \d0|whiteball|clock_60hz|Equal4~6_combout ;
wire \d0|whiteball|clock_60hz|Equal4~7_combout ;
wire \d0|whiteball|clock_60hz|Equal4~8_combout ;
wire \d0|whiteball|collide|dir_y~0_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~0_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~1_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~2_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~3_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~4_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~5_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~6_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~7_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~8_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~9_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~10_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~11_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~12_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~13_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~14_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~15_combout ;
wire \d0|whiteball|clock_60hz|clock60hz|q~16_combout ;
wire \d0|whiteball|ballpos|Add2~23_combout ;
wire \d0|whiteball|ballpos|Add2~26_combout ;
wire \d0|whiteball|ballpos|Add2~29_combout ;
wire \d0|whiteball|ballpos|Add2~32_combout ;
wire \d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ;
wire \d0|whiteball|clock_60hz|outEnable~feeder_combout ;
wire \d0|whiteball|ballpos|Add2~0_combout ;
wire \d0|whiteball|ballpos|Add2~2_combout ;
wire \d0|whiteball|ballpos|Add1~1_combout ;
wire \d0|whiteball|ballpos|Add1~3_cout ;
wire \d0|whiteball|ballpos|Add1~4_combout ;
wire \d0|whiteball|ballpos|Add1~27_combout ;
wire \d0|whiteball|ballpos|Add1~5 ;
wire \d0|whiteball|ballpos|Add1~7 ;
wire \d0|whiteball|ballpos|Add1~9 ;
wire \d0|whiteball|ballpos|Add1~11 ;
wire \d0|whiteball|ballpos|Add1~13 ;
wire \d0|whiteball|ballpos|Add1~15 ;
wire \d0|whiteball|ballpos|Add1~16_combout ;
wire \d0|whiteball|ballpos|Add1~33_combout ;
wire \d0|whiteball|ballpos|Add1~17 ;
wire \d0|whiteball|ballpos|Add1~18_combout ;
wire \d0|whiteball|ballpos|Add1~20_combout ;
wire \d0|whiteball|ballpos|Add1~19 ;
wire \d0|whiteball|ballpos|Add1~21_combout ;
wire \d0|whiteball|ballpos|Add1~23_combout ;
wire \d0|whiteball|collide|LessThan3~0_combout ;
wire \d0|whiteball|ballpos|Add1~8_combout ;
wire \d0|whiteball|ballpos|Add1~29_combout ;
wire \d0|whiteball|collide|LessThan3~1_combout ;
wire \d0|whiteball|collide|LessThan3~2_combout ;
wire \d0|whiteball|collide|dir_x~0_combout ;
wire \d0|whiteball|collide|dir_x~regout ;
wire \d0|whiteball|ballpos|Add1~6_combout ;
wire \d0|whiteball|ballpos|Add1~28_combout ;
wire \d0|whiteball|collide|oob~0_combout ;
wire \d0|whiteball|collide|oob~2_combout ;
wire \d0|whiteball|collide|oob~regout ;
wire \d0|wins[0]~5 ;
wire \d0|wins[1]~7_combout ;
wire \c0|numblocksUsedcounter|modifiedcounter|q~1_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[0]~28_combout ;
wire \~GND~combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[0]~29 ;
wire \c0|numblocksUsedcounter|clock60hz|q[1]~33 ;
wire \c0|numblocksUsedcounter|clock60hz|q[2]~34_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[2]~35 ;
wire \c0|numblocksUsedcounter|clock60hz|q[3]~36_combout ;
wire \c0|numblocksUsedcounter|Equal4~2_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[3]~37 ;
wire \c0|numblocksUsedcounter|clock60hz|q[4]~39 ;
wire \c0|numblocksUsedcounter|clock60hz|q[5]~40_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[5]~41 ;
wire \c0|numblocksUsedcounter|clock60hz|q[6]~43 ;
wire \c0|numblocksUsedcounter|clock60hz|q[7]~44_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[4]~38_combout ;
wire \c0|numblocksUsedcounter|Equal4~3_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[7]~45 ;
wire \c0|numblocksUsedcounter|clock60hz|q[8]~47 ;
wire \c0|numblocksUsedcounter|clock60hz|q[9]~48_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[9]~49 ;
wire \c0|numblocksUsedcounter|clock60hz|q[10]~50_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[10]~51 ;
wire \c0|numblocksUsedcounter|clock60hz|q[11]~52_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[8]~46_combout ;
wire \c0|numblocksUsedcounter|Equal4~4_combout ;
wire \c0|numblocksUsedcounter|Equal4~6_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[11]~53 ;
wire \c0|numblocksUsedcounter|clock60hz|q[12]~54_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[12]~55 ;
wire \c0|numblocksUsedcounter|clock60hz|q[13]~56_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[13]~57 ;
wire \c0|numblocksUsedcounter|clock60hz|q[14]~58_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[14]~59 ;
wire \c0|numblocksUsedcounter|clock60hz|q[15]~60_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[15]~61 ;
wire \c0|numblocksUsedcounter|clock60hz|q[16]~62_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[16]~63 ;
wire \c0|numblocksUsedcounter|clock60hz|q[17]~65 ;
wire \c0|numblocksUsedcounter|clock60hz|q[18]~66_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[18]~67 ;
wire \c0|numblocksUsedcounter|clock60hz|q[19]~69 ;
wire \c0|numblocksUsedcounter|clock60hz|q[20]~71 ;
wire \c0|numblocksUsedcounter|clock60hz|q[21]~72_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[21]~73 ;
wire \c0|numblocksUsedcounter|clock60hz|q[22]~75 ;
wire \c0|numblocksUsedcounter|clock60hz|q[23]~76_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[23]~77 ;
wire \c0|numblocksUsedcounter|clock60hz|q[24]~79 ;
wire \c0|numblocksUsedcounter|clock60hz|q[25]~80_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[25]~81 ;
wire \c0|numblocksUsedcounter|clock60hz|q[26]~83 ;
wire \c0|numblocksUsedcounter|clock60hz|q[27]~84_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[24]~78_combout ;
wire \c0|numblocksUsedcounter|Equal4~9_combout ;
wire \c0|numblocksUsedcounter|clock60hz|q[20]~70_combout ;
wire \c0|numblocksUsedcounter|Equal4~8_combout ;
wire \c0|numblocksUsedcounter|Equal4~11_combout ;
wire \c0|numblocksUsedcounter|outEnable~regout ;
wire \c0|numblocksUsedcounter|modifiedcounter|q[3]~2_combout ;
wire \c0|numblocksUsedcounter|modifiedcounter|Add0~0_combout ;
wire \c0|numblocksUsedcounter|modifiedcounter|q~4_combout ;
wire \c0|numblocksUsedcounter|modifiedcounter|Add0~1_combout ;
wire \c0|numblocksUsedcounter|modifiedcounter|q~5_combout ;
wire \c0|numblocksUsedcounter|modifiedcounter|q[3]~0_combout ;
wire \c0|Selector1~0_combout ;
wire \c0|Selector1~1_combout ;
wire \c0|Selector1~2_combout ;
wire \c0|current_state[2]~_Duplicate_1_regout ;
wire \c0|Selector2~1_combout ;
wire \c0|Selector2~2_combout ;
wire \c0|Selector2~0_combout ;
wire \c0|Selector2~3_combout ;
wire \c0|current_state[1]~_Duplicate_1_regout ;
wire \c0|Selector0~0_combout ;
wire \c0|Selector0~1_combout ;
wire \c0|current_state[3]~_Duplicate_1_regout ;
wire \d0|wins[1]~6_combout ;
wire \d0|wins[1]~8 ;
wire \d0|wins[2]~9_combout ;
wire \d0|wins[2]~10 ;
wire \d0|wins[3]~11_combout ;
wire \d0|wins[0]~4_combout ;
wire \hex0|WideOr6~0_combout ;
wire \hex0|WideOr5~0_combout ;
wire \hex0|WideOr4~0_combout ;
wire \hex0|WideOr3~0_combout ;
wire \hex0|WideOr2~0_combout ;
wire \hex0|WideOr1~0_combout ;
wire \hex0|WideOr0~0_combout ;
wire \d0|whiteball|collide|hit~1_combout ;
wire \d0|whiteball|collide|hit~regout ;
wire \d0|losses[0]~5 ;
wire \d0|losses[1]~6_combout ;
wire \d0|losses[1]~7 ;
wire \d0|losses[2]~8_combout ;
wire \d0|losses[2]~9 ;
wire \d0|losses[3]~10_combout ;
wire \d0|losses[0]~4_combout ;
wire \hex2|WideOr6~0_combout ;
wire \hex2|WideOr5~0_combout ;
wire \hex2|WideOr4~0_combout ;
wire \hex2|WideOr3~0_combout ;
wire \hex2|WideOr2~0_combout ;
wire \hex2|WideOr1~0_combout ;
wire \hex2|WideOr0~0_combout ;
wire \c0|numblocksUsedcounter|modifiedcounter|q~3_combout ;
wire \hex4|WideOr6~0_combout ;
wire \hex4|WideOr5~0_combout ;
wire \hex4|WideOr4~0_combout ;
wire \hex4|WideOr3~0_combout ;
wire \hex4|WideOr2~0_combout ;
wire \hex4|WideOr1~0_combout ;
wire \hex4|WideOr0~0_combout ;
wire \d0|numblockscounter|modifiedcounter|q~3_combout ;
wire \d0|numblockscounter|clock1hz|q[0]~28_combout ;
wire \d0|numblockscounter|clock1hz|q[18]~67 ;
wire \d0|numblockscounter|clock1hz|q[19]~69 ;
wire \d0|numblockscounter|clock1hz|q[20]~71 ;
wire \d0|numblockscounter|clock1hz|q[21]~72_combout ;
wire \c0|Selector3~0_combout ;
wire \c0|Selector3~1_combout ;
wire \c0|current_state[0]~_Duplicate_1_regout ;
wire \d0|blockenable~0_combout ;
wire \d0|blockenable~1_combout ;
wire \d0|blockenable~regout ;
wire \d0|numblockscounter|clock1hz|q[7]~31_combout ;
wire \d0|numblockscounter|clock1hz|q[21]~73 ;
wire \d0|numblockscounter|clock1hz|q[22]~75 ;
wire \d0|numblockscounter|clock1hz|q[23]~76_combout ;
wire \d0|numblockscounter|clock1hz|q[20]~70_combout ;
wire \d0|numblockscounter|Equal1~8_combout ;
wire \d0|numblockscounter|clock1hz|q[23]~77 ;
wire \d0|numblockscounter|clock1hz|q[24]~79 ;
wire \d0|numblockscounter|clock1hz|q[25]~80_combout ;
wire \d0|numblockscounter|clock1hz|q[25]~81 ;
wire \d0|numblockscounter|clock1hz|q[26]~82_combout ;
wire \d0|numblockscounter|clock1hz|q[24]~78_combout ;
wire \d0|numblockscounter|Equal1~9_combout ;
wire \d0|numblockscounter|Equal1~10_combout ;
wire \d0|numblockscounter|clock1hz|q[8]~46_combout ;
wire \d0|numblockscounter|Equal1~4_combout ;
wire \d0|numblockscounter|clock1hz|q[1]~32_combout ;
wire \d0|numblockscounter|Equal1~2_combout ;
wire \d0|numblockscounter|clock1hz|q[6]~42_combout ;
wire \d0|numblockscounter|clock1hz|q[4]~38_combout ;
wire \d0|numblockscounter|Equal1~3_combout ;
wire \d0|numblockscounter|Equal1~6_combout ;
wire \d0|numblockscounter|clock1hz|q[7]~30_combout ;
wire \d0|numblockscounter|clock1hz|q[0]~29 ;
wire \d0|numblockscounter|clock1hz|q[1]~33 ;
wire \d0|numblockscounter|clock1hz|q[2]~34_combout ;
wire \d0|numblockscounter|clock1hz|q[2]~35 ;
wire \d0|numblockscounter|clock1hz|q[3]~37 ;
wire \d0|numblockscounter|clock1hz|q[4]~39 ;
wire \d0|numblockscounter|clock1hz|q[5]~40_combout ;
wire \d0|numblockscounter|clock1hz|q[5]~41 ;
wire \d0|numblockscounter|clock1hz|q[6]~43 ;
wire \d0|numblockscounter|clock1hz|q[7]~44_combout ;
wire \d0|numblockscounter|clock1hz|q[7]~45 ;
wire \d0|numblockscounter|clock1hz|q[8]~47 ;
wire \d0|numblockscounter|clock1hz|q[9]~48_combout ;
wire \d0|numblockscounter|clock1hz|q[9]~49 ;
wire \d0|numblockscounter|clock1hz|q[10]~51 ;
wire \d0|numblockscounter|clock1hz|q[11]~52_combout ;
wire \d0|numblockscounter|clock1hz|q[11]~53 ;
wire \d0|numblockscounter|clock1hz|q[12]~54_combout ;
wire \d0|numblockscounter|clock1hz|q[12]~55 ;
wire \d0|numblockscounter|clock1hz|q[13]~56_combout ;
wire \d0|numblockscounter|clock1hz|q[13]~57 ;
wire \d0|numblockscounter|clock1hz|q[14]~58_combout ;
wire \d0|numblockscounter|clock1hz|q[14]~59 ;
wire \d0|numblockscounter|clock1hz|q[15]~60_combout ;
wire \d0|numblockscounter|clock1hz|q[15]~61 ;
wire \d0|numblockscounter|clock1hz|q[16]~62_combout ;
wire \d0|numblockscounter|clock1hz|q[16]~63 ;
wire \d0|numblockscounter|clock1hz|q[17]~65 ;
wire \d0|numblockscounter|clock1hz|q[18]~66_combout ;
wire \d0|numblockscounter|clock1hz|q[17]~64_combout ;
wire \d0|numblockscounter|Equal1~7_combout ;
wire \d0|numblockscounter|Equal1~11_combout ;
wire \d0|numblockscounter|outEnable~regout ;
wire \d0|numblockscounter|modifiedcounter|q[3]~2_combout ;
wire \d0|numblockscounter|modifiedcounter|Add0~0_combout ;
wire \d0|numblockscounter|modifiedcounter|q~4_combout ;
wire \d0|numblockscounter|modifiedcounter|Add0~1_combout ;
wire \d0|numblockscounter|modifiedcounter|q~5_combout ;
wire \d0|numblockscounter|modifiedcounter|q[3]~0_combout ;
wire \d0|numblockscounter|modifiedcounter|q~1_combout ;
wire \hex5|WideOr6~0_combout ;
wire \hex5|WideOr5~0_combout ;
wire \hex5|WideOr4~0_combout ;
wire \hex5|WideOr3~0_combout ;
wire \hex5|WideOr2~0_combout ;
wire \hex5|WideOr1~0_combout ;
wire \hex5|WideOr0~0_combout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~regout ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~9_combout ;
wire \VGA|controller|yCounter[1]~8_combout ;
wire \VGA|controller|yCounter[7]~1_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~4_combout ;
wire \VGA|controller|yCounter[2]~6_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~3_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|yCounter[9]~7_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~2_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~regout ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~feeder_combout ;
wire \VGA|controller|VGA_BLANK1~regout ;
wire \d0|whiteball|ballpos|Add2~1 ;
wire \d0|whiteball|ballpos|Add2~4 ;
wire \d0|whiteball|ballpos|Add2~6 ;
wire \d0|whiteball|ballpos|Add2~8 ;
wire \d0|whiteball|ballpos|Add2~9_combout ;
wire \d0|whiteball|ballpos|Add2~17_combout ;
wire \d0|whiteball|collide|dir_y~1_combout ;
wire \d0|whiteball|ballpos|Add2~5_combout ;
wire \d0|whiteball|ballpos|Add2~19_combout ;
wire \d0|whiteball|ballpos|Add1~22 ;
wire \d0|whiteball|ballpos|Add1~24_combout ;
wire \d0|whiteball|ballpos|Add1~26_combout ;
wire \d0|whiteball|collide|dir_y~2_combout ;
wire \d0|whiteball|ballpos|Add1~12_combout ;
wire \d0|whiteball|ballpos|Add1~31_combout ;
wire \d0|whiteball|ballpos|Add1~14_combout ;
wire \d0|whiteball|ballpos|Add1~32_combout ;
wire \d0|whiteball|collide|oob~1_combout ;
wire \d0|whiteball|collide|dir_y~3_combout ;
wire \d0|whiteball|collide|dir_y~4_combout ;
wire \d0|whiteball|collide|hit~0_combout ;
wire \d0|whiteball|collide|dir_y~5_combout ;
wire \d0|whiteball|collide|dir_y~6_combout ;
wire \d0|whiteball|collide|dir_y~7_combout ;
wire \d0|whiteball|collide|dir_y~8_combout ;
wire \d0|whiteball|collide|dir_y~9_combout ;
wire \d0|whiteball|collide|dir_y~regout ;
wire \d0|whiteball|ballpos|Add2~10 ;
wire \d0|whiteball|ballpos|Add2~11_combout ;
wire \d0|whiteball|ballpos|Add2~16_combout ;
wire \d0|whiteball|ballpos|Add2~12 ;
wire \d0|whiteball|ballpos|Add2~13_combout ;
wire \d0|whiteball|ballpos|Add2~15_combout ;
wire \d0|whiteball|ball|y_in~0_combout ;
wire \d0|whiteball|ball|y_in~2_combout ;
wire \d0|whiteball|ball|y_in~4_combout ;
wire \d0|whiteball|ballpos|Add2~3_combout ;
wire \d0|whiteball|ballpos|Add2~20_combout ;
wire \d0|whiteball|ball|y_in~5_combout ;
wire \d0|whiteball|ball|counter[2]~9 ;
wire \d0|whiteball|ball|counter[3]~10_combout ;
wire \d0|whiteball|ball|vga_out~0_combout ;
wire \d0|whiteball|ball|vga_out~1_combout ;
wire \d0|whiteball|ball|vga_out~regout ;
wire \d0|whiteball|ball|counter[0]~5 ;
wire \d0|whiteball|ball|counter[1]~6_combout ;
wire \d0|whiteball|ball|counter[1]~7 ;
wire \d0|whiteball|ball|counter[2]~8_combout ;
wire \d0|whiteball|ball|Add2~1 ;
wire \d0|whiteball|ball|Add2~3 ;
wire \d0|whiteball|ball|Add2~5 ;
wire \d0|whiteball|ball|Add2~7 ;
wire \d0|whiteball|ball|Add2~9 ;
wire \d0|whiteball|ball|Add2~11 ;
wire \d0|whiteball|ball|Add2~12_combout ;
wire \d0|whiteball|ball|Add2~10_combout ;
wire \d0|whiteball|ball|Add2~8_combout ;
wire \d0|whiteball|ball|Add2~4_combout ;
wire \d0|whiteball|ball|Add2~2_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \d0|whiteball|ball|Add2~0_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \d0|whiteball|ball|Add2~6_combout ;
wire \VGA|writeEn~0_combout ;
wire \VGA|writeEn~1_combout ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|yCounter[3]~5_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \d0|whiteball|ball|y_in~6_combout ;
wire \d0|whiteball|ball|Add1~0_combout ;
wire \d0|whiteball|ball|Add1~1 ;
wire \d0|whiteball|ball|Add1~2_combout ;
wire \d0|whiteball|ball|Add1~3 ;
wire \d0|whiteball|ball|Add1~4_combout ;
wire \d0|whiteball|ball|Add1~5 ;
wire \d0|whiteball|ball|Add1~6_combout ;
wire \d0|whiteball|ball|Add1~7 ;
wire \d0|whiteball|ball|Add1~8_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ;
wire \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ;
wire [2:0] \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a ;
wire [2:0] \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w ;
wire [9:0] \VGA|controller|yCounter ;
wire [9:0] \VGA|controller|xCounter ;
wire [3:0] \d0|wins ;
wire [3:0] \d0|losses ;
wire [3:0] \d0|numblockscounter|modifiedcounter|q ;
wire [10:0] \d0|whiteball|ball|y_in ;
wire [11:0] \d0|whiteball|ball|x_in ;
wire [3:0] \d0|whiteball|ball|counter ;
wire [10:0] \d0|whiteball|ballpos|value_y ;
wire [10:0] \d0|whiteball|ballpos|value_x ;
wire [3:0] \KEY~combout ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w ;
wire [3:0] \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w ;
wire [27:0] \d0|numblockscounter|clock1hz|q ;
wire [27:0] \d0|whiteball|clock_60hz|clock60hz|q ;
wire [3:0] \d0|whiteball|clock_60hz|modifiedcounter|q ;
wire [27:0] \c0|numblocksUsedcounter|clock60hz|q ;
wire [3:0] \c0|numblocksUsedcounter|modifiedcounter|q ;

wire [2:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|_clk1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|_clk2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout  = \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus [0];

// Location: M4K_X13_Y19
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|whiteball|ball|Add1~8_combout ,\d0|whiteball|ball|Add1~6_combout ,
\d0|whiteball|ball|Add1~4_combout ,\d0|whiteball|ball|Add1~2_combout ,\d0|whiteball|ball|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mem_init1 = 2048'h95000000000000000000000000000000000008909D00000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8 .mem_init0 = 2048'h000000000100000000000000000000000000000000000000010000000000000000000000000000000000004F39000000000000000000000000000000000000414500000000000000000000000000000000000041710000000000000000000000000000000000004F0D0000000000000000000000000000000000004145000000000000000000000000000000000001FF39000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y17
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|whiteball|ball|Add1~8_combout ,\d0|whiteball|ball|Add1~6_combout ,
\d0|whiteball|ball|Add1~4_combout ,\d0|whiteball|ball|Add1~2_combout ,\d0|whiteball|ball|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mem_init1 = 2048'h000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000F38C6519000000000000000000000000000000001452952500000000000000000000000000000000F3929705000000000000000000000000000000001452952500000000000000000000000000000000F3CC651900000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5 .mem_init0 = 2048'h00000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000;
// synopsys translate_on

// Location: M4K_X13_Y18
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|whiteball|ball|Add1~8_combout ,\d0|whiteball|ball|Add1~6_combout ,
\d0|whiteball|ball|Add1~4_combout ,\d0|whiteball|ball|Add1~2_combout ,\d0|whiteball|ball|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mem_init1 = 2048'h95000000000000000000000000000000000008909D00000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7 .mem_init0 = 2048'h000000000100000000000000000000000000000000000000010000000000000000000000000000000000004F39000000000000000000000000000000000000414500000000000000000000000000000000000041710000000000000000000000000000000000004F0D0000000000000000000000000000000000004145000000000000000000000000000000000001FF39000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y23
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|whiteball|ball|Add1~8_combout ,\d0|whiteball|ball|Add1~6_combout ,
\d0|whiteball|ball|Add1~4_combout ,\d0|whiteball|ball|Add1~2_combout ,\d0|whiteball|ball|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mem_init1 = 2048'h00000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000E4BD0000000000000000000000000000000000012685000000000000000000000000000000000001268500000000000000000000000000000000000125BD0000000000000000000000000000000000012585000000000000000000000000000000000000E4BD000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10 .mem_init0 = 2048'h0000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000247850000000000000000000000000000000000024485000000000000000000000000000000000002389D000000000000000000000000000000000005289500000000000000000000000000000000000528;
// synopsys translate_on

// Location: M4K_X13_Y17
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|whiteball|ball|Add1~8_combout ,\d0|whiteball|ball|Add1~6_combout ,
\d0|whiteball|ball|Add1~4_combout ,\d0|whiteball|ball|Add1~2_combout ,\d0|whiteball|ball|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mem_init1 = 2048'h000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000F38C6519000000000000000000000000000000001452952500000000000000000000000000000000F3929705000000000000000000000000000000001452952500000000000000000000000000000000F3CC651900000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3 .mem_init0 = 2048'h00000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000;
// synopsys translate_on

// Location: M4K_X13_Y22
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|whiteball|ball|Add1~8_combout ,\d0|whiteball|ball|Add1~6_combout ,
\d0|whiteball|ball|Add1~4_combout ,\d0|whiteball|ball|Add1~2_combout ,\d0|whiteball|ball|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mem_init1 = 2048'h00000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000E4BD0000000000000000000000000000000000012685000000000000000000000000000000000001268500000000000000000000000000000000000125BD0000000000000000000000000000000000012585000000000000000000000000000000000000E4BD000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9 .mem_init0 = 2048'h0000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000247850000000000000000000000000000000000024485000000000000000000000000000000000002389D000000000000000000000000000000000005289500000000000000000000000000000000000528;
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cycloneii_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\d0|whiteball|ball|Add2~0_combout  & (\d0|whiteball|ball|Add2~4_combout  $ (VCC))) # (!\d0|whiteball|ball|Add2~0_combout  & (\d0|whiteball|ball|Add2~4_combout  & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\d0|whiteball|ball|Add2~0_combout  & \d0|whiteball|ball|Add2~4_combout ))

	.dataa(\d0|whiteball|ball|Add2~0_combout ),
	.datab(\d0|whiteball|ball|Add2~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cycloneii_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\d0|whiteball|ball|Add2~6_combout  & ((\d0|whiteball|ball|Add2~2_combout  & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\d0|whiteball|ball|Add2~2_combout  & (!\VGA|user_input_translator|Add0~1 )))) # 
// (!\d0|whiteball|ball|Add2~6_combout  & ((\d0|whiteball|ball|Add2~2_combout  & (!\VGA|user_input_translator|Add0~1 )) # (!\d0|whiteball|ball|Add2~2_combout  & ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\d0|whiteball|ball|Add2~6_combout  & (!\d0|whiteball|ball|Add2~2_combout  & !\VGA|user_input_translator|Add0~1 )) # (!\d0|whiteball|ball|Add2~6_combout  & ((!\VGA|user_input_translator|Add0~1 ) # 
// (!\d0|whiteball|ball|Add2~2_combout ))))

	.dataa(\d0|whiteball|ball|Add2~6_combout ),
	.datab(\d0|whiteball|ball|Add2~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneii_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\d0|whiteball|ball|Add2~8_combout  $ (\d0|whiteball|ball|Add2~4_combout  $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\d0|whiteball|ball|Add2~8_combout  & ((\d0|whiteball|ball|Add2~4_combout ) # (!\VGA|user_input_translator|Add0~3 ))) # (!\d0|whiteball|ball|Add2~8_combout  & (\d0|whiteball|ball|Add2~4_combout  & 
// !\VGA|user_input_translator|Add0~3 )))

	.dataa(\d0|whiteball|ball|Add2~8_combout ),
	.datab(\d0|whiteball|ball|Add2~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cycloneii_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (\d0|whiteball|ball|Add2~12_combout  & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!\d0|whiteball|ball|Add2~12_combout  & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((\d0|whiteball|ball|Add2~12_combout  & !\VGA|user_input_translator|Add0~11 ))

	.dataa(vcc),
	.datab(\d0|whiteball|ball|Add2~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneii_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y21_N21
cycloneii_lcell_ff \d0|whiteball|ball|counter[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|counter[0]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|counter [0]));

// Location: LCCOMB_X23_Y21_N10
cycloneii_lcell_comb \d0|whiteball|ball|Add1~8 (
// Equation(s):
// \d0|whiteball|ball|Add1~8_combout  = (\d0|whiteball|ball|x_in [4] & (\d0|whiteball|ball|Add1~7  $ (GND))) # (!\d0|whiteball|ball|x_in [4] & (!\d0|whiteball|ball|Add1~7  & VCC))
// \d0|whiteball|ball|Add1~9  = CARRY((\d0|whiteball|ball|x_in [4] & !\d0|whiteball|ball|Add1~7 ))

	.dataa(\d0|whiteball|ball|x_in [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ball|Add1~7 ),
	.combout(\d0|whiteball|ball|Add1~8_combout ),
	.cout(\d0|whiteball|ball|Add1~9 ));
// synopsys translate_off
defparam \d0|whiteball|ball|Add1~8 .lut_mask = 16'hA50A;
defparam \d0|whiteball|ball|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneii_lcell_comb \d0|whiteball|ball|Add1~10 (
// Equation(s):
// \d0|whiteball|ball|Add1~10_combout  = (\d0|whiteball|ball|x_in [5] & (!\d0|whiteball|ball|Add1~9 )) # (!\d0|whiteball|ball|x_in [5] & ((\d0|whiteball|ball|Add1~9 ) # (GND)))
// \d0|whiteball|ball|Add1~11  = CARRY((!\d0|whiteball|ball|Add1~9 ) # (!\d0|whiteball|ball|x_in [5]))

	.dataa(vcc),
	.datab(\d0|whiteball|ball|x_in [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ball|Add1~9 ),
	.combout(\d0|whiteball|ball|Add1~10_combout ),
	.cout(\d0|whiteball|ball|Add1~11 ));
// synopsys translate_off
defparam \d0|whiteball|ball|Add1~10 .lut_mask = 16'h3C3F;
defparam \d0|whiteball|ball|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneii_lcell_comb \d0|whiteball|ball|Add1~12 (
// Equation(s):
// \d0|whiteball|ball|Add1~12_combout  = \d0|whiteball|ball|Add1~11  $ (!\d0|whiteball|ball|x_in [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\d0|whiteball|ball|x_in [6]),
	.cin(\d0|whiteball|ball|Add1~11 ),
	.combout(\d0|whiteball|ball|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|Add1~12 .lut_mask = 16'hF00F;
defparam \d0|whiteball|ball|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [4] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [4]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [4] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [8] $ (\VGA|controller|yCounter [6] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [8] & ((\VGA|controller|yCounter [6]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [6] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y9_N7
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[1]~32_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [1]));

// Location: LCFF_X38_Y9_N17
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[6]~42_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [6]));

// Location: LCFF_X38_Y8_N7
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[17]~64_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [17]));

// Location: LCFF_X38_Y8_N11
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[19]~68_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [19]));

// Location: LCFF_X38_Y8_N17
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[22]~74_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [22]));

// Location: LCFF_X38_Y8_N25
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[26]~82_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [26]));

// Location: LCFF_X41_Y9_N11
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[3]~36_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [3]));

// Location: LCFF_X41_Y9_N25
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[10]~50_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [10]));

// Location: LCFF_X41_Y8_N11
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[19]~68_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [19]));

// Location: LCFF_X41_Y8_N17
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[22]~74_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [22]));

// Location: LCFF_X41_Y8_N27
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[27]~84_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [27]));

// Location: LCCOMB_X23_Y21_N20
cycloneii_lcell_comb \d0|whiteball|ball|counter[0]~4 (
// Equation(s):
// \d0|whiteball|ball|counter[0]~4_combout  = (\d0|whiteball|ball|counter [0] & (\d0|whiteball|ball|vga_out~regout  $ (VCC))) # (!\d0|whiteball|ball|counter [0] & (\d0|whiteball|ball|vga_out~regout  & VCC))
// \d0|whiteball|ball|counter[0]~5  = CARRY((\d0|whiteball|ball|counter [0] & \d0|whiteball|ball|vga_out~regout ))

	.dataa(\d0|whiteball|ball|counter [0]),
	.datab(\d0|whiteball|ball|vga_out~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|whiteball|ball|counter[0]~4_combout ),
	.cout(\d0|whiteball|ball|counter[0]~5 ));
// synopsys translate_off
defparam \d0|whiteball|ball|counter[0]~4 .lut_mask = 16'h6688;
defparam \d0|whiteball|ball|counter[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneii_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneii_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneii_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneii_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneii_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneii_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneii_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N8
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~10 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~10_combout  = ((\d0|whiteball|ballpos|value_x [4] $ (\d0|whiteball|collide|dir_x~regout  $ (!\d0|whiteball|ballpos|Add1~9 )))) # (GND)
// \d0|whiteball|ballpos|Add1~11  = CARRY((\d0|whiteball|ballpos|value_x [4] & ((\d0|whiteball|collide|dir_x~regout ) # (!\d0|whiteball|ballpos|Add1~9 ))) # (!\d0|whiteball|ballpos|value_x [4] & (\d0|whiteball|collide|dir_x~regout  & 
// !\d0|whiteball|ballpos|Add1~9 )))

	.dataa(\d0|whiteball|ballpos|value_x [4]),
	.datab(\d0|whiteball|collide|dir_x~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add1~9 ),
	.combout(\d0|whiteball|ballpos|Add1~10_combout ),
	.cout(\d0|whiteball|ballpos|Add1~11 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~10 .lut_mask = 16'h698E;
defparam \d0|whiteball|ballpos|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N6
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[1]~32 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[1]~32_combout  = (\c0|numblocksUsedcounter|clock60hz|q [1] & (\c0|numblocksUsedcounter|clock60hz|q[0]~29  & VCC)) # (!\c0|numblocksUsedcounter|clock60hz|q [1] & (!\c0|numblocksUsedcounter|clock60hz|q[0]~29 ))
// \c0|numblocksUsedcounter|clock60hz|q[1]~33  = CARRY((!\c0|numblocksUsedcounter|clock60hz|q [1] & !\c0|numblocksUsedcounter|clock60hz|q[0]~29 ))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[0]~29 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[1]~32_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[1]~33 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[1]~32 .lut_mask = 16'hA505;
defparam \c0|numblocksUsedcounter|clock60hz|q[1]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N16
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[6]~42 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[6]~42_combout  = (\c0|numblocksUsedcounter|clock60hz|q [6] & ((GND) # (!\c0|numblocksUsedcounter|clock60hz|q[5]~41 ))) # (!\c0|numblocksUsedcounter|clock60hz|q [6] & (\c0|numblocksUsedcounter|clock60hz|q[5]~41  $ 
// (GND)))
// \c0|numblocksUsedcounter|clock60hz|q[6]~43  = CARRY((\c0|numblocksUsedcounter|clock60hz|q [6]) # (!\c0|numblocksUsedcounter|clock60hz|q[5]~41 ))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[5]~41 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[6]~42_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[6]~43 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[6]~42 .lut_mask = 16'h5AAF;
defparam \c0|numblocksUsedcounter|clock60hz|q[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N6
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[17]~64 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[17]~64_combout  = (\c0|numblocksUsedcounter|clock60hz|q [17] & (\c0|numblocksUsedcounter|clock60hz|q[16]~63  & VCC)) # (!\c0|numblocksUsedcounter|clock60hz|q [17] & (!\c0|numblocksUsedcounter|clock60hz|q[16]~63 ))
// \c0|numblocksUsedcounter|clock60hz|q[17]~65  = CARRY((!\c0|numblocksUsedcounter|clock60hz|q [17] & !\c0|numblocksUsedcounter|clock60hz|q[16]~63 ))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[16]~63 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[17]~64_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[17]~65 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[17]~64 .lut_mask = 16'hA505;
defparam \c0|numblocksUsedcounter|clock60hz|q[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N10
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[19]~68 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[19]~68_combout  = (\c0|numblocksUsedcounter|clock60hz|q [19] & (\c0|numblocksUsedcounter|clock60hz|q[18]~67  & VCC)) # (!\c0|numblocksUsedcounter|clock60hz|q [19] & (!\c0|numblocksUsedcounter|clock60hz|q[18]~67 ))
// \c0|numblocksUsedcounter|clock60hz|q[19]~69  = CARRY((!\c0|numblocksUsedcounter|clock60hz|q [19] & !\c0|numblocksUsedcounter|clock60hz|q[18]~67 ))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[18]~67 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[19]~68_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[19]~69 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[19]~68 .lut_mask = 16'hA505;
defparam \c0|numblocksUsedcounter|clock60hz|q[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N16
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[22]~74 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[22]~74_combout  = (\c0|numblocksUsedcounter|clock60hz|q [22] & ((GND) # (!\c0|numblocksUsedcounter|clock60hz|q[21]~73 ))) # (!\c0|numblocksUsedcounter|clock60hz|q [22] & (\c0|numblocksUsedcounter|clock60hz|q[21]~73  $ 
// (GND)))
// \c0|numblocksUsedcounter|clock60hz|q[22]~75  = CARRY((\c0|numblocksUsedcounter|clock60hz|q [22]) # (!\c0|numblocksUsedcounter|clock60hz|q[21]~73 ))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[21]~73 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[22]~74_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[22]~75 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[22]~74 .lut_mask = 16'h5AAF;
defparam \c0|numblocksUsedcounter|clock60hz|q[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N24
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[26]~82 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[26]~82_combout  = (\c0|numblocksUsedcounter|clock60hz|q [26] & ((GND) # (!\c0|numblocksUsedcounter|clock60hz|q[25]~81 ))) # (!\c0|numblocksUsedcounter|clock60hz|q [26] & (\c0|numblocksUsedcounter|clock60hz|q[25]~81  $ 
// (GND)))
// \c0|numblocksUsedcounter|clock60hz|q[26]~83  = CARRY((\c0|numblocksUsedcounter|clock60hz|q [26]) # (!\c0|numblocksUsedcounter|clock60hz|q[25]~81 ))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[25]~81 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[26]~82_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[26]~83 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[26]~82 .lut_mask = 16'h5AAF;
defparam \c0|numblocksUsedcounter|clock60hz|q[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N10
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[3]~36 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[3]~36_combout  = (\d0|numblockscounter|clock1hz|q [3] & (\d0|numblockscounter|clock1hz|q[2]~35  & VCC)) # (!\d0|numblockscounter|clock1hz|q [3] & (!\d0|numblockscounter|clock1hz|q[2]~35 ))
// \d0|numblockscounter|clock1hz|q[3]~37  = CARRY((!\d0|numblockscounter|clock1hz|q [3] & !\d0|numblockscounter|clock1hz|q[2]~35 ))

	.dataa(\d0|numblockscounter|clock1hz|q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[2]~35 ),
	.combout(\d0|numblockscounter|clock1hz|q[3]~36_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[3]~37 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[3]~36 .lut_mask = 16'hA505;
defparam \d0|numblockscounter|clock1hz|q[3]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N24
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[10]~50 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[10]~50_combout  = (\d0|numblockscounter|clock1hz|q [10] & ((GND) # (!\d0|numblockscounter|clock1hz|q[9]~49 ))) # (!\d0|numblockscounter|clock1hz|q [10] & (\d0|numblockscounter|clock1hz|q[9]~49  $ (GND)))
// \d0|numblockscounter|clock1hz|q[10]~51  = CARRY((\d0|numblockscounter|clock1hz|q [10]) # (!\d0|numblockscounter|clock1hz|q[9]~49 ))

	.dataa(\d0|numblockscounter|clock1hz|q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[9]~49 ),
	.combout(\d0|numblockscounter|clock1hz|q[10]~50_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[10]~51 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[10]~50 .lut_mask = 16'h5AAF;
defparam \d0|numblockscounter|clock1hz|q[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N10
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[19]~68 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[19]~68_combout  = (\d0|numblockscounter|clock1hz|q [19] & (\d0|numblockscounter|clock1hz|q[18]~67  & VCC)) # (!\d0|numblockscounter|clock1hz|q [19] & (!\d0|numblockscounter|clock1hz|q[18]~67 ))
// \d0|numblockscounter|clock1hz|q[19]~69  = CARRY((!\d0|numblockscounter|clock1hz|q [19] & !\d0|numblockscounter|clock1hz|q[18]~67 ))

	.dataa(\d0|numblockscounter|clock1hz|q [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[18]~67 ),
	.combout(\d0|numblockscounter|clock1hz|q[19]~68_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[19]~69 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[19]~68 .lut_mask = 16'hA505;
defparam \d0|numblockscounter|clock1hz|q[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N16
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[22]~74 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[22]~74_combout  = (\d0|numblockscounter|clock1hz|q [22] & ((GND) # (!\d0|numblockscounter|clock1hz|q[21]~73 ))) # (!\d0|numblockscounter|clock1hz|q [22] & (\d0|numblockscounter|clock1hz|q[21]~73  $ (GND)))
// \d0|numblockscounter|clock1hz|q[22]~75  = CARRY((\d0|numblockscounter|clock1hz|q [22]) # (!\d0|numblockscounter|clock1hz|q[21]~73 ))

	.dataa(\d0|numblockscounter|clock1hz|q [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[21]~73 ),
	.combout(\d0|numblockscounter|clock1hz|q[22]~74_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[22]~75 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[22]~74 .lut_mask = 16'h5AAF;
defparam \d0|numblockscounter|clock1hz|q[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N24
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[26]~82 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[26]~82_combout  = (\d0|numblockscounter|clock1hz|q [26] & ((GND) # (!\d0|numblockscounter|clock1hz|q[25]~81 ))) # (!\d0|numblockscounter|clock1hz|q [26] & (\d0|numblockscounter|clock1hz|q[25]~81  $ (GND)))
// \d0|numblockscounter|clock1hz|q[26]~83  = CARRY((\d0|numblockscounter|clock1hz|q [26]) # (!\d0|numblockscounter|clock1hz|q[25]~81 ))

	.dataa(\d0|numblockscounter|clock1hz|q [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[25]~81 ),
	.combout(\d0|numblockscounter|clock1hz|q[26]~82_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[26]~83 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[26]~82 .lut_mask = 16'h5AAF;
defparam \d0|numblockscounter|clock1hz|q[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N26
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[27]~84 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[27]~84_combout  = \d0|numblockscounter|clock1hz|q[26]~83  $ (!\d0|numblockscounter|clock1hz|q [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\d0|numblockscounter|clock1hz|q [27]),
	.cin(\d0|numblockscounter|clock1hz|q[26]~83 ),
	.combout(\d0|numblockscounter|clock1hz|q[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[27]~84 .lut_mask = 16'hF00F;
defparam \d0|numblockscounter|clock1hz|q[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneii_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~7 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~7_combout  = (\d0|whiteball|ballpos|value_y [3] & ((\d0|whiteball|collide|dir_y~regout  & ((\d0|whiteball|ballpos|Add2~6 ) # (GND))) # (!\d0|whiteball|collide|dir_y~regout  & (!\d0|whiteball|ballpos|Add2~6 )))) # 
// (!\d0|whiteball|ballpos|value_y [3] & ((\d0|whiteball|collide|dir_y~regout  & (!\d0|whiteball|ballpos|Add2~6 )) # (!\d0|whiteball|collide|dir_y~regout  & (\d0|whiteball|ballpos|Add2~6  & VCC))))
// \d0|whiteball|ballpos|Add2~8  = CARRY((\d0|whiteball|ballpos|value_y [3] & ((\d0|whiteball|collide|dir_y~regout ) # (!\d0|whiteball|ballpos|Add2~6 ))) # (!\d0|whiteball|ballpos|value_y [3] & (\d0|whiteball|collide|dir_y~regout  & 
// !\d0|whiteball|ballpos|Add2~6 )))

	.dataa(\d0|whiteball|ballpos|value_y [3]),
	.datab(\d0|whiteball|collide|dir_y~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add2~6 ),
	.combout(\d0|whiteball|ballpos|Add2~7_combout ),
	.cout(\d0|whiteball|ballpos|Add2~8 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~7 .lut_mask = 16'h968E;
defparam \d0|whiteball|ballpos|Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~13 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~13_combout  = ((\d0|whiteball|collide|dir_y~regout  $ (\d0|whiteball|ballpos|value_y [6] $ (\d0|whiteball|ballpos|Add2~12 )))) # (GND)
// \d0|whiteball|ballpos|Add2~14  = CARRY((\d0|whiteball|collide|dir_y~regout  & (\d0|whiteball|ballpos|value_y [6] & !\d0|whiteball|ballpos|Add2~12 )) # (!\d0|whiteball|collide|dir_y~regout  & ((\d0|whiteball|ballpos|value_y [6]) # 
// (!\d0|whiteball|ballpos|Add2~12 ))))

	.dataa(\d0|whiteball|collide|dir_y~regout ),
	.datab(\d0|whiteball|ballpos|value_y [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add2~12 ),
	.combout(\d0|whiteball|ballpos|Add2~13_combout ),
	.cout(\d0|whiteball|ballpos|Add2~14 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~13 .lut_mask = 16'h964D;
defparam \d0|whiteball|ballpos|Add2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N4
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~0 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~0_combout  = \d0|whiteball|clock_60hz|clock60hz|q [0] $ (VCC)
// \d0|whiteball|clock_60hz|clock60hz|Add0~1  = CARRY(\d0|whiteball|clock_60hz|clock60hz|q [0])

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~0_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~1 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~0 .lut_mask = 16'h55AA;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N6
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~2 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~2_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [1] & (\d0|whiteball|clock_60hz|clock60hz|Add0~1  & VCC)) # (!\d0|whiteball|clock_60hz|clock60hz|q [1] & (!\d0|whiteball|clock_60hz|clock60hz|Add0~1 ))
// \d0|whiteball|clock_60hz|clock60hz|Add0~3  = CARRY((!\d0|whiteball|clock_60hz|clock60hz|q [1] & !\d0|whiteball|clock_60hz|clock60hz|Add0~1 ))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~1 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~2_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~3 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~2 .lut_mask = 16'hA505;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N8
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~4 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~4_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [2] & ((GND) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~3 ))) # (!\d0|whiteball|clock_60hz|clock60hz|q [2] & (\d0|whiteball|clock_60hz|clock60hz|Add0~3  $ (GND)))
// \d0|whiteball|clock_60hz|clock60hz|Add0~5  = CARRY((\d0|whiteball|clock_60hz|clock60hz|q [2]) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~3 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~3 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~4_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~5 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~4 .lut_mask = 16'h3CCF;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N10
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~6 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~6_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [3] & (\d0|whiteball|clock_60hz|clock60hz|Add0~5  & VCC)) # (!\d0|whiteball|clock_60hz|clock60hz|q [3] & (!\d0|whiteball|clock_60hz|clock60hz|Add0~5 ))
// \d0|whiteball|clock_60hz|clock60hz|Add0~7  = CARRY((!\d0|whiteball|clock_60hz|clock60hz|q [3] & !\d0|whiteball|clock_60hz|clock60hz|Add0~5 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~5 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~6_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~7 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~6 .lut_mask = 16'hC303;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N12
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~8 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~8_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [4] & ((GND) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~7 ))) # (!\d0|whiteball|clock_60hz|clock60hz|q [4] & (\d0|whiteball|clock_60hz|clock60hz|Add0~7  $ (GND)))
// \d0|whiteball|clock_60hz|clock60hz|Add0~9  = CARRY((\d0|whiteball|clock_60hz|clock60hz|q [4]) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~7 ))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~7 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~8_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~9 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~8 .lut_mask = 16'h5AAF;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N14
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~10 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~10_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [5] & (\d0|whiteball|clock_60hz|clock60hz|Add0~9  & VCC)) # (!\d0|whiteball|clock_60hz|clock60hz|q [5] & (!\d0|whiteball|clock_60hz|clock60hz|Add0~9 ))
// \d0|whiteball|clock_60hz|clock60hz|Add0~11  = CARRY((!\d0|whiteball|clock_60hz|clock60hz|q [5] & !\d0|whiteball|clock_60hz|clock60hz|Add0~9 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~9 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~10_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~11 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~10 .lut_mask = 16'hC303;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N16
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~12 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~12_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [6] & ((GND) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~11 ))) # (!\d0|whiteball|clock_60hz|clock60hz|q [6] & (\d0|whiteball|clock_60hz|clock60hz|Add0~11  $ 
// (GND)))
// \d0|whiteball|clock_60hz|clock60hz|Add0~13  = CARRY((\d0|whiteball|clock_60hz|clock60hz|q [6]) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~11 ))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~11 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~12_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~13 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~12 .lut_mask = 16'h5AAF;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N18
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~14 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~14_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [7] & (\d0|whiteball|clock_60hz|clock60hz|Add0~13  & VCC)) # (!\d0|whiteball|clock_60hz|clock60hz|q [7] & (!\d0|whiteball|clock_60hz|clock60hz|Add0~13 ))
// \d0|whiteball|clock_60hz|clock60hz|Add0~15  = CARRY((!\d0|whiteball|clock_60hz|clock60hz|q [7] & !\d0|whiteball|clock_60hz|clock60hz|Add0~13 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~13 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~14_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~15 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~14 .lut_mask = 16'hC303;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N20
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~16 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~16_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [8] & ((GND) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~15 ))) # (!\d0|whiteball|clock_60hz|clock60hz|q [8] & (\d0|whiteball|clock_60hz|clock60hz|Add0~15  $ 
// (GND)))
// \d0|whiteball|clock_60hz|clock60hz|Add0~17  = CARRY((\d0|whiteball|clock_60hz|clock60hz|q [8]) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~15 ))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~15 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~16_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~17 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~16 .lut_mask = 16'h5AAF;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N22
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~18 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~18_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [9] & (\d0|whiteball|clock_60hz|clock60hz|Add0~17  & VCC)) # (!\d0|whiteball|clock_60hz|clock60hz|q [9] & (!\d0|whiteball|clock_60hz|clock60hz|Add0~17 ))
// \d0|whiteball|clock_60hz|clock60hz|Add0~19  = CARRY((!\d0|whiteball|clock_60hz|clock60hz|q [9] & !\d0|whiteball|clock_60hz|clock60hz|Add0~17 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~17 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~18_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~19 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~18 .lut_mask = 16'hC303;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N24
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~20 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~20_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [10] & ((GND) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~19 ))) # (!\d0|whiteball|clock_60hz|clock60hz|q [10] & (\d0|whiteball|clock_60hz|clock60hz|Add0~19  $ 
// (GND)))
// \d0|whiteball|clock_60hz|clock60hz|Add0~21  = CARRY((\d0|whiteball|clock_60hz|clock60hz|q [10]) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~19 ))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~19 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~20_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~21 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~20 .lut_mask = 16'h5AAF;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N26
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~22 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~22_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [11] & (\d0|whiteball|clock_60hz|clock60hz|Add0~21  & VCC)) # (!\d0|whiteball|clock_60hz|clock60hz|q [11] & (!\d0|whiteball|clock_60hz|clock60hz|Add0~21 ))
// \d0|whiteball|clock_60hz|clock60hz|Add0~23  = CARRY((!\d0|whiteball|clock_60hz|clock60hz|q [11] & !\d0|whiteball|clock_60hz|clock60hz|Add0~21 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~21 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~22_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~23 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~22 .lut_mask = 16'hC303;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N28
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~24 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~24_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [12] & ((GND) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~23 ))) # (!\d0|whiteball|clock_60hz|clock60hz|q [12] & (\d0|whiteball|clock_60hz|clock60hz|Add0~23  $ 
// (GND)))
// \d0|whiteball|clock_60hz|clock60hz|Add0~25  = CARRY((\d0|whiteball|clock_60hz|clock60hz|q [12]) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~23 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~23 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~24_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~25 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~24 .lut_mask = 16'h3CCF;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N30
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~26 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~26_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [13] & (\d0|whiteball|clock_60hz|clock60hz|Add0~25  & VCC)) # (!\d0|whiteball|clock_60hz|clock60hz|q [13] & (!\d0|whiteball|clock_60hz|clock60hz|Add0~25 ))
// \d0|whiteball|clock_60hz|clock60hz|Add0~27  = CARRY((!\d0|whiteball|clock_60hz|clock60hz|q [13] & !\d0|whiteball|clock_60hz|clock60hz|Add0~25 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~25 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~26_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~27 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~26 .lut_mask = 16'hC303;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N0
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~28 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~28_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [14] & ((GND) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~27 ))) # (!\d0|whiteball|clock_60hz|clock60hz|q [14] & (\d0|whiteball|clock_60hz|clock60hz|Add0~27  $ 
// (GND)))
// \d0|whiteball|clock_60hz|clock60hz|Add0~29  = CARRY((\d0|whiteball|clock_60hz|clock60hz|q [14]) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~27 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~27 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~28_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~29 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~28 .lut_mask = 16'h3CCF;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N2
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~30 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~30_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [15] & (\d0|whiteball|clock_60hz|clock60hz|Add0~29  & VCC)) # (!\d0|whiteball|clock_60hz|clock60hz|q [15] & (!\d0|whiteball|clock_60hz|clock60hz|Add0~29 ))
// \d0|whiteball|clock_60hz|clock60hz|Add0~31  = CARRY((!\d0|whiteball|clock_60hz|clock60hz|q [15] & !\d0|whiteball|clock_60hz|clock60hz|Add0~29 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~29 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~30_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~31 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~30 .lut_mask = 16'hC303;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N4
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~32 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~32_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [16] & ((GND) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~31 ))) # (!\d0|whiteball|clock_60hz|clock60hz|q [16] & (\d0|whiteball|clock_60hz|clock60hz|Add0~31  $ 
// (GND)))
// \d0|whiteball|clock_60hz|clock60hz|Add0~33  = CARRY((\d0|whiteball|clock_60hz|clock60hz|q [16]) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~31 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~31 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~32_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~33 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~32 .lut_mask = 16'h3CCF;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N6
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~34 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~34_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [17] & (\d0|whiteball|clock_60hz|clock60hz|Add0~33  & VCC)) # (!\d0|whiteball|clock_60hz|clock60hz|q [17] & (!\d0|whiteball|clock_60hz|clock60hz|Add0~33 ))
// \d0|whiteball|clock_60hz|clock60hz|Add0~35  = CARRY((!\d0|whiteball|clock_60hz|clock60hz|q [17] & !\d0|whiteball|clock_60hz|clock60hz|Add0~33 ))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~33 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~34_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~35 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~34 .lut_mask = 16'hA505;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N8
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~36 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~36_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [18] & ((GND) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~35 ))) # (!\d0|whiteball|clock_60hz|clock60hz|q [18] & (\d0|whiteball|clock_60hz|clock60hz|Add0~35  $ 
// (GND)))
// \d0|whiteball|clock_60hz|clock60hz|Add0~37  = CARRY((\d0|whiteball|clock_60hz|clock60hz|q [18]) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~35 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~35 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~36_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~37 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~36 .lut_mask = 16'h3CCF;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N10
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~38 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~38_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [19] & (\d0|whiteball|clock_60hz|clock60hz|Add0~37  & VCC)) # (!\d0|whiteball|clock_60hz|clock60hz|q [19] & (!\d0|whiteball|clock_60hz|clock60hz|Add0~37 ))
// \d0|whiteball|clock_60hz|clock60hz|Add0~39  = CARRY((!\d0|whiteball|clock_60hz|clock60hz|q [19] & !\d0|whiteball|clock_60hz|clock60hz|Add0~37 ))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~37 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~38_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~39 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~38 .lut_mask = 16'hA505;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N12
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~40 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~40_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [20] & ((GND) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~39 ))) # (!\d0|whiteball|clock_60hz|clock60hz|q [20] & (\d0|whiteball|clock_60hz|clock60hz|Add0~39  $ 
// (GND)))
// \d0|whiteball|clock_60hz|clock60hz|Add0~41  = CARRY((\d0|whiteball|clock_60hz|clock60hz|q [20]) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~39 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~39 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~40_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~41 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~40 .lut_mask = 16'h3CCF;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N14
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~42 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~42_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [21] & (\d0|whiteball|clock_60hz|clock60hz|Add0~41  & VCC)) # (!\d0|whiteball|clock_60hz|clock60hz|q [21] & (!\d0|whiteball|clock_60hz|clock60hz|Add0~41 ))
// \d0|whiteball|clock_60hz|clock60hz|Add0~43  = CARRY((!\d0|whiteball|clock_60hz|clock60hz|q [21] & !\d0|whiteball|clock_60hz|clock60hz|Add0~41 ))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~41 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~42_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~43 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~42 .lut_mask = 16'hA505;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N16
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~44 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~44_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [22] & ((GND) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~43 ))) # (!\d0|whiteball|clock_60hz|clock60hz|q [22] & (\d0|whiteball|clock_60hz|clock60hz|Add0~43  $ 
// (GND)))
// \d0|whiteball|clock_60hz|clock60hz|Add0~45  = CARRY((\d0|whiteball|clock_60hz|clock60hz|q [22]) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~43 ))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~43 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~44_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~45 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~44 .lut_mask = 16'h5AAF;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N18
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~46 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~46_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [23] & (\d0|whiteball|clock_60hz|clock60hz|Add0~45  & VCC)) # (!\d0|whiteball|clock_60hz|clock60hz|q [23] & (!\d0|whiteball|clock_60hz|clock60hz|Add0~45 ))
// \d0|whiteball|clock_60hz|clock60hz|Add0~47  = CARRY((!\d0|whiteball|clock_60hz|clock60hz|q [23] & !\d0|whiteball|clock_60hz|clock60hz|Add0~45 ))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~45 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~46_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~47 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~46 .lut_mask = 16'hA505;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N20
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~48 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~48_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [24] & ((GND) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~47 ))) # (!\d0|whiteball|clock_60hz|clock60hz|q [24] & (\d0|whiteball|clock_60hz|clock60hz|Add0~47  $ 
// (GND)))
// \d0|whiteball|clock_60hz|clock60hz|Add0~49  = CARRY((\d0|whiteball|clock_60hz|clock60hz|q [24]) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~47 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~47 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~48_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~49 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~48 .lut_mask = 16'h3CCF;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N22
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~50 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~50_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [25] & (\d0|whiteball|clock_60hz|clock60hz|Add0~49  & VCC)) # (!\d0|whiteball|clock_60hz|clock60hz|q [25] & (!\d0|whiteball|clock_60hz|clock60hz|Add0~49 ))
// \d0|whiteball|clock_60hz|clock60hz|Add0~51  = CARRY((!\d0|whiteball|clock_60hz|clock60hz|q [25] & !\d0|whiteball|clock_60hz|clock60hz|Add0~49 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~49 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~50_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~51 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~50 .lut_mask = 16'hC303;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N24
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~52 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~52_combout  = (\d0|whiteball|clock_60hz|clock60hz|q [26] & ((GND) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~51 ))) # (!\d0|whiteball|clock_60hz|clock60hz|q [26] & (\d0|whiteball|clock_60hz|clock60hz|Add0~51  $ 
// (GND)))
// \d0|whiteball|clock_60hz|clock60hz|Add0~53  = CARRY((\d0|whiteball|clock_60hz|clock60hz|q [26]) # (!\d0|whiteball|clock_60hz|clock60hz|Add0~51 ))

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~51 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~52_combout ),
	.cout(\d0|whiteball|clock_60hz|clock60hz|Add0~53 ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~52 .lut_mask = 16'h3CCF;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N26
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|Add0~54 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|Add0~54_combout  = \d0|whiteball|clock_60hz|clock60hz|Add0~53  $ (!\d0|whiteball|clock_60hz|clock60hz|q [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\d0|whiteball|clock_60hz|clock60hz|q [27]),
	.cin(\d0|whiteball|clock_60hz|clock60hz|Add0~53 ),
	.combout(\d0|whiteball|clock_60hz|clock60hz|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~54 .lut_mask = 16'hF00F;
defparam \d0|whiteball|clock_60hz|clock60hz|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~21 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~21_combout  = (\d0|whiteball|collide|dir_y~regout  & ((\d0|whiteball|ballpos|value_y [7] & (!\d0|whiteball|ballpos|Add2~14 )) # (!\d0|whiteball|ballpos|value_y [7] & ((\d0|whiteball|ballpos|Add2~14 ) # (GND))))) # 
// (!\d0|whiteball|collide|dir_y~regout  & ((\d0|whiteball|ballpos|value_y [7] & (\d0|whiteball|ballpos|Add2~14  & VCC)) # (!\d0|whiteball|ballpos|value_y [7] & (!\d0|whiteball|ballpos|Add2~14 ))))
// \d0|whiteball|ballpos|Add2~22  = CARRY((\d0|whiteball|collide|dir_y~regout  & ((!\d0|whiteball|ballpos|Add2~14 ) # (!\d0|whiteball|ballpos|value_y [7]))) # (!\d0|whiteball|collide|dir_y~regout  & (!\d0|whiteball|ballpos|value_y [7] & 
// !\d0|whiteball|ballpos|Add2~14 )))

	.dataa(\d0|whiteball|collide|dir_y~regout ),
	.datab(\d0|whiteball|ballpos|value_y [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add2~14 ),
	.combout(\d0|whiteball|ballpos|Add2~21_combout ),
	.cout(\d0|whiteball|ballpos|Add2~22 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~21 .lut_mask = 16'h692B;
defparam \d0|whiteball|ballpos|Add2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~24 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~24_combout  = ((\d0|whiteball|ballpos|value_y [8] $ (\d0|whiteball|collide|dir_y~regout  $ (\d0|whiteball|ballpos|Add2~22 )))) # (GND)
// \d0|whiteball|ballpos|Add2~25  = CARRY((\d0|whiteball|ballpos|value_y [8] & ((!\d0|whiteball|ballpos|Add2~22 ) # (!\d0|whiteball|collide|dir_y~regout ))) # (!\d0|whiteball|ballpos|value_y [8] & (!\d0|whiteball|collide|dir_y~regout  & 
// !\d0|whiteball|ballpos|Add2~22 )))

	.dataa(\d0|whiteball|ballpos|value_y [8]),
	.datab(\d0|whiteball|collide|dir_y~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add2~22 ),
	.combout(\d0|whiteball|ballpos|Add2~24_combout ),
	.cout(\d0|whiteball|ballpos|Add2~25 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~24 .lut_mask = 16'h962B;
defparam \d0|whiteball|ballpos|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~27 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~27_combout  = (\d0|whiteball|ballpos|value_y [9] & ((\d0|whiteball|collide|dir_y~regout  & (!\d0|whiteball|ballpos|Add2~25 )) # (!\d0|whiteball|collide|dir_y~regout  & (\d0|whiteball|ballpos|Add2~25  & VCC)))) # 
// (!\d0|whiteball|ballpos|value_y [9] & ((\d0|whiteball|collide|dir_y~regout  & ((\d0|whiteball|ballpos|Add2~25 ) # (GND))) # (!\d0|whiteball|collide|dir_y~regout  & (!\d0|whiteball|ballpos|Add2~25 ))))
// \d0|whiteball|ballpos|Add2~28  = CARRY((\d0|whiteball|ballpos|value_y [9] & (\d0|whiteball|collide|dir_y~regout  & !\d0|whiteball|ballpos|Add2~25 )) # (!\d0|whiteball|ballpos|value_y [9] & ((\d0|whiteball|collide|dir_y~regout ) # 
// (!\d0|whiteball|ballpos|Add2~25 ))))

	.dataa(\d0|whiteball|ballpos|value_y [9]),
	.datab(\d0|whiteball|collide|dir_y~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add2~25 ),
	.combout(\d0|whiteball|ballpos|Add2~27_combout ),
	.cout(\d0|whiteball|ballpos|Add2~28 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~27 .lut_mask = 16'h694D;
defparam \d0|whiteball|ballpos|Add2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~30 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~30_combout  = \d0|whiteball|collide|dir_y~regout  $ (\d0|whiteball|ballpos|Add2~28  $ (\d0|whiteball|ballpos|value_y [10]))

	.dataa(\d0|whiteball|collide|dir_y~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\d0|whiteball|ballpos|value_y [10]),
	.cin(\d0|whiteball|ballpos|Add2~28 ),
	.combout(\d0|whiteball|ballpos|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~30 .lut_mask = 16'hA55A;
defparam \d0|whiteball|ballpos|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N6
cycloneii_lcell_comb \c0|Decoder0~0 (
// Equation(s):
// \c0|Decoder0~0_combout  = (!\c0|current_state[1]~_Duplicate_1_regout  & (!\c0|current_state[2]~_Duplicate_1_regout  & !\c0|current_state[0]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\c0|current_state[1]~_Duplicate_1_regout ),
	.datac(\c0|current_state[2]~_Duplicate_1_regout ),
	.datad(\c0|current_state[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\c0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Decoder0~0 .lut_mask = 16'h0003;
defparam \c0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N31
cycloneii_lcell_ff \d0|whiteball|ball|y_in[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|y_in~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|y_in [5]));

// Location: LCFF_X21_Y21_N25
cycloneii_lcell_ff \d0|whiteball|ball|y_in[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|y_in~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|y_in [3]));

// Location: LCFF_X21_Y21_N27
cycloneii_lcell_ff \d0|whiteball|ball|x_in[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|x_in~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|x_in [6]));

// Location: LCFF_X21_Y21_N1
cycloneii_lcell_ff \d0|whiteball|ball|x_in[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|x_in~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|x_in [5]));

// Location: LCFF_X22_Y21_N1
cycloneii_lcell_ff \d0|whiteball|ball|x_in[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|x_in~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|x_in [4]));

// Location: LCFF_X21_Y21_N15
cycloneii_lcell_ff \d0|whiteball|ball|x_in[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|x_in~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|x_in [3]));

// Location: LCFF_X22_Y21_N3
cycloneii_lcell_ff \d0|whiteball|ball|x_in[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|x_in~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|x_in [2]));

// Location: LCFF_X21_Y21_N21
cycloneii_lcell_ff \d0|whiteball|ball|x_in[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|x_in~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|x_in [1]));

// Location: LCFF_X24_Y20_N19
cycloneii_lcell_ff \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[8]~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [8]));

// Location: LCFF_X31_Y34_N17
cycloneii_lcell_ff \d0|whiteball|clock_60hz|modifiedcounter|q[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|modifiedcounter|q [0]));

// Location: LCFF_X22_Y21_N21
cycloneii_lcell_ff \d0|whiteball|ballpos|value_x[4] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add1~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_x [4]));

// Location: LCCOMB_X38_Y9_N2
cycloneii_lcell_comb \c0|numblocksUsedcounter|Equal4~5 (
// Equation(s):
// \c0|numblocksUsedcounter|Equal4~5_combout  = (\c0|numblocksUsedcounter|clock60hz|q [14]) # ((\c0|numblocksUsedcounter|clock60hz|q [13]) # ((\c0|numblocksUsedcounter|clock60hz|q [15]) # (\c0|numblocksUsedcounter|clock60hz|q [12])))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [14]),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [13]),
	.datac(\c0|numblocksUsedcounter|clock60hz|q [15]),
	.datad(\c0|numblocksUsedcounter|clock60hz|q [12]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|Equal4~5_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|Equal4~5 .lut_mask = 16'hFFFE;
defparam \c0|numblocksUsedcounter|Equal4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N8
cycloneii_lcell_comb \c0|numblocksUsedcounter|Equal4~7 (
// Equation(s):
// \c0|numblocksUsedcounter|Equal4~7_combout  = (\c0|numblocksUsedcounter|clock60hz|q [17]) # ((\c0|numblocksUsedcounter|clock60hz|q [19]) # ((\c0|numblocksUsedcounter|clock60hz|q [18]) # (\c0|numblocksUsedcounter|clock60hz|q [16])))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [17]),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [19]),
	.datac(\c0|numblocksUsedcounter|clock60hz|q [18]),
	.datad(\c0|numblocksUsedcounter|clock60hz|q [16]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|Equal4~7_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|Equal4~7 .lut_mask = 16'hFFFE;
defparam \c0|numblocksUsedcounter|Equal4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N12
cycloneii_lcell_comb \c0|numblocksUsedcounter|Equal4~10 (
// Equation(s):
// \c0|numblocksUsedcounter|Equal4~10_combout  = (\c0|numblocksUsedcounter|Equal4~7_combout ) # ((\c0|numblocksUsedcounter|Equal4~9_combout ) # (\c0|numblocksUsedcounter|Equal4~8_combout ))

	.dataa(\c0|numblocksUsedcounter|Equal4~7_combout ),
	.datab(vcc),
	.datac(\c0|numblocksUsedcounter|Equal4~9_combout ),
	.datad(\c0|numblocksUsedcounter|Equal4~8_combout ),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|Equal4~10_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|Equal4~10 .lut_mask = 16'hFFFA;
defparam \c0|numblocksUsedcounter|Equal4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N2
cycloneii_lcell_comb \d0|numblockscounter|Equal1~5 (
// Equation(s):
// \d0|numblockscounter|Equal1~5_combout  = (\d0|numblockscounter|clock1hz|q [14]) # ((\d0|numblockscounter|clock1hz|q [13]) # ((\d0|numblockscounter|clock1hz|q [15]) # (\d0|numblockscounter|clock1hz|q [12])))

	.dataa(\d0|numblockscounter|clock1hz|q [14]),
	.datab(\d0|numblockscounter|clock1hz|q [13]),
	.datac(\d0|numblockscounter|clock1hz|q [15]),
	.datad(\d0|numblockscounter|clock1hz|q [12]),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~5 .lut_mask = 16'hFFFE;
defparam \d0|numblockscounter|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N7
cycloneii_lcell_ff \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [1]));

// Location: LCCOMB_X24_Y19_N24
cycloneii_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|xCounter [0]),
	.datac(\VGA|controller|xCounter [2]),
	.datad(\VGA|controller|xCounter [3]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFFF8;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneii_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [5] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [6] & \VGA|controller|xCounter [4]))) # (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|VGA_HS1~0_combout ),
	.datab(\VGA|controller|xCounter [5]),
	.datac(\VGA|controller|xCounter [6]),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8103;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneii_lcell_comb \d0|whiteball|ball|y_in~1 (
// Equation(s):
// \d0|whiteball|ball|y_in~1_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|value_y [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|value_y [5]),
	.cin(gnd),
	.combout(\d0|whiteball|ball|y_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|y_in~1 .lut_mask = 16'hF000;
defparam \d0|whiteball|ball|y_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N9
cycloneii_lcell_ff \d0|whiteball|ballpos|value_y[3] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add2~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_y [3]));

// Location: LCCOMB_X21_Y21_N24
cycloneii_lcell_comb \d0|whiteball|ball|y_in~3 (
// Equation(s):
// \d0|whiteball|ball|y_in~3_combout  = (\KEY~combout [0] & !\d0|whiteball|ballpos|value_y [3])

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\d0|whiteball|ballpos|value_y [3]),
	.cin(gnd),
	.combout(\d0|whiteball|ball|y_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|y_in~3 .lut_mask = 16'h00CC;
defparam \d0|whiteball|ball|y_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneii_lcell_comb \d0|whiteball|ball|x_in~0 (
// Equation(s):
// \d0|whiteball|ball|x_in~0_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|value_x [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|value_x [6]),
	.cin(gnd),
	.combout(\d0|whiteball|ball|x_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|x_in~0 .lut_mask = 16'hF000;
defparam \d0|whiteball|ball|x_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneii_lcell_comb \d0|whiteball|ball|x_in~1 (
// Equation(s):
// \d0|whiteball|ball|x_in~1_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|value_x [5])

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\d0|whiteball|ballpos|value_x [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|whiteball|ball|x_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|x_in~1 .lut_mask = 16'hC0C0;
defparam \d0|whiteball|ball|x_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
cycloneii_lcell_comb \d0|whiteball|ball|x_in~2 (
// Equation(s):
// \d0|whiteball|ball|x_in~2_combout  = (\d0|whiteball|ballpos|value_x [4] & \KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|whiteball|ballpos|value_x [4]),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\d0|whiteball|ball|x_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|x_in~2 .lut_mask = 16'hF000;
defparam \d0|whiteball|ball|x_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N14
cycloneii_lcell_comb \d0|whiteball|ball|x_in~3 (
// Equation(s):
// \d0|whiteball|ball|x_in~3_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|value_x [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|value_x [3]),
	.cin(gnd),
	.combout(\d0|whiteball|ball|x_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|x_in~3 .lut_mask = 16'hF000;
defparam \d0|whiteball|ball|x_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N2
cycloneii_lcell_comb \d0|whiteball|ball|x_in~4 (
// Equation(s):
// \d0|whiteball|ball|x_in~4_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|value_x [2])

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\d0|whiteball|ballpos|value_x [2]),
	.cin(gnd),
	.combout(\d0|whiteball|ball|x_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|x_in~4 .lut_mask = 16'hCC00;
defparam \d0|whiteball|ball|x_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneii_lcell_comb \d0|whiteball|ball|x_in~5 (
// Equation(s):
// \d0|whiteball|ball|x_in~5_combout  = (\KEY~combout [0] & !\d0|whiteball|ballpos|value_x [1])

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\d0|whiteball|ballpos|value_x [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|whiteball|ball|x_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|x_in~5 .lut_mask = 16'h0C0C;
defparam \d0|whiteball|ball|x_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneii_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|always1~2_combout  & ((\VGA|controller|Add1~16_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [8]))))

	.dataa(\VGA|controller|always1~2_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|Add1~16_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'h7430;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N25
cycloneii_lcell_ff \d0|whiteball|clock_60hz|outEnable (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|outEnable~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|outEnable~regout ));

// Location: LCCOMB_X31_Y34_N16
cycloneii_lcell_comb \d0|whiteball|clock_60hz|modifiedcounter|q[0]~0 (
// Equation(s):
// \d0|whiteball|clock_60hz|modifiedcounter|q[0]~0_combout  = \d0|whiteball|clock_60hz|modifiedcounter|q [0] $ (\d0|whiteball|clock_60hz|outEnable~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|whiteball|clock_60hz|modifiedcounter|q [0]),
	.datad(\d0|whiteball|clock_60hz|outEnable~regout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|modifiedcounter|q[0]~0 .lut_mask = 16'h0FF0;
defparam \d0|whiteball|clock_60hz|modifiedcounter|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N24
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~0 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~0_combout  = (\d0|whiteball|collide|dir_x~regout ) # (\d0|whiteball|ballpos|value_y [0])

	.dataa(vcc),
	.datab(\d0|whiteball|collide|dir_x~regout ),
	.datac(vcc),
	.datad(\d0|whiteball|ballpos|value_y [0]),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~0 .lut_mask = 16'hFFCC;
defparam \d0|whiteball|ballpos|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~30 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~30_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|Add1~10_combout )

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\d0|whiteball|ballpos|Add1~10_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~30 .lut_mask = 16'hCC00;
defparam \d0|whiteball|ballpos|Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~18 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~18_combout  = (\KEY~combout [0] & !\d0|whiteball|ballpos|Add2~7_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|Add2~7_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~18 .lut_mask = 16'h00F0;
defparam \d0|whiteball|ballpos|Add2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N15
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [0]));

// Location: LCFF_X31_Y30_N13
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [1]));

// Location: LCFF_X32_Y30_N9
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|Add0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [2]));

// Location: LCFF_X31_Y30_N7
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [3]));

// Location: LCCOMB_X31_Y30_N0
cycloneii_lcell_comb \d0|whiteball|clock_60hz|Equal4~0 (
// Equation(s):
// \d0|whiteball|clock_60hz|Equal4~0_combout  = (!\d0|whiteball|clock_60hz|clock60hz|q [3] & (!\d0|whiteball|clock_60hz|clock60hz|q [0] & (!\d0|whiteball|clock_60hz|clock60hz|q [2] & !\d0|whiteball|clock_60hz|clock60hz|q [1])))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [3]),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [0]),
	.datac(\d0|whiteball|clock_60hz|clock60hz|q [2]),
	.datad(\d0|whiteball|clock_60hz|clock60hz|q [1]),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|Equal4~0 .lut_mask = 16'h0001;
defparam \d0|whiteball|clock_60hz|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y30_N13
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [4]));

// Location: LCFF_X32_Y30_N15
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|Add0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [5]));

// Location: LCFF_X31_Y30_N31
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [6]));

// Location: LCFF_X31_Y30_N29
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [7]));

// Location: LCCOMB_X31_Y30_N2
cycloneii_lcell_comb \d0|whiteball|clock_60hz|Equal4~1 (
// Equation(s):
// \d0|whiteball|clock_60hz|Equal4~1_combout  = (!\d0|whiteball|clock_60hz|clock60hz|q [7] & (!\d0|whiteball|clock_60hz|clock60hz|q [5] & (!\d0|whiteball|clock_60hz|clock60hz|q [4] & !\d0|whiteball|clock_60hz|clock60hz|q [6])))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [7]),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [5]),
	.datac(\d0|whiteball|clock_60hz|clock60hz|q [4]),
	.datad(\d0|whiteball|clock_60hz|clock60hz|q [6]),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|Equal4~1 .lut_mask = 16'h0001;
defparam \d0|whiteball|clock_60hz|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y30_N21
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|Add0~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [8]));

// Location: LCFF_X32_Y30_N23
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [9]));

// Location: LCFF_X32_Y30_N25
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [10]));

// Location: LCFF_X31_Y30_N5
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [11]));

// Location: LCCOMB_X32_Y30_N0
cycloneii_lcell_comb \d0|whiteball|clock_60hz|Equal4~2 (
// Equation(s):
// \d0|whiteball|clock_60hz|Equal4~2_combout  = (!\d0|whiteball|clock_60hz|clock60hz|q [10] & (!\d0|whiteball|clock_60hz|clock60hz|q [11] & (!\d0|whiteball|clock_60hz|clock60hz|q [8] & !\d0|whiteball|clock_60hz|clock60hz|q [9])))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [10]),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [11]),
	.datac(\d0|whiteball|clock_60hz|clock60hz|q [8]),
	.datad(\d0|whiteball|clock_60hz|clock60hz|q [9]),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|Equal4~2 .lut_mask = 16'h0001;
defparam \d0|whiteball|clock_60hz|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y30_N29
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [12]));

// Location: LCFF_X32_Y30_N31
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [13]));

// Location: LCFF_X32_Y29_N29
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [14]));

// Location: LCFF_X32_Y29_N3
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|Add0~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [15]));

// Location: LCCOMB_X32_Y30_N2
cycloneii_lcell_comb \d0|whiteball|clock_60hz|Equal4~3 (
// Equation(s):
// \d0|whiteball|clock_60hz|Equal4~3_combout  = (!\d0|whiteball|clock_60hz|clock60hz|q [15] & (!\d0|whiteball|clock_60hz|clock60hz|q [13] & (!\d0|whiteball|clock_60hz|clock60hz|q [14] & !\d0|whiteball|clock_60hz|clock60hz|q [12])))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [15]),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [13]),
	.datac(\d0|whiteball|clock_60hz|clock60hz|q [14]),
	.datad(\d0|whiteball|clock_60hz|clock60hz|q [12]),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|Equal4~3 .lut_mask = 16'h0001;
defparam \d0|whiteball|clock_60hz|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N18
cycloneii_lcell_comb \d0|whiteball|clock_60hz|Equal4~4 (
// Equation(s):
// \d0|whiteball|clock_60hz|Equal4~4_combout  = (\d0|whiteball|clock_60hz|Equal4~3_combout  & (\d0|whiteball|clock_60hz|Equal4~1_combout  & (\d0|whiteball|clock_60hz|Equal4~2_combout  & \d0|whiteball|clock_60hz|Equal4~0_combout )))

	.dataa(\d0|whiteball|clock_60hz|Equal4~3_combout ),
	.datab(\d0|whiteball|clock_60hz|Equal4~1_combout ),
	.datac(\d0|whiteball|clock_60hz|Equal4~2_combout ),
	.datad(\d0|whiteball|clock_60hz|Equal4~0_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|Equal4~4 .lut_mask = 16'h8000;
defparam \d0|whiteball|clock_60hz|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N17
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [16]));

// Location: LCFF_X31_Y29_N15
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [17]));

// Location: LCFF_X32_Y29_N9
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|Add0~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [18]));

// Location: LCFF_X32_Y29_N11
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|Add0~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [19]));

// Location: LCCOMB_X32_Y29_N30
cycloneii_lcell_comb \d0|whiteball|clock_60hz|Equal4~5 (
// Equation(s):
// \d0|whiteball|clock_60hz|Equal4~5_combout  = (!\d0|whiteball|clock_60hz|clock60hz|q [17] & (!\d0|whiteball|clock_60hz|clock60hz|q [16] & (!\d0|whiteball|clock_60hz|clock60hz|q [18] & !\d0|whiteball|clock_60hz|clock60hz|q [19])))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [17]),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [16]),
	.datac(\d0|whiteball|clock_60hz|clock60hz|q [18]),
	.datad(\d0|whiteball|clock_60hz|clock60hz|q [19]),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|Equal4~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|Equal4~5 .lut_mask = 16'h0001;
defparam \d0|whiteball|clock_60hz|Equal4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N5
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [20]));

// Location: LCFF_X31_Y29_N3
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [21]));

// Location: LCFF_X31_Y29_N13
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [22]));

// Location: LCFF_X31_Y29_N31
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [23]));

// Location: LCCOMB_X31_Y29_N20
cycloneii_lcell_comb \d0|whiteball|clock_60hz|Equal4~6 (
// Equation(s):
// \d0|whiteball|clock_60hz|Equal4~6_combout  = (!\d0|whiteball|clock_60hz|clock60hz|q [22] & (!\d0|whiteball|clock_60hz|clock60hz|q [23] & (!\d0|whiteball|clock_60hz|clock60hz|q [20] & !\d0|whiteball|clock_60hz|clock60hz|q [21])))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [22]),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [23]),
	.datac(\d0|whiteball|clock_60hz|clock60hz|q [20]),
	.datad(\d0|whiteball|clock_60hz|clock60hz|q [21]),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|Equal4~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|Equal4~6 .lut_mask = 16'h0001;
defparam \d0|whiteball|clock_60hz|Equal4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N7
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [24]));

// Location: LCFF_X31_Y29_N29
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [25]));

// Location: LCFF_X31_Y29_N23
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [26]));

// Location: LCFF_X31_Y29_N25
cycloneii_lcell_ff \d0|whiteball|clock_60hz|clock60hz|q[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|clock_60hz|clock60hz|q~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|clock_60hz|clock60hz|q [27]));

// Location: LCCOMB_X31_Y29_N26
cycloneii_lcell_comb \d0|whiteball|clock_60hz|Equal4~7 (
// Equation(s):
// \d0|whiteball|clock_60hz|Equal4~7_combout  = (!\d0|whiteball|clock_60hz|clock60hz|q [24] & (!\d0|whiteball|clock_60hz|clock60hz|q [25] & (!\d0|whiteball|clock_60hz|clock60hz|q [27] & !\d0|whiteball|clock_60hz|clock60hz|q [26])))

	.dataa(\d0|whiteball|clock_60hz|clock60hz|q [24]),
	.datab(\d0|whiteball|clock_60hz|clock60hz|q [25]),
	.datac(\d0|whiteball|clock_60hz|clock60hz|q [27]),
	.datad(\d0|whiteball|clock_60hz|clock60hz|q [26]),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|Equal4~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|Equal4~7 .lut_mask = 16'h0001;
defparam \d0|whiteball|clock_60hz|Equal4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N0
cycloneii_lcell_comb \d0|whiteball|clock_60hz|Equal4~8 (
// Equation(s):
// \d0|whiteball|clock_60hz|Equal4~8_combout  = (\d0|whiteball|clock_60hz|Equal4~4_combout  & (\d0|whiteball|clock_60hz|Equal4~7_combout  & (\d0|whiteball|clock_60hz|Equal4~6_combout  & \d0|whiteball|clock_60hz|Equal4~5_combout )))

	.dataa(\d0|whiteball|clock_60hz|Equal4~4_combout ),
	.datab(\d0|whiteball|clock_60hz|Equal4~7_combout ),
	.datac(\d0|whiteball|clock_60hz|Equal4~6_combout ),
	.datad(\d0|whiteball|clock_60hz|Equal4~5_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|Equal4~8 .lut_mask = 16'h8000;
defparam \d0|whiteball|clock_60hz|Equal4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N1
cycloneii_lcell_ff \d0|whiteball|ballpos|value_y[7] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add2~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_y [7]));

// Location: LCFF_X22_Y20_N3
cycloneii_lcell_ff \d0|whiteball|ballpos|value_y[8] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add2~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_y [8]));

// Location: LCFF_X22_Y20_N31
cycloneii_lcell_ff \d0|whiteball|ballpos|value_y[9] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add2~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_y [9]));

// Location: LCFF_X22_Y20_N29
cycloneii_lcell_ff \d0|whiteball|ballpos|value_y[10] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add2~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_y [10]));

// Location: LCCOMB_X22_Y20_N26
cycloneii_lcell_comb \d0|whiteball|collide|dir_y~0 (
// Equation(s):
// \d0|whiteball|collide|dir_y~0_combout  = (!\d0|whiteball|ballpos|value_y [9] & (!\d0|whiteball|ballpos|value_y [7] & (!\d0|whiteball|ballpos|value_y [8] & !\d0|whiteball|ballpos|value_y [10])))

	.dataa(\d0|whiteball|ballpos|value_y [9]),
	.datab(\d0|whiteball|ballpos|value_y [7]),
	.datac(\d0|whiteball|ballpos|value_y [8]),
	.datad(\d0|whiteball|ballpos|value_y [10]),
	.cin(gnd),
	.combout(\d0|whiteball|collide|dir_y~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|dir_y~0 .lut_mask = 16'h0001;
defparam \d0|whiteball|collide|dir_y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N14
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~0 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~0_combout  = (!\d0|whiteball|clock_60hz|Equal4~8_combout  & \d0|whiteball|clock_60hz|clock60hz|Add0~0_combout )

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.datac(vcc),
	.datad(\d0|whiteball|clock_60hz|clock60hz|Add0~0_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~0 .lut_mask = 16'h3300;
defparam \d0|whiteball|clock_60hz|clock60hz|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N12
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~1 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~1_combout  = (!\d0|whiteball|clock_60hz|Equal4~8_combout  & \d0|whiteball|clock_60hz|clock60hz|Add0~2_combout )

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.datac(vcc),
	.datad(\d0|whiteball|clock_60hz|clock60hz|Add0~2_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~1 .lut_mask = 16'h3300;
defparam \d0|whiteball|clock_60hz|clock60hz|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N6
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~2 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~2_combout  = (\d0|whiteball|clock_60hz|clock60hz|Add0~6_combout  & !\d0|whiteball|clock_60hz|Equal4~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|whiteball|clock_60hz|clock60hz|Add0~6_combout ),
	.datad(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~2 .lut_mask = 16'h00F0;
defparam \d0|whiteball|clock_60hz|clock60hz|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N30
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~3 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~3_combout  = (\d0|whiteball|clock_60hz|clock60hz|Add0~12_combout  & !\d0|whiteball|clock_60hz|Equal4~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|whiteball|clock_60hz|clock60hz|Add0~12_combout ),
	.datad(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~3 .lut_mask = 16'h00F0;
defparam \d0|whiteball|clock_60hz|clock60hz|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N28
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~4 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~4_combout  = (!\d0|whiteball|clock_60hz|Equal4~8_combout  & \d0|whiteball|clock_60hz|clock60hz|Add0~14_combout )

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.datac(vcc),
	.datad(\d0|whiteball|clock_60hz|clock60hz|Add0~14_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~4 .lut_mask = 16'h3300;
defparam \d0|whiteball|clock_60hz|clock60hz|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N4
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~5 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~5_combout  = (\d0|whiteball|clock_60hz|clock60hz|Add0~22_combout  & !\d0|whiteball|clock_60hz|Equal4~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|whiteball|clock_60hz|clock60hz|Add0~22_combout ),
	.datad(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~5 .lut_mask = 16'h00F0;
defparam \d0|whiteball|clock_60hz|clock60hz|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N28
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~6 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~6_combout  = (!\d0|whiteball|clock_60hz|Equal4~8_combout  & \d0|whiteball|clock_60hz|clock60hz|Add0~28_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.datad(\d0|whiteball|clock_60hz|clock60hz|Add0~28_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~6 .lut_mask = 16'h0F00;
defparam \d0|whiteball|clock_60hz|clock60hz|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N16
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~7 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~7_combout  = (!\d0|whiteball|clock_60hz|Equal4~8_combout  & \d0|whiteball|clock_60hz|clock60hz|Add0~32_combout )

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.datac(vcc),
	.datad(\d0|whiteball|clock_60hz|clock60hz|Add0~32_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~7 .lut_mask = 16'h3300;
defparam \d0|whiteball|clock_60hz|clock60hz|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N14
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~8 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~8_combout  = (!\d0|whiteball|clock_60hz|Equal4~8_combout  & \d0|whiteball|clock_60hz|clock60hz|Add0~34_combout )

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.datac(vcc),
	.datad(\d0|whiteball|clock_60hz|clock60hz|Add0~34_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~8 .lut_mask = 16'h3300;
defparam \d0|whiteball|clock_60hz|clock60hz|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N4
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~9 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~9_combout  = (\d0|whiteball|clock_60hz|clock60hz|Add0~40_combout  & !\d0|whiteball|clock_60hz|Equal4~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|whiteball|clock_60hz|clock60hz|Add0~40_combout ),
	.datad(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~9 .lut_mask = 16'h00F0;
defparam \d0|whiteball|clock_60hz|clock60hz|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N2
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~10 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~10_combout  = (\d0|whiteball|clock_60hz|clock60hz|Add0~42_combout  & !\d0|whiteball|clock_60hz|Equal4~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|whiteball|clock_60hz|clock60hz|Add0~42_combout ),
	.datad(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~10 .lut_mask = 16'h00F0;
defparam \d0|whiteball|clock_60hz|clock60hz|q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N12
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~11 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~11_combout  = (\d0|whiteball|clock_60hz|clock60hz|Add0~44_combout  & !\d0|whiteball|clock_60hz|Equal4~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|whiteball|clock_60hz|clock60hz|Add0~44_combout ),
	.datad(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~11 .lut_mask = 16'h00F0;
defparam \d0|whiteball|clock_60hz|clock60hz|q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N30
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~12 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~12_combout  = (!\d0|whiteball|clock_60hz|Equal4~8_combout  & \d0|whiteball|clock_60hz|clock60hz|Add0~46_combout )

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.datac(vcc),
	.datad(\d0|whiteball|clock_60hz|clock60hz|Add0~46_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~12 .lut_mask = 16'h3300;
defparam \d0|whiteball|clock_60hz|clock60hz|q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N6
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~13 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~13_combout  = (!\d0|whiteball|clock_60hz|Equal4~8_combout  & \d0|whiteball|clock_60hz|clock60hz|Add0~48_combout )

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.datac(vcc),
	.datad(\d0|whiteball|clock_60hz|clock60hz|Add0~48_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~13 .lut_mask = 16'h3300;
defparam \d0|whiteball|clock_60hz|clock60hz|q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N28
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~14 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~14_combout  = (!\d0|whiteball|clock_60hz|Equal4~8_combout  & \d0|whiteball|clock_60hz|clock60hz|Add0~50_combout )

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.datac(vcc),
	.datad(\d0|whiteball|clock_60hz|clock60hz|Add0~50_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~14 .lut_mask = 16'h3300;
defparam \d0|whiteball|clock_60hz|clock60hz|q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N22
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~15 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~15_combout  = (!\d0|whiteball|clock_60hz|Equal4~8_combout  & \d0|whiteball|clock_60hz|clock60hz|Add0~52_combout )

	.dataa(vcc),
	.datab(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.datac(vcc),
	.datad(\d0|whiteball|clock_60hz|clock60hz|Add0~52_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~15 .lut_mask = 16'h3300;
defparam \d0|whiteball|clock_60hz|clock60hz|q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N24
cycloneii_lcell_comb \d0|whiteball|clock_60hz|clock60hz|q~16 (
// Equation(s):
// \d0|whiteball|clock_60hz|clock60hz|q~16_combout  = (\d0|whiteball|clock_60hz|clock60hz|Add0~54_combout  & !\d0|whiteball|clock_60hz|Equal4~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|whiteball|clock_60hz|clock60hz|Add0~54_combout ),
	.datad(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|clock60hz|q~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|clock60hz|q~16 .lut_mask = 16'h00F0;
defparam \d0|whiteball|clock_60hz|clock60hz|q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~23 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~23_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|Add2~21_combout )

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\d0|whiteball|ballpos|Add2~21_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add2~23_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~23 .lut_mask = 16'hCC00;
defparam \d0|whiteball|ballpos|Add2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~26 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~26_combout  = (\d0|whiteball|ballpos|Add2~24_combout  & \KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|whiteball|ballpos|Add2~24_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add2~26_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~26 .lut_mask = 16'hF000;
defparam \d0|whiteball|ballpos|Add2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~29 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~29_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|Add2~27_combout )

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\d0|whiteball|ballpos|Add2~27_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add2~29_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~29 .lut_mask = 16'hCC00;
defparam \d0|whiteball|ballpos|Add2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~32 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~32_combout  = (\d0|whiteball|ballpos|Add2~30_combout  & \KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|whiteball|ballpos|Add2~30_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add2~32_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~32 .lut_mask = 16'hF000;
defparam \d0|whiteball|ballpos|Add2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\d0|whiteball|clock_60hz|modifiedcounter|q [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl .clock_type = "global clock";
defparam \d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N24
cycloneii_lcell_comb \d0|whiteball|clock_60hz|outEnable~feeder (
// Equation(s):
// \d0|whiteball|clock_60hz|outEnable~feeder_combout  = \d0|whiteball|clock_60hz|Equal4~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\d0|whiteball|clock_60hz|Equal4~8_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|clock_60hz|outEnable~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|clock_60hz|outEnable~feeder .lut_mask = 16'hFF00;
defparam \d0|whiteball|clock_60hz|outEnable~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~0 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~0_combout  = \d0|whiteball|ballpos|value_y [0] $ (VCC)
// \d0|whiteball|ballpos|Add2~1  = CARRY(\d0|whiteball|ballpos|value_y [0])

	.dataa(vcc),
	.datab(\d0|whiteball|ballpos|value_y [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add2~0_combout ),
	.cout(\d0|whiteball|ballpos|Add2~1 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~0 .lut_mask = 16'h33CC;
defparam \d0|whiteball|ballpos|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~2 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~2_combout  = (\d0|whiteball|ballpos|Add2~0_combout  & \KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|whiteball|ballpos|Add2~0_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~2 .lut_mask = 16'hF000;
defparam \d0|whiteball|ballpos|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N11
cycloneii_lcell_ff \d0|whiteball|ballpos|value_y[0] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\d0|whiteball|ballpos|Add2~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_y [0]));

// Location: LCCOMB_X20_Y21_N26
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~1 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~1_combout  = (\d0|whiteball|collide|dir_x~regout  & \d0|whiteball|ballpos|value_y [0])

	.dataa(vcc),
	.datab(\d0|whiteball|collide|dir_x~regout ),
	.datac(vcc),
	.datad(\d0|whiteball|ballpos|value_y [0]),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~1 .lut_mask = 16'hCC00;
defparam \d0|whiteball|ballpos|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N0
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~3 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~3_cout  = CARRY((\d0|whiteball|collide|dir_x~regout  & \d0|whiteball|ballpos|Add1~1_combout ))

	.dataa(\d0|whiteball|collide|dir_x~regout ),
	.datab(\d0|whiteball|ballpos|Add1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\d0|whiteball|ballpos|Add1~3_cout ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~3 .lut_mask = 16'h0088;
defparam \d0|whiteball|ballpos|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N2
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~4 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~4_combout  = (\d0|whiteball|ballpos|Add1~0_combout  & ((\d0|whiteball|ballpos|value_x [1] & (!\d0|whiteball|ballpos|Add1~3_cout )) # (!\d0|whiteball|ballpos|value_x [1] & (\d0|whiteball|ballpos|Add1~3_cout  & VCC)))) # 
// (!\d0|whiteball|ballpos|Add1~0_combout  & ((\d0|whiteball|ballpos|value_x [1] & ((\d0|whiteball|ballpos|Add1~3_cout ) # (GND))) # (!\d0|whiteball|ballpos|value_x [1] & (!\d0|whiteball|ballpos|Add1~3_cout ))))
// \d0|whiteball|ballpos|Add1~5  = CARRY((\d0|whiteball|ballpos|Add1~0_combout  & (\d0|whiteball|ballpos|value_x [1] & !\d0|whiteball|ballpos|Add1~3_cout )) # (!\d0|whiteball|ballpos|Add1~0_combout  & ((\d0|whiteball|ballpos|value_x [1]) # 
// (!\d0|whiteball|ballpos|Add1~3_cout ))))

	.dataa(\d0|whiteball|ballpos|Add1~0_combout ),
	.datab(\d0|whiteball|ballpos|value_x [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add1~3_cout ),
	.combout(\d0|whiteball|ballpos|Add1~4_combout ),
	.cout(\d0|whiteball|ballpos|Add1~5 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~4 .lut_mask = 16'h694D;
defparam \d0|whiteball|ballpos|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~27 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~27_combout  = (!\d0|whiteball|ballpos|Add1~4_combout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|Add1~4_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~27 .lut_mask = 16'h0FFF;
defparam \d0|whiteball|ballpos|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N5
cycloneii_lcell_ff \d0|whiteball|ballpos|value_x[1] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add1~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_x [1]));

// Location: LCCOMB_X20_Y21_N4
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~6 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~6_combout  = ((\d0|whiteball|ballpos|value_x [2] $ (\d0|whiteball|collide|dir_x~regout  $ (!\d0|whiteball|ballpos|Add1~5 )))) # (GND)
// \d0|whiteball|ballpos|Add1~7  = CARRY((\d0|whiteball|ballpos|value_x [2] & ((\d0|whiteball|collide|dir_x~regout ) # (!\d0|whiteball|ballpos|Add1~5 ))) # (!\d0|whiteball|ballpos|value_x [2] & (\d0|whiteball|collide|dir_x~regout  & 
// !\d0|whiteball|ballpos|Add1~5 )))

	.dataa(\d0|whiteball|ballpos|value_x [2]),
	.datab(\d0|whiteball|collide|dir_x~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add1~5 ),
	.combout(\d0|whiteball|ballpos|Add1~6_combout ),
	.cout(\d0|whiteball|ballpos|Add1~7 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~6 .lut_mask = 16'h698E;
defparam \d0|whiteball|ballpos|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N6
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~8 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~8_combout  = (\d0|whiteball|ballpos|value_x [3] & ((\d0|whiteball|collide|dir_x~regout  & (\d0|whiteball|ballpos|Add1~7  & VCC)) # (!\d0|whiteball|collide|dir_x~regout  & (!\d0|whiteball|ballpos|Add1~7 )))) # 
// (!\d0|whiteball|ballpos|value_x [3] & ((\d0|whiteball|collide|dir_x~regout  & (!\d0|whiteball|ballpos|Add1~7 )) # (!\d0|whiteball|collide|dir_x~regout  & ((\d0|whiteball|ballpos|Add1~7 ) # (GND)))))
// \d0|whiteball|ballpos|Add1~9  = CARRY((\d0|whiteball|ballpos|value_x [3] & (!\d0|whiteball|collide|dir_x~regout  & !\d0|whiteball|ballpos|Add1~7 )) # (!\d0|whiteball|ballpos|value_x [3] & ((!\d0|whiteball|ballpos|Add1~7 ) # 
// (!\d0|whiteball|collide|dir_x~regout ))))

	.dataa(\d0|whiteball|ballpos|value_x [3]),
	.datab(\d0|whiteball|collide|dir_x~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add1~7 ),
	.combout(\d0|whiteball|ballpos|Add1~8_combout ),
	.cout(\d0|whiteball|ballpos|Add1~9 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~8 .lut_mask = 16'h9617;
defparam \d0|whiteball|ballpos|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N10
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~12 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~12_combout  = (\d0|whiteball|ballpos|value_x [5] & ((\d0|whiteball|collide|dir_x~regout  & (\d0|whiteball|ballpos|Add1~11  & VCC)) # (!\d0|whiteball|collide|dir_x~regout  & (!\d0|whiteball|ballpos|Add1~11 )))) # 
// (!\d0|whiteball|ballpos|value_x [5] & ((\d0|whiteball|collide|dir_x~regout  & (!\d0|whiteball|ballpos|Add1~11 )) # (!\d0|whiteball|collide|dir_x~regout  & ((\d0|whiteball|ballpos|Add1~11 ) # (GND)))))
// \d0|whiteball|ballpos|Add1~13  = CARRY((\d0|whiteball|ballpos|value_x [5] & (!\d0|whiteball|collide|dir_x~regout  & !\d0|whiteball|ballpos|Add1~11 )) # (!\d0|whiteball|ballpos|value_x [5] & ((!\d0|whiteball|ballpos|Add1~11 ) # 
// (!\d0|whiteball|collide|dir_x~regout ))))

	.dataa(\d0|whiteball|ballpos|value_x [5]),
	.datab(\d0|whiteball|collide|dir_x~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add1~11 ),
	.combout(\d0|whiteball|ballpos|Add1~12_combout ),
	.cout(\d0|whiteball|ballpos|Add1~13 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~12 .lut_mask = 16'h9617;
defparam \d0|whiteball|ballpos|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N12
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~14 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~14_combout  = ((\d0|whiteball|ballpos|value_x [6] $ (\d0|whiteball|collide|dir_x~regout  $ (!\d0|whiteball|ballpos|Add1~13 )))) # (GND)
// \d0|whiteball|ballpos|Add1~15  = CARRY((\d0|whiteball|ballpos|value_x [6] & ((\d0|whiteball|collide|dir_x~regout ) # (!\d0|whiteball|ballpos|Add1~13 ))) # (!\d0|whiteball|ballpos|value_x [6] & (\d0|whiteball|collide|dir_x~regout  & 
// !\d0|whiteball|ballpos|Add1~13 )))

	.dataa(\d0|whiteball|ballpos|value_x [6]),
	.datab(\d0|whiteball|collide|dir_x~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add1~13 ),
	.combout(\d0|whiteball|ballpos|Add1~14_combout ),
	.cout(\d0|whiteball|ballpos|Add1~15 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~14 .lut_mask = 16'h698E;
defparam \d0|whiteball|ballpos|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N14
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~16 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~16_combout  = (\d0|whiteball|ballpos|value_x [7] & ((\d0|whiteball|collide|dir_x~regout  & (\d0|whiteball|ballpos|Add1~15  & VCC)) # (!\d0|whiteball|collide|dir_x~regout  & (!\d0|whiteball|ballpos|Add1~15 )))) # 
// (!\d0|whiteball|ballpos|value_x [7] & ((\d0|whiteball|collide|dir_x~regout  & (!\d0|whiteball|ballpos|Add1~15 )) # (!\d0|whiteball|collide|dir_x~regout  & ((\d0|whiteball|ballpos|Add1~15 ) # (GND)))))
// \d0|whiteball|ballpos|Add1~17  = CARRY((\d0|whiteball|ballpos|value_x [7] & (!\d0|whiteball|collide|dir_x~regout  & !\d0|whiteball|ballpos|Add1~15 )) # (!\d0|whiteball|ballpos|value_x [7] & ((!\d0|whiteball|ballpos|Add1~15 ) # 
// (!\d0|whiteball|collide|dir_x~regout ))))

	.dataa(\d0|whiteball|ballpos|value_x [7]),
	.datab(\d0|whiteball|collide|dir_x~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add1~15 ),
	.combout(\d0|whiteball|ballpos|Add1~16_combout ),
	.cout(\d0|whiteball|ballpos|Add1~17 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~16 .lut_mask = 16'h9617;
defparam \d0|whiteball|ballpos|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~33 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~33_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|Add1~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|Add1~16_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add1~33_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~33 .lut_mask = 16'hF000;
defparam \d0|whiteball|ballpos|Add1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N13
cycloneii_lcell_ff \d0|whiteball|ballpos|value_x[7] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add1~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_x [7]));

// Location: LCCOMB_X20_Y21_N16
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~18 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~18_combout  = ((\d0|whiteball|ballpos|value_x [8] $ (\d0|whiteball|collide|dir_x~regout  $ (!\d0|whiteball|ballpos|Add1~17 )))) # (GND)
// \d0|whiteball|ballpos|Add1~19  = CARRY((\d0|whiteball|ballpos|value_x [8] & ((\d0|whiteball|collide|dir_x~regout ) # (!\d0|whiteball|ballpos|Add1~17 ))) # (!\d0|whiteball|ballpos|value_x [8] & (\d0|whiteball|collide|dir_x~regout  & 
// !\d0|whiteball|ballpos|Add1~17 )))

	.dataa(\d0|whiteball|ballpos|value_x [8]),
	.datab(\d0|whiteball|collide|dir_x~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add1~17 ),
	.combout(\d0|whiteball|ballpos|Add1~18_combout ),
	.cout(\d0|whiteball|ballpos|Add1~19 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~18 .lut_mask = 16'h698E;
defparam \d0|whiteball|ballpos|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~20 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~20_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|Add1~18_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|Add1~18_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~20 .lut_mask = 16'hF000;
defparam \d0|whiteball|ballpos|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N7
cycloneii_lcell_ff \d0|whiteball|ballpos|value_x[8] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add1~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_x [8]));

// Location: LCCOMB_X20_Y21_N18
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~21 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~21_combout  = (\d0|whiteball|ballpos|value_x [9] & ((\d0|whiteball|collide|dir_x~regout  & (\d0|whiteball|ballpos|Add1~19  & VCC)) # (!\d0|whiteball|collide|dir_x~regout  & (!\d0|whiteball|ballpos|Add1~19 )))) # 
// (!\d0|whiteball|ballpos|value_x [9] & ((\d0|whiteball|collide|dir_x~regout  & (!\d0|whiteball|ballpos|Add1~19 )) # (!\d0|whiteball|collide|dir_x~regout  & ((\d0|whiteball|ballpos|Add1~19 ) # (GND)))))
// \d0|whiteball|ballpos|Add1~22  = CARRY((\d0|whiteball|ballpos|value_x [9] & (!\d0|whiteball|collide|dir_x~regout  & !\d0|whiteball|ballpos|Add1~19 )) # (!\d0|whiteball|ballpos|value_x [9] & ((!\d0|whiteball|ballpos|Add1~19 ) # 
// (!\d0|whiteball|collide|dir_x~regout ))))

	.dataa(\d0|whiteball|ballpos|value_x [9]),
	.datab(\d0|whiteball|collide|dir_x~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add1~19 ),
	.combout(\d0|whiteball|ballpos|Add1~21_combout ),
	.cout(\d0|whiteball|ballpos|Add1~22 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~21 .lut_mask = 16'h9617;
defparam \d0|whiteball|ballpos|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N22
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~23 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~23_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|Add1~21_combout )

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\d0|whiteball|ballpos|Add1~21_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~23 .lut_mask = 16'hAA00;
defparam \d0|whiteball|ballpos|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N23
cycloneii_lcell_ff \d0|whiteball|ballpos|value_x[9] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add1~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_x [9]));

// Location: LCCOMB_X22_Y21_N8
cycloneii_lcell_comb \d0|whiteball|collide|LessThan3~0 (
// Equation(s):
// \d0|whiteball|collide|LessThan3~0_combout  = (!\d0|whiteball|ballpos|value_x [10] & (!\d0|whiteball|ballpos|value_x [8] & !\d0|whiteball|ballpos|value_x [9]))

	.dataa(\d0|whiteball|ballpos|value_x [10]),
	.datab(vcc),
	.datac(\d0|whiteball|ballpos|value_x [8]),
	.datad(\d0|whiteball|ballpos|value_x [9]),
	.cin(gnd),
	.combout(\d0|whiteball|collide|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|LessThan3~0 .lut_mask = 16'h0005;
defparam \d0|whiteball|collide|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~29 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~29_combout  = (\d0|whiteball|ballpos|Add1~8_combout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\d0|whiteball|ballpos|Add1~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~29 .lut_mask = 16'hF3F3;
defparam \d0|whiteball|ballpos|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N19
cycloneii_lcell_ff \d0|whiteball|ballpos|value_x[3] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add1~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_x [3]));

// Location: LCCOMB_X22_Y21_N10
cycloneii_lcell_comb \d0|whiteball|collide|LessThan3~1 (
// Equation(s):
// \d0|whiteball|collide|LessThan3~1_combout  = (!\d0|whiteball|ballpos|value_x [2] & (!\d0|whiteball|ballpos|value_x [3] & ((\d0|whiteball|ballpos|value_x [1]) # (!\d0|whiteball|ballpos|value_y [0]))))

	.dataa(\d0|whiteball|ballpos|value_y [0]),
	.datab(\d0|whiteball|ballpos|value_x [2]),
	.datac(\d0|whiteball|ballpos|value_x [1]),
	.datad(\d0|whiteball|ballpos|value_x [3]),
	.cin(gnd),
	.combout(\d0|whiteball|collide|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|LessThan3~1 .lut_mask = 16'h0031;
defparam \d0|whiteball|collide|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
cycloneii_lcell_comb \d0|whiteball|collide|LessThan3~2 (
// Equation(s):
// \d0|whiteball|collide|LessThan3~2_combout  = (!\d0|whiteball|ballpos|value_x [7] & (\d0|whiteball|collide|LessThan3~0_combout  & ((\d0|whiteball|collide|LessThan3~1_combout ) # (!\d0|whiteball|collide|hit~0_combout ))))

	.dataa(\d0|whiteball|collide|hit~0_combout ),
	.datab(\d0|whiteball|ballpos|value_x [7]),
	.datac(\d0|whiteball|collide|LessThan3~0_combout ),
	.datad(\d0|whiteball|collide|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|collide|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|LessThan3~2 .lut_mask = 16'h3010;
defparam \d0|whiteball|collide|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N30
cycloneii_lcell_comb \d0|whiteball|collide|dir_x~0 (
// Equation(s):
// \d0|whiteball|collide|dir_x~0_combout  = (\KEY~combout [0] & ((\d0|whiteball|collide|dir_x~regout ) # ((!\d0|whiteball|collide|oob~regout  & !\d0|whiteball|collide|LessThan3~2_combout ))))

	.dataa(\KEY~combout [0]),
	.datab(\d0|whiteball|collide|oob~regout ),
	.datac(\d0|whiteball|collide|dir_x~regout ),
	.datad(\d0|whiteball|collide|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|collide|dir_x~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|dir_x~0 .lut_mask = 16'hA0A2;
defparam \d0|whiteball|collide|dir_x~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N31
cycloneii_lcell_ff \d0|whiteball|collide|dir_x (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|collide|dir_x~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|collide|dir_x~regout ));

// Location: LCCOMB_X22_Y21_N26
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~28 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~28_combout  = (\d0|whiteball|ballpos|Add1~6_combout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\d0|whiteball|ballpos|Add1~6_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~28 .lut_mask = 16'hFF33;
defparam \d0|whiteball|ballpos|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N27
cycloneii_lcell_ff \d0|whiteball|ballpos|value_x[2] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add1~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_x [2]));

// Location: LCCOMB_X22_Y21_N6
cycloneii_lcell_comb \d0|whiteball|collide|oob~0 (
// Equation(s):
// \d0|whiteball|collide|oob~0_combout  = (!\d0|whiteball|ballpos|value_x [4] & (!\d0|whiteball|ballpos|value_x [2] & (\d0|whiteball|ballpos|value_x [1] & !\d0|whiteball|ballpos|value_x [3])))

	.dataa(\d0|whiteball|ballpos|value_x [4]),
	.datab(\d0|whiteball|ballpos|value_x [2]),
	.datac(\d0|whiteball|ballpos|value_x [1]),
	.datad(\d0|whiteball|ballpos|value_x [3]),
	.cin(gnd),
	.combout(\d0|whiteball|collide|oob~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|oob~0 .lut_mask = 16'h0010;
defparam \d0|whiteball|collide|oob~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneii_lcell_comb \d0|whiteball|collide|oob~2 (
// Equation(s):
// \d0|whiteball|collide|oob~2_combout  = (\d0|whiteball|collide|oob~regout ) # ((\d0|whiteball|collide|oob~1_combout  & (\d0|whiteball|collide|oob~0_combout  & \d0|whiteball|collide|LessThan3~0_combout )))

	.dataa(\d0|whiteball|collide|oob~1_combout ),
	.datab(\d0|whiteball|collide|oob~0_combout ),
	.datac(\d0|whiteball|collide|oob~regout ),
	.datad(\d0|whiteball|collide|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|collide|oob~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|oob~2 .lut_mask = 16'hF8F0;
defparam \d0|whiteball|collide|oob~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N9
cycloneii_lcell_ff \d0|whiteball|collide|oob (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|collide|oob~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|collide|oob~regout ));

// Location: LCCOMB_X23_Y17_N24
cycloneii_lcell_comb \d0|wins[0]~4 (
// Equation(s):
// \d0|wins[0]~4_combout  = (\d0|wins [0] & (\d0|whiteball|collide|oob~regout  $ (VCC))) # (!\d0|wins [0] & (\d0|whiteball|collide|oob~regout  & VCC))
// \d0|wins[0]~5  = CARRY((\d0|wins [0] & \d0|whiteball|collide|oob~regout ))

	.dataa(\d0|wins [0]),
	.datab(\d0|whiteball|collide|oob~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|wins[0]~4_combout ),
	.cout(\d0|wins[0]~5 ));
// synopsys translate_off
defparam \d0|wins[0]~4 .lut_mask = 16'h6688;
defparam \d0|wins[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneii_lcell_comb \d0|wins[1]~7 (
// Equation(s):
// \d0|wins[1]~7_combout  = (\d0|wins [1] & (!\d0|wins[0]~5 )) # (!\d0|wins [1] & ((\d0|wins[0]~5 ) # (GND)))
// \d0|wins[1]~8  = CARRY((!\d0|wins[0]~5 ) # (!\d0|wins [1]))

	.dataa(vcc),
	.datab(\d0|wins [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|wins[0]~5 ),
	.combout(\d0|wins[1]~7_combout ),
	.cout(\d0|wins[1]~8 ));
// synopsys translate_off
defparam \d0|wins[1]~7 .lut_mask = 16'h3C3F;
defparam \d0|wins[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N4
cycloneii_lcell_comb \c0|numblocksUsedcounter|modifiedcounter|q~1 (
// Equation(s):
// \c0|numblocksUsedcounter|modifiedcounter|q~1_combout  = (\c0|numblocksUsedcounter|modifiedcounter|q[3]~0_combout  & (!\c0|numblocksUsedcounter|modifiedcounter|q [0] & \KEY~combout [0]))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|modifiedcounter|q[3]~0_combout ),
	.datac(\c0|numblocksUsedcounter|modifiedcounter|q [0]),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|modifiedcounter|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|modifiedcounter|q~1 .lut_mask = 16'h0C00;
defparam \c0|numblocksUsedcounter|modifiedcounter|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N4
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[0]~28 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[0]~28_combout  = \c0|numblocksUsedcounter|clock60hz|q [0] $ (VCC)
// \c0|numblocksUsedcounter|clock60hz|q[0]~29  = CARRY(\c0|numblocksUsedcounter|clock60hz|q [0])

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[0]~28_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[0]~29 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[0]~28 .lut_mask = 16'h33CC;
defparam \c0|numblocksUsedcounter|clock60hz|q[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N18
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[11]~30 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[11]~30_combout  = ((!\c0|numblocksUsedcounter|Equal4~10_combout  & !\c0|numblocksUsedcounter|Equal4~6_combout )) # (!\KEY~combout [0])

	.dataa(\c0|numblocksUsedcounter|Equal4~10_combout ),
	.datab(\c0|numblocksUsedcounter|Equal4~6_combout ),
	.datac(vcc),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[11]~30 .lut_mask = 16'h11FF;
defparam \c0|numblocksUsedcounter|clock60hz|q[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N4
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[11]~31 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[11]~31_combout  = (!\KEY~combout [0]) # (!\KEY~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [3]),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[11]~31 .lut_mask = 16'h0FFF;
defparam \c0|numblocksUsedcounter|clock60hz|q[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y9_N5
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[0]~28_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [0]));

// Location: LCCOMB_X38_Y9_N8
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[2]~34 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[2]~34_combout  = (\c0|numblocksUsedcounter|clock60hz|q [2] & ((GND) # (!\c0|numblocksUsedcounter|clock60hz|q[1]~33 ))) # (!\c0|numblocksUsedcounter|clock60hz|q [2] & (\c0|numblocksUsedcounter|clock60hz|q[1]~33  $ 
// (GND)))
// \c0|numblocksUsedcounter|clock60hz|q[2]~35  = CARRY((\c0|numblocksUsedcounter|clock60hz|q [2]) # (!\c0|numblocksUsedcounter|clock60hz|q[1]~33 ))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[1]~33 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[2]~34_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[2]~35 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[2]~34 .lut_mask = 16'h3CCF;
defparam \c0|numblocksUsedcounter|clock60hz|q[2]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y9_N9
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[2]~34_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [2]));

// Location: LCCOMB_X38_Y9_N10
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[3]~36 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[3]~36_combout  = (\c0|numblocksUsedcounter|clock60hz|q [3] & (\c0|numblocksUsedcounter|clock60hz|q[2]~35  & VCC)) # (!\c0|numblocksUsedcounter|clock60hz|q [3] & (!\c0|numblocksUsedcounter|clock60hz|q[2]~35 ))
// \c0|numblocksUsedcounter|clock60hz|q[3]~37  = CARRY((!\c0|numblocksUsedcounter|clock60hz|q [3] & !\c0|numblocksUsedcounter|clock60hz|q[2]~35 ))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[2]~35 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[3]~36_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[3]~37 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[3]~36 .lut_mask = 16'hA505;
defparam \c0|numblocksUsedcounter|clock60hz|q[3]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y9_N11
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[3]~36_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [3]));

// Location: LCCOMB_X37_Y9_N14
cycloneii_lcell_comb \c0|numblocksUsedcounter|Equal4~2 (
// Equation(s):
// \c0|numblocksUsedcounter|Equal4~2_combout  = (\c0|numblocksUsedcounter|clock60hz|q [1]) # ((\c0|numblocksUsedcounter|clock60hz|q [3]) # ((\c0|numblocksUsedcounter|clock60hz|q [2]) # (\c0|numblocksUsedcounter|clock60hz|q [0])))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [1]),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [3]),
	.datac(\c0|numblocksUsedcounter|clock60hz|q [2]),
	.datad(\c0|numblocksUsedcounter|clock60hz|q [0]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|Equal4~2 .lut_mask = 16'hFFFE;
defparam \c0|numblocksUsedcounter|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N12
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[4]~38 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[4]~38_combout  = (\c0|numblocksUsedcounter|clock60hz|q [4] & ((GND) # (!\c0|numblocksUsedcounter|clock60hz|q[3]~37 ))) # (!\c0|numblocksUsedcounter|clock60hz|q [4] & (\c0|numblocksUsedcounter|clock60hz|q[3]~37  $ 
// (GND)))
// \c0|numblocksUsedcounter|clock60hz|q[4]~39  = CARRY((\c0|numblocksUsedcounter|clock60hz|q [4]) # (!\c0|numblocksUsedcounter|clock60hz|q[3]~37 ))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[3]~37 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[4]~38_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[4]~39 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[4]~38 .lut_mask = 16'h5AAF;
defparam \c0|numblocksUsedcounter|clock60hz|q[4]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N14
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[5]~40 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[5]~40_combout  = (\c0|numblocksUsedcounter|clock60hz|q [5] & (\c0|numblocksUsedcounter|clock60hz|q[4]~39  & VCC)) # (!\c0|numblocksUsedcounter|clock60hz|q [5] & (!\c0|numblocksUsedcounter|clock60hz|q[4]~39 ))
// \c0|numblocksUsedcounter|clock60hz|q[5]~41  = CARRY((!\c0|numblocksUsedcounter|clock60hz|q [5] & !\c0|numblocksUsedcounter|clock60hz|q[4]~39 ))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[4]~39 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[5]~40_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[5]~41 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[5]~40 .lut_mask = 16'hC303;
defparam \c0|numblocksUsedcounter|clock60hz|q[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y9_N15
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[5]~40_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [5]));

// Location: LCCOMB_X38_Y9_N18
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[7]~44 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[7]~44_combout  = (\c0|numblocksUsedcounter|clock60hz|q [7] & (\c0|numblocksUsedcounter|clock60hz|q[6]~43  & VCC)) # (!\c0|numblocksUsedcounter|clock60hz|q [7] & (!\c0|numblocksUsedcounter|clock60hz|q[6]~43 ))
// \c0|numblocksUsedcounter|clock60hz|q[7]~45  = CARRY((!\c0|numblocksUsedcounter|clock60hz|q [7] & !\c0|numblocksUsedcounter|clock60hz|q[6]~43 ))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[6]~43 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[7]~44_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[7]~45 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[7]~44 .lut_mask = 16'hC303;
defparam \c0|numblocksUsedcounter|clock60hz|q[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y9_N19
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[7]~44_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [7]));

// Location: LCFF_X38_Y9_N13
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[4]~38_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [4]));

// Location: LCCOMB_X38_Y9_N0
cycloneii_lcell_comb \c0|numblocksUsedcounter|Equal4~3 (
// Equation(s):
// \c0|numblocksUsedcounter|Equal4~3_combout  = (\c0|numblocksUsedcounter|clock60hz|q [6]) # ((\c0|numblocksUsedcounter|clock60hz|q [7]) # ((\c0|numblocksUsedcounter|clock60hz|q [5]) # (\c0|numblocksUsedcounter|clock60hz|q [4])))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [6]),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [7]),
	.datac(\c0|numblocksUsedcounter|clock60hz|q [5]),
	.datad(\c0|numblocksUsedcounter|clock60hz|q [4]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|Equal4~3 .lut_mask = 16'hFFFE;
defparam \c0|numblocksUsedcounter|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N20
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[8]~46 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[8]~46_combout  = (\c0|numblocksUsedcounter|clock60hz|q [8] & ((GND) # (!\c0|numblocksUsedcounter|clock60hz|q[7]~45 ))) # (!\c0|numblocksUsedcounter|clock60hz|q [8] & (\c0|numblocksUsedcounter|clock60hz|q[7]~45  $ 
// (GND)))
// \c0|numblocksUsedcounter|clock60hz|q[8]~47  = CARRY((\c0|numblocksUsedcounter|clock60hz|q [8]) # (!\c0|numblocksUsedcounter|clock60hz|q[7]~45 ))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[7]~45 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[8]~46_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[8]~47 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[8]~46 .lut_mask = 16'h5AAF;
defparam \c0|numblocksUsedcounter|clock60hz|q[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N22
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[9]~48 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[9]~48_combout  = (\c0|numblocksUsedcounter|clock60hz|q [9] & (\c0|numblocksUsedcounter|clock60hz|q[8]~47  & VCC)) # (!\c0|numblocksUsedcounter|clock60hz|q [9] & (!\c0|numblocksUsedcounter|clock60hz|q[8]~47 ))
// \c0|numblocksUsedcounter|clock60hz|q[9]~49  = CARRY((!\c0|numblocksUsedcounter|clock60hz|q [9] & !\c0|numblocksUsedcounter|clock60hz|q[8]~47 ))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[8]~47 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[9]~48_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[9]~49 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[9]~48 .lut_mask = 16'hC303;
defparam \c0|numblocksUsedcounter|clock60hz|q[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y9_N23
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[9]~48_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [9]));

// Location: LCCOMB_X38_Y9_N24
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[10]~50 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[10]~50_combout  = (\c0|numblocksUsedcounter|clock60hz|q [10] & ((GND) # (!\c0|numblocksUsedcounter|clock60hz|q[9]~49 ))) # (!\c0|numblocksUsedcounter|clock60hz|q [10] & (\c0|numblocksUsedcounter|clock60hz|q[9]~49  $ 
// (GND)))
// \c0|numblocksUsedcounter|clock60hz|q[10]~51  = CARRY((\c0|numblocksUsedcounter|clock60hz|q [10]) # (!\c0|numblocksUsedcounter|clock60hz|q[9]~49 ))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[9]~49 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[10]~50_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[10]~51 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[10]~50 .lut_mask = 16'h5AAF;
defparam \c0|numblocksUsedcounter|clock60hz|q[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y9_N25
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[10]~50_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [10]));

// Location: LCCOMB_X38_Y9_N26
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[11]~52 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[11]~52_combout  = (\c0|numblocksUsedcounter|clock60hz|q [11] & (\c0|numblocksUsedcounter|clock60hz|q[10]~51  & VCC)) # (!\c0|numblocksUsedcounter|clock60hz|q [11] & (!\c0|numblocksUsedcounter|clock60hz|q[10]~51 ))
// \c0|numblocksUsedcounter|clock60hz|q[11]~53  = CARRY((!\c0|numblocksUsedcounter|clock60hz|q [11] & !\c0|numblocksUsedcounter|clock60hz|q[10]~51 ))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[10]~51 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[11]~52_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[11]~53 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[11]~52 .lut_mask = 16'hC303;
defparam \c0|numblocksUsedcounter|clock60hz|q[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y9_N27
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[11]~52_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [11]));

// Location: LCFF_X38_Y9_N21
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[8]~46_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [8]));

// Location: LCCOMB_X37_Y9_N0
cycloneii_lcell_comb \c0|numblocksUsedcounter|Equal4~4 (
// Equation(s):
// \c0|numblocksUsedcounter|Equal4~4_combout  = (\c0|numblocksUsedcounter|clock60hz|q [9]) # ((\c0|numblocksUsedcounter|clock60hz|q [10]) # ((\c0|numblocksUsedcounter|clock60hz|q [11]) # (\c0|numblocksUsedcounter|clock60hz|q [8])))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [9]),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [10]),
	.datac(\c0|numblocksUsedcounter|clock60hz|q [11]),
	.datad(\c0|numblocksUsedcounter|clock60hz|q [8]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|Equal4~4 .lut_mask = 16'hFFFE;
defparam \c0|numblocksUsedcounter|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N2
cycloneii_lcell_comb \c0|numblocksUsedcounter|Equal4~6 (
// Equation(s):
// \c0|numblocksUsedcounter|Equal4~6_combout  = (\c0|numblocksUsedcounter|Equal4~5_combout ) # ((\c0|numblocksUsedcounter|Equal4~2_combout ) # ((\c0|numblocksUsedcounter|Equal4~3_combout ) # (\c0|numblocksUsedcounter|Equal4~4_combout )))

	.dataa(\c0|numblocksUsedcounter|Equal4~5_combout ),
	.datab(\c0|numblocksUsedcounter|Equal4~2_combout ),
	.datac(\c0|numblocksUsedcounter|Equal4~3_combout ),
	.datad(\c0|numblocksUsedcounter|Equal4~4_combout ),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|Equal4~6_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|Equal4~6 .lut_mask = 16'hFFFE;
defparam \c0|numblocksUsedcounter|Equal4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N28
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[12]~54 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[12]~54_combout  = (\c0|numblocksUsedcounter|clock60hz|q [12] & ((GND) # (!\c0|numblocksUsedcounter|clock60hz|q[11]~53 ))) # (!\c0|numblocksUsedcounter|clock60hz|q [12] & (\c0|numblocksUsedcounter|clock60hz|q[11]~53  $ 
// (GND)))
// \c0|numblocksUsedcounter|clock60hz|q[12]~55  = CARRY((\c0|numblocksUsedcounter|clock60hz|q [12]) # (!\c0|numblocksUsedcounter|clock60hz|q[11]~53 ))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[11]~53 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[12]~54_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[12]~55 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[12]~54 .lut_mask = 16'h3CCF;
defparam \c0|numblocksUsedcounter|clock60hz|q[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y9_N29
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[12]~54_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [12]));

// Location: LCCOMB_X38_Y9_N30
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[13]~56 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[13]~56_combout  = (\c0|numblocksUsedcounter|clock60hz|q [13] & (\c0|numblocksUsedcounter|clock60hz|q[12]~55  & VCC)) # (!\c0|numblocksUsedcounter|clock60hz|q [13] & (!\c0|numblocksUsedcounter|clock60hz|q[12]~55 ))
// \c0|numblocksUsedcounter|clock60hz|q[13]~57  = CARRY((!\c0|numblocksUsedcounter|clock60hz|q [13] & !\c0|numblocksUsedcounter|clock60hz|q[12]~55 ))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[12]~55 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[13]~56_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[13]~57 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[13]~56 .lut_mask = 16'hC303;
defparam \c0|numblocksUsedcounter|clock60hz|q[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y9_N31
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[13]~56_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [13]));

// Location: LCCOMB_X38_Y8_N0
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[14]~58 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[14]~58_combout  = (\c0|numblocksUsedcounter|clock60hz|q [14] & ((GND) # (!\c0|numblocksUsedcounter|clock60hz|q[13]~57 ))) # (!\c0|numblocksUsedcounter|clock60hz|q [14] & (\c0|numblocksUsedcounter|clock60hz|q[13]~57  $ 
// (GND)))
// \c0|numblocksUsedcounter|clock60hz|q[14]~59  = CARRY((\c0|numblocksUsedcounter|clock60hz|q [14]) # (!\c0|numblocksUsedcounter|clock60hz|q[13]~57 ))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[13]~57 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[14]~58_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[14]~59 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[14]~58 .lut_mask = 16'h3CCF;
defparam \c0|numblocksUsedcounter|clock60hz|q[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y8_N1
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[14]~58_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [14]));

// Location: LCCOMB_X38_Y8_N2
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[15]~60 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[15]~60_combout  = (\c0|numblocksUsedcounter|clock60hz|q [15] & (\c0|numblocksUsedcounter|clock60hz|q[14]~59  & VCC)) # (!\c0|numblocksUsedcounter|clock60hz|q [15] & (!\c0|numblocksUsedcounter|clock60hz|q[14]~59 ))
// \c0|numblocksUsedcounter|clock60hz|q[15]~61  = CARRY((!\c0|numblocksUsedcounter|clock60hz|q [15] & !\c0|numblocksUsedcounter|clock60hz|q[14]~59 ))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[14]~59 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[15]~60_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[15]~61 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[15]~60 .lut_mask = 16'hC303;
defparam \c0|numblocksUsedcounter|clock60hz|q[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y8_N3
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[15]~60_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [15]));

// Location: LCCOMB_X38_Y8_N4
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[16]~62 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[16]~62_combout  = (\c0|numblocksUsedcounter|clock60hz|q [16] & ((GND) # (!\c0|numblocksUsedcounter|clock60hz|q[15]~61 ))) # (!\c0|numblocksUsedcounter|clock60hz|q [16] & (\c0|numblocksUsedcounter|clock60hz|q[15]~61  $ 
// (GND)))
// \c0|numblocksUsedcounter|clock60hz|q[16]~63  = CARRY((\c0|numblocksUsedcounter|clock60hz|q [16]) # (!\c0|numblocksUsedcounter|clock60hz|q[15]~61 ))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[15]~61 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[16]~62_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[16]~63 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[16]~62 .lut_mask = 16'h3CCF;
defparam \c0|numblocksUsedcounter|clock60hz|q[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y8_N5
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[16]~62_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [16]));

// Location: LCCOMB_X38_Y8_N8
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[18]~66 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[18]~66_combout  = (\c0|numblocksUsedcounter|clock60hz|q [18] & ((GND) # (!\c0|numblocksUsedcounter|clock60hz|q[17]~65 ))) # (!\c0|numblocksUsedcounter|clock60hz|q [18] & (\c0|numblocksUsedcounter|clock60hz|q[17]~65  $ 
// (GND)))
// \c0|numblocksUsedcounter|clock60hz|q[18]~67  = CARRY((\c0|numblocksUsedcounter|clock60hz|q [18]) # (!\c0|numblocksUsedcounter|clock60hz|q[17]~65 ))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[17]~65 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[18]~66_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[18]~67 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[18]~66 .lut_mask = 16'h3CCF;
defparam \c0|numblocksUsedcounter|clock60hz|q[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y8_N9
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[18]~66_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [18]));

// Location: LCCOMB_X38_Y8_N12
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[20]~70 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[20]~70_combout  = (\c0|numblocksUsedcounter|clock60hz|q [20] & ((GND) # (!\c0|numblocksUsedcounter|clock60hz|q[19]~69 ))) # (!\c0|numblocksUsedcounter|clock60hz|q [20] & (\c0|numblocksUsedcounter|clock60hz|q[19]~69  $ 
// (GND)))
// \c0|numblocksUsedcounter|clock60hz|q[20]~71  = CARRY((\c0|numblocksUsedcounter|clock60hz|q [20]) # (!\c0|numblocksUsedcounter|clock60hz|q[19]~69 ))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[19]~69 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[20]~70_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[20]~71 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[20]~70 .lut_mask = 16'h5AAF;
defparam \c0|numblocksUsedcounter|clock60hz|q[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N14
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[21]~72 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[21]~72_combout  = (\c0|numblocksUsedcounter|clock60hz|q [21] & (\c0|numblocksUsedcounter|clock60hz|q[20]~71  & VCC)) # (!\c0|numblocksUsedcounter|clock60hz|q [21] & (!\c0|numblocksUsedcounter|clock60hz|q[20]~71 ))
// \c0|numblocksUsedcounter|clock60hz|q[21]~73  = CARRY((!\c0|numblocksUsedcounter|clock60hz|q [21] & !\c0|numblocksUsedcounter|clock60hz|q[20]~71 ))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[20]~71 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[21]~72_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[21]~73 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[21]~72 .lut_mask = 16'hC303;
defparam \c0|numblocksUsedcounter|clock60hz|q[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y8_N15
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[21]~72_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [21]));

// Location: LCCOMB_X38_Y8_N18
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[23]~76 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[23]~76_combout  = (\c0|numblocksUsedcounter|clock60hz|q [23] & (\c0|numblocksUsedcounter|clock60hz|q[22]~75  & VCC)) # (!\c0|numblocksUsedcounter|clock60hz|q [23] & (!\c0|numblocksUsedcounter|clock60hz|q[22]~75 ))
// \c0|numblocksUsedcounter|clock60hz|q[23]~77  = CARRY((!\c0|numblocksUsedcounter|clock60hz|q [23] & !\c0|numblocksUsedcounter|clock60hz|q[22]~75 ))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[22]~75 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[23]~76_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[23]~77 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[23]~76 .lut_mask = 16'hC303;
defparam \c0|numblocksUsedcounter|clock60hz|q[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y8_N19
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[23]~76_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [23]));

// Location: LCCOMB_X38_Y8_N20
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[24]~78 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[24]~78_combout  = (\c0|numblocksUsedcounter|clock60hz|q [24] & ((GND) # (!\c0|numblocksUsedcounter|clock60hz|q[23]~77 ))) # (!\c0|numblocksUsedcounter|clock60hz|q [24] & (\c0|numblocksUsedcounter|clock60hz|q[23]~77  $ 
// (GND)))
// \c0|numblocksUsedcounter|clock60hz|q[24]~79  = CARRY((\c0|numblocksUsedcounter|clock60hz|q [24]) # (!\c0|numblocksUsedcounter|clock60hz|q[23]~77 ))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[23]~77 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[24]~78_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[24]~79 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[24]~78 .lut_mask = 16'h5AAF;
defparam \c0|numblocksUsedcounter|clock60hz|q[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N22
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[25]~80 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[25]~80_combout  = (\c0|numblocksUsedcounter|clock60hz|q [25] & (\c0|numblocksUsedcounter|clock60hz|q[24]~79  & VCC)) # (!\c0|numblocksUsedcounter|clock60hz|q [25] & (!\c0|numblocksUsedcounter|clock60hz|q[24]~79 ))
// \c0|numblocksUsedcounter|clock60hz|q[25]~81  = CARRY((!\c0|numblocksUsedcounter|clock60hz|q [25] & !\c0|numblocksUsedcounter|clock60hz|q[24]~79 ))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[24]~79 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[25]~80_combout ),
	.cout(\c0|numblocksUsedcounter|clock60hz|q[25]~81 ));
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[25]~80 .lut_mask = 16'hC303;
defparam \c0|numblocksUsedcounter|clock60hz|q[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y8_N23
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[25]~80_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [25]));

// Location: LCCOMB_X38_Y8_N26
cycloneii_lcell_comb \c0|numblocksUsedcounter|clock60hz|q[27]~84 (
// Equation(s):
// \c0|numblocksUsedcounter|clock60hz|q[27]~84_combout  = \c0|numblocksUsedcounter|clock60hz|q[26]~83  $ (!\c0|numblocksUsedcounter|clock60hz|q [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\c0|numblocksUsedcounter|clock60hz|q [27]),
	.cin(\c0|numblocksUsedcounter|clock60hz|q[26]~83 ),
	.combout(\c0|numblocksUsedcounter|clock60hz|q[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|clock60hz|q[27]~84 .lut_mask = 16'hF00F;
defparam \c0|numblocksUsedcounter|clock60hz|q[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y8_N27
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[27]~84_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [27]));

// Location: LCFF_X38_Y8_N21
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[24]~78_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [24]));

// Location: LCCOMB_X38_Y8_N30
cycloneii_lcell_comb \c0|numblocksUsedcounter|Equal4~9 (
// Equation(s):
// \c0|numblocksUsedcounter|Equal4~9_combout  = (\c0|numblocksUsedcounter|clock60hz|q [26]) # ((\c0|numblocksUsedcounter|clock60hz|q [27]) # ((\c0|numblocksUsedcounter|clock60hz|q [24]) # (\c0|numblocksUsedcounter|clock60hz|q [25])))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [26]),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [27]),
	.datac(\c0|numblocksUsedcounter|clock60hz|q [24]),
	.datad(\c0|numblocksUsedcounter|clock60hz|q [25]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|Equal4~9_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|Equal4~9 .lut_mask = 16'hFFFE;
defparam \c0|numblocksUsedcounter|Equal4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y8_N13
cycloneii_lcell_ff \c0|numblocksUsedcounter|clock60hz|q[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|clock60hz|q[20]~70_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\c0|numblocksUsedcounter|clock60hz|q[11]~30_combout ),
	.ena(\c0|numblocksUsedcounter|clock60hz|q[11]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|clock60hz|q [20]));

// Location: LCCOMB_X38_Y8_N28
cycloneii_lcell_comb \c0|numblocksUsedcounter|Equal4~8 (
// Equation(s):
// \c0|numblocksUsedcounter|Equal4~8_combout  = (\c0|numblocksUsedcounter|clock60hz|q [22]) # ((\c0|numblocksUsedcounter|clock60hz|q [23]) # ((\c0|numblocksUsedcounter|clock60hz|q [21]) # (\c0|numblocksUsedcounter|clock60hz|q [20])))

	.dataa(\c0|numblocksUsedcounter|clock60hz|q [22]),
	.datab(\c0|numblocksUsedcounter|clock60hz|q [23]),
	.datac(\c0|numblocksUsedcounter|clock60hz|q [21]),
	.datad(\c0|numblocksUsedcounter|clock60hz|q [20]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|Equal4~8_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|Equal4~8 .lut_mask = 16'hFFFE;
defparam \c0|numblocksUsedcounter|Equal4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N20
cycloneii_lcell_comb \c0|numblocksUsedcounter|Equal4~11 (
// Equation(s):
// \c0|numblocksUsedcounter|Equal4~11_combout  = (!\c0|numblocksUsedcounter|Equal4~7_combout  & (!\c0|numblocksUsedcounter|Equal4~6_combout  & (!\c0|numblocksUsedcounter|Equal4~9_combout  & !\c0|numblocksUsedcounter|Equal4~8_combout )))

	.dataa(\c0|numblocksUsedcounter|Equal4~7_combout ),
	.datab(\c0|numblocksUsedcounter|Equal4~6_combout ),
	.datac(\c0|numblocksUsedcounter|Equal4~9_combout ),
	.datad(\c0|numblocksUsedcounter|Equal4~8_combout ),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|Equal4~11_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|Equal4~11 .lut_mask = 16'h0001;
defparam \c0|numblocksUsedcounter|Equal4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y9_N21
cycloneii_lcell_ff \c0|numblocksUsedcounter|outEnable (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|Equal4~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|outEnable~regout ));

// Location: LCCOMB_X1_Y13_N24
cycloneii_lcell_comb \c0|numblocksUsedcounter|modifiedcounter|q[3]~2 (
// Equation(s):
// \c0|numblocksUsedcounter|modifiedcounter|q[3]~2_combout  = (\c0|numblocksUsedcounter|outEnable~regout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\c0|numblocksUsedcounter|outEnable~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|modifiedcounter|q[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|modifiedcounter|q[3]~2 .lut_mask = 16'hF0FF;
defparam \c0|numblocksUsedcounter|modifiedcounter|q[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N5
cycloneii_lcell_ff \c0|numblocksUsedcounter|modifiedcounter|q[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|modifiedcounter|q~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|numblocksUsedcounter|modifiedcounter|q[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|modifiedcounter|q [0]));

// Location: LCCOMB_X1_Y13_N14
cycloneii_lcell_comb \c0|numblocksUsedcounter|modifiedcounter|Add0~0 (
// Equation(s):
// \c0|numblocksUsedcounter|modifiedcounter|Add0~0_combout  = \c0|numblocksUsedcounter|modifiedcounter|q [2] $ (((\c0|numblocksUsedcounter|modifiedcounter|q [1] & \c0|numblocksUsedcounter|modifiedcounter|q [0])))

	.dataa(\c0|numblocksUsedcounter|modifiedcounter|q [1]),
	.datab(vcc),
	.datac(\c0|numblocksUsedcounter|modifiedcounter|q [0]),
	.datad(\c0|numblocksUsedcounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|modifiedcounter|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|modifiedcounter|Add0~0 .lut_mask = 16'h5FA0;
defparam \c0|numblocksUsedcounter|modifiedcounter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N12
cycloneii_lcell_comb \c0|numblocksUsedcounter|modifiedcounter|q~4 (
// Equation(s):
// \c0|numblocksUsedcounter|modifiedcounter|q~4_combout  = (\c0|numblocksUsedcounter|modifiedcounter|q[3]~0_combout  & (\c0|numblocksUsedcounter|modifiedcounter|Add0~0_combout  & \KEY~combout [0]))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|modifiedcounter|q[3]~0_combout ),
	.datac(\c0|numblocksUsedcounter|modifiedcounter|Add0~0_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|modifiedcounter|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|modifiedcounter|q~4 .lut_mask = 16'hC000;
defparam \c0|numblocksUsedcounter|modifiedcounter|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N13
cycloneii_lcell_ff \c0|numblocksUsedcounter|modifiedcounter|q[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|modifiedcounter|q~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|numblocksUsedcounter|modifiedcounter|q[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|modifiedcounter|q [2]));

// Location: LCCOMB_X1_Y13_N16
cycloneii_lcell_comb \c0|numblocksUsedcounter|modifiedcounter|Add0~1 (
// Equation(s):
// \c0|numblocksUsedcounter|modifiedcounter|Add0~1_combout  = \c0|numblocksUsedcounter|modifiedcounter|q [3] $ (((\c0|numblocksUsedcounter|modifiedcounter|q [1] & (\c0|numblocksUsedcounter|modifiedcounter|q [0] & \c0|numblocksUsedcounter|modifiedcounter|q 
// [2]))))

	.dataa(\c0|numblocksUsedcounter|modifiedcounter|q [1]),
	.datab(\c0|numblocksUsedcounter|modifiedcounter|q [3]),
	.datac(\c0|numblocksUsedcounter|modifiedcounter|q [0]),
	.datad(\c0|numblocksUsedcounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|modifiedcounter|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|modifiedcounter|Add0~1 .lut_mask = 16'h6CCC;
defparam \c0|numblocksUsedcounter|modifiedcounter|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N22
cycloneii_lcell_comb \c0|numblocksUsedcounter|modifiedcounter|q~5 (
// Equation(s):
// \c0|numblocksUsedcounter|modifiedcounter|q~5_combout  = (\c0|numblocksUsedcounter|modifiedcounter|q[3]~0_combout  & (\c0|numblocksUsedcounter|modifiedcounter|Add0~1_combout  & \KEY~combout [0]))

	.dataa(vcc),
	.datab(\c0|numblocksUsedcounter|modifiedcounter|q[3]~0_combout ),
	.datac(\c0|numblocksUsedcounter|modifiedcounter|Add0~1_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|modifiedcounter|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|modifiedcounter|q~5 .lut_mask = 16'hC000;
defparam \c0|numblocksUsedcounter|modifiedcounter|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N23
cycloneii_lcell_ff \c0|numblocksUsedcounter|modifiedcounter|q[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|modifiedcounter|q~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|numblocksUsedcounter|modifiedcounter|q[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|modifiedcounter|q [3]));

// Location: LCCOMB_X1_Y13_N26
cycloneii_lcell_comb \c0|numblocksUsedcounter|modifiedcounter|q[3]~0 (
// Equation(s):
// \c0|numblocksUsedcounter|modifiedcounter|q[3]~0_combout  = (\c0|numblocksUsedcounter|modifiedcounter|q [1]) # ((\c0|numblocksUsedcounter|modifiedcounter|q [3]) # ((\c0|numblocksUsedcounter|modifiedcounter|q [0]) # 
// (!\c0|numblocksUsedcounter|modifiedcounter|q [2])))

	.dataa(\c0|numblocksUsedcounter|modifiedcounter|q [1]),
	.datab(\c0|numblocksUsedcounter|modifiedcounter|q [3]),
	.datac(\c0|numblocksUsedcounter|modifiedcounter|q [0]),
	.datad(\c0|numblocksUsedcounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|modifiedcounter|q[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|modifiedcounter|q[3]~0 .lut_mask = 16'hFEFF;
defparam \c0|numblocksUsedcounter|modifiedcounter|q[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N2
cycloneii_lcell_comb \c0|Selector1~0 (
// Equation(s):
// \c0|Selector1~0_combout  = (\c0|current_state[1]~_Duplicate_1_regout  & (((\KEY~combout [1])))) # (!\c0|current_state[1]~_Duplicate_1_regout  & (!\KEY~combout [3] & (\c0|numblocksUsedcounter|modifiedcounter|q[3]~0_combout )))

	.dataa(\KEY~combout [3]),
	.datab(\c0|current_state[1]~_Duplicate_1_regout ),
	.datac(\c0|numblocksUsedcounter|modifiedcounter|q[3]~0_combout ),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\c0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector1~0 .lut_mask = 16'hDC10;
defparam \c0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N0
cycloneii_lcell_comb \c0|Selector1~1 (
// Equation(s):
// \c0|Selector1~1_combout  = (\c0|current_state[2]~_Duplicate_1_regout  & (\c0|current_state[1]~_Duplicate_1_regout  $ ((\c0|Selector1~0_combout )))) # (!\c0|current_state[2]~_Duplicate_1_regout  & (\c0|current_state[1]~_Duplicate_1_regout  & 
// ((!\KEY~combout [2]))))

	.dataa(\c0|current_state[2]~_Duplicate_1_regout ),
	.datab(\c0|current_state[1]~_Duplicate_1_regout ),
	.datac(\c0|Selector1~0_combout ),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\c0|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector1~1 .lut_mask = 16'h286C;
defparam \c0|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N24
cycloneii_lcell_comb \c0|Selector1~2 (
// Equation(s):
// \c0|Selector1~2_combout  = (!\c0|current_state[3]~_Duplicate_1_regout  & (\c0|current_state[2]~_Duplicate_1_regout  $ (((\c0|current_state[0]~_Duplicate_1_regout  & \c0|Selector1~1_combout )))))

	.dataa(\c0|current_state[0]~_Duplicate_1_regout ),
	.datab(\c0|Selector1~1_combout ),
	.datac(\c0|current_state[2]~_Duplicate_1_regout ),
	.datad(\c0|current_state[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\c0|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector1~2 .lut_mask = 16'h0078;
defparam \c0|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y8_N25
cycloneii_lcell_ff \c0|current_state[2]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|current_state[2]~_Duplicate_1_regout ));

// Location: LCCOMB_X59_Y8_N10
cycloneii_lcell_comb \c0|Selector2~1 (
// Equation(s):
// \c0|Selector2~1_combout  = (\c0|current_state[0]~_Duplicate_1_regout  & ((\c0|current_state[2]~_Duplicate_1_regout  & (!\KEY~combout [3])) # (!\c0|current_state[2]~_Duplicate_1_regout  & ((!\KEY~combout [1])))))

	.dataa(\c0|current_state[0]~_Duplicate_1_regout ),
	.datab(\c0|current_state[2]~_Duplicate_1_regout ),
	.datac(\KEY~combout [3]),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\c0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector2~1 .lut_mask = 16'h082A;
defparam \c0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N28
cycloneii_lcell_comb \c0|Selector2~2 (
// Equation(s):
// \c0|Selector2~2_combout  = (!\c0|current_state[3]~_Duplicate_1_regout  & ((\c0|current_state[1]~_Duplicate_1_regout  & (!\c0|current_state[0]~_Duplicate_1_regout )) # (!\c0|current_state[1]~_Duplicate_1_regout  & ((\c0|Selector2~1_combout )))))

	.dataa(\c0|current_state[0]~_Duplicate_1_regout ),
	.datab(\c0|current_state[3]~_Duplicate_1_regout ),
	.datac(\c0|Selector2~1_combout ),
	.datad(\c0|current_state[1]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\c0|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector2~2 .lut_mask = 16'h1130;
defparam \c0|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N30
cycloneii_lcell_comb \c0|Selector2~0 (
// Equation(s):
// \c0|Selector2~0_combout  = (!\c0|current_state[3]~_Duplicate_1_regout  & ((\c0|current_state[2]~_Duplicate_1_regout  & (\KEY~combout [1])) # (!\c0|current_state[2]~_Duplicate_1_regout  & ((\KEY~combout [2])))))

	.dataa(\KEY~combout [1]),
	.datab(\c0|current_state[3]~_Duplicate_1_regout ),
	.datac(\c0|current_state[2]~_Duplicate_1_regout ),
	.datad(\KEY~combout [2]),
	.cin(gnd),
	.combout(\c0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector2~0 .lut_mask = 16'h2320;
defparam \c0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N18
cycloneii_lcell_comb \c0|Selector2~3 (
// Equation(s):
// \c0|Selector2~3_combout  = (\c0|Selector2~2_combout ) # ((\c0|current_state[0]~_Duplicate_1_regout  & (\c0|current_state[1]~_Duplicate_1_regout  & \c0|Selector2~0_combout )))

	.dataa(\c0|current_state[0]~_Duplicate_1_regout ),
	.datab(\c0|Selector2~2_combout ),
	.datac(\c0|current_state[1]~_Duplicate_1_regout ),
	.datad(\c0|Selector2~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector2~3 .lut_mask = 16'hECCC;
defparam \c0|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y8_N19
cycloneii_lcell_ff \c0|current_state[1]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector2~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|current_state[1]~_Duplicate_1_regout ));

// Location: LCCOMB_X59_Y8_N14
cycloneii_lcell_comb \c0|Selector0~0 (
// Equation(s):
// \c0|Selector0~0_combout  = (\c0|current_state[1]~_Duplicate_1_regout  & (\c0|current_state[2]~_Duplicate_1_regout  & !\c0|current_state[3]~_Duplicate_1_regout )) # (!\c0|current_state[1]~_Duplicate_1_regout  & (!\c0|current_state[2]~_Duplicate_1_regout  & 
// \c0|current_state[3]~_Duplicate_1_regout ))

	.dataa(vcc),
	.datab(\c0|current_state[1]~_Duplicate_1_regout ),
	.datac(\c0|current_state[2]~_Duplicate_1_regout ),
	.datad(\c0|current_state[3]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\c0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector0~0 .lut_mask = 16'h03C0;
defparam \c0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N22
cycloneii_lcell_comb \c0|Selector0~1 (
// Equation(s):
// \c0|Selector0~1_combout  = (\c0|Selector0~0_combout  & (\c0|current_state[1]~_Duplicate_1_regout  $ (((\KEY~combout [1]) # (!\c0|current_state[0]~_Duplicate_1_regout )))))

	.dataa(\c0|current_state[0]~_Duplicate_1_regout ),
	.datab(\c0|current_state[1]~_Duplicate_1_regout ),
	.datac(\c0|Selector0~0_combout ),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\c0|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector0~1 .lut_mask = 16'h3090;
defparam \c0|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y8_N23
cycloneii_lcell_ff \c0|current_state[3]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|current_state[3]~_Duplicate_1_regout ));

// Location: LCCOMB_X59_Y8_N8
cycloneii_lcell_comb \d0|wins[1]~6 (
// Equation(s):
// \d0|wins[1]~6_combout  = ((\c0|Decoder0~0_combout  & \c0|current_state[3]~_Duplicate_1_regout )) # (!\KEY~combout [0])

	.dataa(\c0|Decoder0~0_combout ),
	.datab(\c0|current_state[3]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\d0|wins[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wins[1]~6 .lut_mask = 16'h88FF;
defparam \d0|wins[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N27
cycloneii_lcell_ff \d0|wins[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|wins[1]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(\d0|wins[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|wins [1]));

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \d0|wins[2]~9 (
// Equation(s):
// \d0|wins[2]~9_combout  = (\d0|wins [2] & (\d0|wins[1]~8  $ (GND))) # (!\d0|wins [2] & (!\d0|wins[1]~8  & VCC))
// \d0|wins[2]~10  = CARRY((\d0|wins [2] & !\d0|wins[1]~8 ))

	.dataa(vcc),
	.datab(\d0|wins [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|wins[1]~8 ),
	.combout(\d0|wins[2]~9_combout ),
	.cout(\d0|wins[2]~10 ));
// synopsys translate_off
defparam \d0|wins[2]~9 .lut_mask = 16'hC30C;
defparam \d0|wins[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y17_N29
cycloneii_lcell_ff \d0|wins[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|wins[2]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(\d0|wins[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|wins [2]));

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb \d0|wins[3]~11 (
// Equation(s):
// \d0|wins[3]~11_combout  = \d0|wins[2]~10  $ (\d0|wins [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\d0|wins [3]),
	.cin(\d0|wins[2]~10 ),
	.combout(\d0|wins[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|wins[3]~11 .lut_mask = 16'h0FF0;
defparam \d0|wins[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y17_N31
cycloneii_lcell_ff \d0|wins[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|wins[3]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(\d0|wins[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|wins [3]));

// Location: LCFF_X23_Y17_N25
cycloneii_lcell_ff \d0|wins[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|wins[0]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(\d0|wins[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|wins [0]));

// Location: LCCOMB_X24_Y4_N8
cycloneii_lcell_comb \hex0|WideOr6~0 (
// Equation(s):
// \hex0|WideOr6~0_combout  = (\d0|wins [2] & (!\d0|wins [1] & (\d0|wins [3] $ (!\d0|wins [0])))) # (!\d0|wins [2] & (\d0|wins [0] & (\d0|wins [3] $ (!\d0|wins [1]))))

	.dataa(\d0|wins [2]),
	.datab(\d0|wins [3]),
	.datac(\d0|wins [0]),
	.datad(\d0|wins [1]),
	.cin(gnd),
	.combout(\hex0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr6~0 .lut_mask = 16'h4092;
defparam \hex0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneii_lcell_comb \hex0|WideOr5~0 (
// Equation(s):
// \hex0|WideOr5~0_combout  = (\d0|wins [3] & ((\d0|wins [0] & ((\d0|wins [1]))) # (!\d0|wins [0] & (\d0|wins [2])))) # (!\d0|wins [3] & (\d0|wins [2] & (\d0|wins [0] $ (\d0|wins [1]))))

	.dataa(\d0|wins [2]),
	.datab(\d0|wins [3]),
	.datac(\d0|wins [0]),
	.datad(\d0|wins [1]),
	.cin(gnd),
	.combout(\hex0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr5~0 .lut_mask = 16'hCA28;
defparam \hex0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneii_lcell_comb \hex0|WideOr4~0 (
// Equation(s):
// \hex0|WideOr4~0_combout  = (\d0|wins [2] & (\d0|wins [3] & ((\d0|wins [1]) # (!\d0|wins [0])))) # (!\d0|wins [2] & (!\d0|wins [3] & (!\d0|wins [0] & \d0|wins [1])))

	.dataa(\d0|wins [2]),
	.datab(\d0|wins [3]),
	.datac(\d0|wins [0]),
	.datad(\d0|wins [1]),
	.cin(gnd),
	.combout(\hex0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr4~0 .lut_mask = 16'h8908;
defparam \hex0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneii_lcell_comb \hex0|WideOr3~0 (
// Equation(s):
// \hex0|WideOr3~0_combout  = (\d0|wins [0] & (\d0|wins [2] $ (((!\d0|wins [1]))))) # (!\d0|wins [0] & ((\d0|wins [2] & (!\d0|wins [3] & !\d0|wins [1])) # (!\d0|wins [2] & (\d0|wins [3] & \d0|wins [1]))))

	.dataa(\d0|wins [2]),
	.datab(\d0|wins [3]),
	.datac(\d0|wins [0]),
	.datad(\d0|wins [1]),
	.cin(gnd),
	.combout(\hex0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr3~0 .lut_mask = 16'hA452;
defparam \hex0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneii_lcell_comb \hex0|WideOr2~0 (
// Equation(s):
// \hex0|WideOr2~0_combout  = (\d0|wins [1] & (((!\d0|wins [3] & \d0|wins [0])))) # (!\d0|wins [1] & ((\d0|wins [2] & (!\d0|wins [3])) # (!\d0|wins [2] & ((\d0|wins [0])))))

	.dataa(\d0|wins [2]),
	.datab(\d0|wins [3]),
	.datac(\d0|wins [0]),
	.datad(\d0|wins [1]),
	.cin(gnd),
	.combout(\hex0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr2~0 .lut_mask = 16'h3072;
defparam \hex0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneii_lcell_comb \hex0|WideOr1~0 (
// Equation(s):
// \hex0|WideOr1~0_combout  = (\d0|wins [2] & (\d0|wins [0] & (\d0|wins [3] $ (\d0|wins [1])))) # (!\d0|wins [2] & (!\d0|wins [3] & ((\d0|wins [0]) # (\d0|wins [1]))))

	.dataa(\d0|wins [2]),
	.datab(\d0|wins [3]),
	.datac(\d0|wins [0]),
	.datad(\d0|wins [1]),
	.cin(gnd),
	.combout(\hex0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr1~0 .lut_mask = 16'h3190;
defparam \hex0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneii_lcell_comb \hex0|WideOr0~0 (
// Equation(s):
// \hex0|WideOr0~0_combout  = (\d0|wins [0] & ((\d0|wins [3]) # (\d0|wins [2] $ (\d0|wins [1])))) # (!\d0|wins [0] & ((\d0|wins [1]) # (\d0|wins [2] $ (\d0|wins [3]))))

	.dataa(\d0|wins [2]),
	.datab(\d0|wins [3]),
	.datac(\d0|wins [0]),
	.datad(\d0|wins [1]),
	.cin(gnd),
	.combout(\hex0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \hex0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneii_lcell_comb \d0|whiteball|collide|hit~1 (
// Equation(s):
// \d0|whiteball|collide|hit~1_combout  = (\d0|whiteball|collide|hit~regout ) # ((!\d0|whiteball|collide|oob~regout  & !\d0|whiteball|collide|LessThan3~2_combout ))

	.dataa(\d0|whiteball|collide|oob~regout ),
	.datab(vcc),
	.datac(\d0|whiteball|collide|hit~regout ),
	.datad(\d0|whiteball|collide|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|collide|hit~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|hit~1 .lut_mask = 16'hF0F5;
defparam \d0|whiteball|collide|hit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N15
cycloneii_lcell_ff \d0|whiteball|collide|hit (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|collide|hit~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|collide|hit~regout ));

// Location: LCCOMB_X23_Y17_N0
cycloneii_lcell_comb \d0|losses[0]~4 (
// Equation(s):
// \d0|losses[0]~4_combout  = (\d0|losses [0] & (\d0|whiteball|collide|hit~regout  $ (VCC))) # (!\d0|losses [0] & (\d0|whiteball|collide|hit~regout  & VCC))
// \d0|losses[0]~5  = CARRY((\d0|losses [0] & \d0|whiteball|collide|hit~regout ))

	.dataa(\d0|losses [0]),
	.datab(\d0|whiteball|collide|hit~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|losses[0]~4_combout ),
	.cout(\d0|losses[0]~5 ));
// synopsys translate_off
defparam \d0|losses[0]~4 .lut_mask = 16'h6688;
defparam \d0|losses[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneii_lcell_comb \d0|losses[1]~6 (
// Equation(s):
// \d0|losses[1]~6_combout  = (\d0|losses [1] & (!\d0|losses[0]~5 )) # (!\d0|losses [1] & ((\d0|losses[0]~5 ) # (GND)))
// \d0|losses[1]~7  = CARRY((!\d0|losses[0]~5 ) # (!\d0|losses [1]))

	.dataa(vcc),
	.datab(\d0|losses [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|losses[0]~5 ),
	.combout(\d0|losses[1]~6_combout ),
	.cout(\d0|losses[1]~7 ));
// synopsys translate_off
defparam \d0|losses[1]~6 .lut_mask = 16'h3C3F;
defparam \d0|losses[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y17_N3
cycloneii_lcell_ff \d0|losses[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|losses[1]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(\d0|wins[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|losses [1]));

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \d0|losses[2]~8 (
// Equation(s):
// \d0|losses[2]~8_combout  = (\d0|losses [2] & (\d0|losses[1]~7  $ (GND))) # (!\d0|losses [2] & (!\d0|losses[1]~7  & VCC))
// \d0|losses[2]~9  = CARRY((\d0|losses [2] & !\d0|losses[1]~7 ))

	.dataa(vcc),
	.datab(\d0|losses [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|losses[1]~7 ),
	.combout(\d0|losses[2]~8_combout ),
	.cout(\d0|losses[2]~9 ));
// synopsys translate_off
defparam \d0|losses[2]~8 .lut_mask = 16'hC30C;
defparam \d0|losses[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y17_N5
cycloneii_lcell_ff \d0|losses[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|losses[2]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(\d0|wins[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|losses [2]));

// Location: LCCOMB_X23_Y17_N6
cycloneii_lcell_comb \d0|losses[3]~10 (
// Equation(s):
// \d0|losses[3]~10_combout  = \d0|losses[2]~9  $ (\d0|losses [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\d0|losses [3]),
	.cin(\d0|losses[2]~9 ),
	.combout(\d0|losses[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|losses[3]~10 .lut_mask = 16'h0FF0;
defparam \d0|losses[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y17_N7
cycloneii_lcell_ff \d0|losses[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|losses[3]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(\d0|wins[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|losses [3]));

// Location: LCFF_X23_Y17_N1
cycloneii_lcell_ff \d0|losses[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|losses[0]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(\d0|wins[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|losses [0]));

// Location: LCCOMB_X64_Y7_N8
cycloneii_lcell_comb \hex2|WideOr6~0 (
// Equation(s):
// \hex2|WideOr6~0_combout  = (\d0|losses [3] & (\d0|losses [0] & (\d0|losses [1] $ (\d0|losses [2])))) # (!\d0|losses [3] & (!\d0|losses [1] & (\d0|losses [0] $ (\d0|losses [2]))))

	.dataa(\d0|losses [3]),
	.datab(\d0|losses [0]),
	.datac(\d0|losses [1]),
	.datad(\d0|losses [2]),
	.cin(gnd),
	.combout(\hex2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr6~0 .lut_mask = 16'h0984;
defparam \hex2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N18
cycloneii_lcell_comb \hex2|WideOr5~0 (
// Equation(s):
// \hex2|WideOr5~0_combout  = (\d0|losses [3] & ((\d0|losses [0] & (\d0|losses [1])) # (!\d0|losses [0] & ((\d0|losses [2]))))) # (!\d0|losses [3] & (\d0|losses [2] & (\d0|losses [0] $ (\d0|losses [1]))))

	.dataa(\d0|losses [3]),
	.datab(\d0|losses [0]),
	.datac(\d0|losses [1]),
	.datad(\d0|losses [2]),
	.cin(gnd),
	.combout(\hex2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr5~0 .lut_mask = 16'hB680;
defparam \hex2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N16
cycloneii_lcell_comb \hex2|WideOr4~0 (
// Equation(s):
// \hex2|WideOr4~0_combout  = (\d0|losses [3] & (\d0|losses [2] & ((\d0|losses [1]) # (!\d0|losses [0])))) # (!\d0|losses [3] & (!\d0|losses [0] & (\d0|losses [1] & !\d0|losses [2])))

	.dataa(\d0|losses [3]),
	.datab(\d0|losses [0]),
	.datac(\d0|losses [1]),
	.datad(\d0|losses [2]),
	.cin(gnd),
	.combout(\hex2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr4~0 .lut_mask = 16'hA210;
defparam \hex2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N10
cycloneii_lcell_comb \hex2|WideOr3~0 (
// Equation(s):
// \hex2|WideOr3~0_combout  = (\d0|losses [0] & ((\d0|losses [1] $ (!\d0|losses [2])))) # (!\d0|losses [0] & ((\d0|losses [3] & (\d0|losses [1] & !\d0|losses [2])) # (!\d0|losses [3] & (!\d0|losses [1] & \d0|losses [2]))))

	.dataa(\d0|losses [3]),
	.datab(\d0|losses [0]),
	.datac(\d0|losses [1]),
	.datad(\d0|losses [2]),
	.cin(gnd),
	.combout(\hex2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr3~0 .lut_mask = 16'hC12C;
defparam \hex2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N12
cycloneii_lcell_comb \hex2|WideOr2~0 (
// Equation(s):
// \hex2|WideOr2~0_combout  = (\d0|losses [1] & (!\d0|losses [3] & (\d0|losses [0]))) # (!\d0|losses [1] & ((\d0|losses [2] & (!\d0|losses [3])) # (!\d0|losses [2] & ((\d0|losses [0])))))

	.dataa(\d0|losses [3]),
	.datab(\d0|losses [0]),
	.datac(\d0|losses [1]),
	.datad(\d0|losses [2]),
	.cin(gnd),
	.combout(\hex2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr2~0 .lut_mask = 16'h454C;
defparam \hex2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N30
cycloneii_lcell_comb \hex2|WideOr1~0 (
// Equation(s):
// \hex2|WideOr1~0_combout  = (\d0|losses [0] & (\d0|losses [3] $ (((\d0|losses [1]) # (!\d0|losses [2]))))) # (!\d0|losses [0] & (!\d0|losses [3] & (\d0|losses [1] & !\d0|losses [2])))

	.dataa(\d0|losses [3]),
	.datab(\d0|losses [0]),
	.datac(\d0|losses [1]),
	.datad(\d0|losses [2]),
	.cin(gnd),
	.combout(\hex2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr1~0 .lut_mask = 16'h4854;
defparam \hex2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N0
cycloneii_lcell_comb \hex2|WideOr0~0 (
// Equation(s):
// \hex2|WideOr0~0_combout  = (\d0|losses [0] & ((\d0|losses [3]) # (\d0|losses [1] $ (\d0|losses [2])))) # (!\d0|losses [0] & ((\d0|losses [1]) # (\d0|losses [3] $ (\d0|losses [2]))))

	.dataa(\d0|losses [3]),
	.datab(\d0|losses [0]),
	.datac(\d0|losses [1]),
	.datad(\d0|losses [2]),
	.cin(gnd),
	.combout(\hex2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|WideOr0~0 .lut_mask = 16'hBDFA;
defparam \hex2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N6
cycloneii_lcell_comb \c0|numblocksUsedcounter|modifiedcounter|q~3 (
// Equation(s):
// \c0|numblocksUsedcounter|modifiedcounter|q~3_combout  = (\KEY~combout [0] & (\c0|numblocksUsedcounter|modifiedcounter|q[3]~0_combout  & (\c0|numblocksUsedcounter|modifiedcounter|q [0] $ (\c0|numblocksUsedcounter|modifiedcounter|q [1]))))

	.dataa(\KEY~combout [0]),
	.datab(\c0|numblocksUsedcounter|modifiedcounter|q [0]),
	.datac(\c0|numblocksUsedcounter|modifiedcounter|q [1]),
	.datad(\c0|numblocksUsedcounter|modifiedcounter|q[3]~0_combout ),
	.cin(gnd),
	.combout(\c0|numblocksUsedcounter|modifiedcounter|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \c0|numblocksUsedcounter|modifiedcounter|q~3 .lut_mask = 16'h2800;
defparam \c0|numblocksUsedcounter|modifiedcounter|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N7
cycloneii_lcell_ff \c0|numblocksUsedcounter|modifiedcounter|q[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|numblocksUsedcounter|modifiedcounter|q~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c0|numblocksUsedcounter|modifiedcounter|q[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|numblocksUsedcounter|modifiedcounter|q [1]));

// Location: LCCOMB_X1_Y13_N28
cycloneii_lcell_comb \hex4|WideOr6~0 (
// Equation(s):
// \hex4|WideOr6~0_combout  = (\c0|numblocksUsedcounter|modifiedcounter|q [3] & (\c0|numblocksUsedcounter|modifiedcounter|q [0] & (\c0|numblocksUsedcounter|modifiedcounter|q [1] $ (\c0|numblocksUsedcounter|modifiedcounter|q [2])))) # 
// (!\c0|numblocksUsedcounter|modifiedcounter|q [3] & (!\c0|numblocksUsedcounter|modifiedcounter|q [1] & (\c0|numblocksUsedcounter|modifiedcounter|q [0] $ (\c0|numblocksUsedcounter|modifiedcounter|q [2]))))

	.dataa(\c0|numblocksUsedcounter|modifiedcounter|q [1]),
	.datab(\c0|numblocksUsedcounter|modifiedcounter|q [3]),
	.datac(\c0|numblocksUsedcounter|modifiedcounter|q [0]),
	.datad(\c0|numblocksUsedcounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\hex4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr6~0 .lut_mask = 16'h4190;
defparam \hex4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N30
cycloneii_lcell_comb \hex4|WideOr5~0 (
// Equation(s):
// \hex4|WideOr5~0_combout  = (\c0|numblocksUsedcounter|modifiedcounter|q [1] & ((\c0|numblocksUsedcounter|modifiedcounter|q [0] & (\c0|numblocksUsedcounter|modifiedcounter|q [3])) # (!\c0|numblocksUsedcounter|modifiedcounter|q [0] & 
// ((\c0|numblocksUsedcounter|modifiedcounter|q [2]))))) # (!\c0|numblocksUsedcounter|modifiedcounter|q [1] & (\c0|numblocksUsedcounter|modifiedcounter|q [2] & (\c0|numblocksUsedcounter|modifiedcounter|q [3] $ (\c0|numblocksUsedcounter|modifiedcounter|q 
// [0]))))

	.dataa(\c0|numblocksUsedcounter|modifiedcounter|q [1]),
	.datab(\c0|numblocksUsedcounter|modifiedcounter|q [3]),
	.datac(\c0|numblocksUsedcounter|modifiedcounter|q [0]),
	.datad(\c0|numblocksUsedcounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\hex4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr5~0 .lut_mask = 16'h9E80;
defparam \hex4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N20
cycloneii_lcell_comb \hex4|WideOr4~0 (
// Equation(s):
// \hex4|WideOr4~0_combout  = (\c0|numblocksUsedcounter|modifiedcounter|q [3] & (\c0|numblocksUsedcounter|modifiedcounter|q [2] & ((\c0|numblocksUsedcounter|modifiedcounter|q [1]) # (!\c0|numblocksUsedcounter|modifiedcounter|q [0])))) # 
// (!\c0|numblocksUsedcounter|modifiedcounter|q [3] & (\c0|numblocksUsedcounter|modifiedcounter|q [1] & (!\c0|numblocksUsedcounter|modifiedcounter|q [0] & !\c0|numblocksUsedcounter|modifiedcounter|q [2])))

	.dataa(\c0|numblocksUsedcounter|modifiedcounter|q [1]),
	.datab(\c0|numblocksUsedcounter|modifiedcounter|q [3]),
	.datac(\c0|numblocksUsedcounter|modifiedcounter|q [0]),
	.datad(\c0|numblocksUsedcounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\hex4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr4~0 .lut_mask = 16'h8C02;
defparam \hex4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N2
cycloneii_lcell_comb \hex4|WideOr3~0 (
// Equation(s):
// \hex4|WideOr3~0_combout  = (\c0|numblocksUsedcounter|modifiedcounter|q [0] & (\c0|numblocksUsedcounter|modifiedcounter|q [1] $ (((!\c0|numblocksUsedcounter|modifiedcounter|q [2]))))) # (!\c0|numblocksUsedcounter|modifiedcounter|q [0] & 
// ((\c0|numblocksUsedcounter|modifiedcounter|q [1] & (\c0|numblocksUsedcounter|modifiedcounter|q [3] & !\c0|numblocksUsedcounter|modifiedcounter|q [2])) # (!\c0|numblocksUsedcounter|modifiedcounter|q [1] & (!\c0|numblocksUsedcounter|modifiedcounter|q [3] & 
// \c0|numblocksUsedcounter|modifiedcounter|q [2]))))

	.dataa(\c0|numblocksUsedcounter|modifiedcounter|q [1]),
	.datab(\c0|numblocksUsedcounter|modifiedcounter|q [3]),
	.datac(\c0|numblocksUsedcounter|modifiedcounter|q [0]),
	.datad(\c0|numblocksUsedcounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\hex4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr3~0 .lut_mask = 16'hA158;
defparam \hex4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N0
cycloneii_lcell_comb \hex4|WideOr2~0 (
// Equation(s):
// \hex4|WideOr2~0_combout  = (\c0|numblocksUsedcounter|modifiedcounter|q [1] & (!\c0|numblocksUsedcounter|modifiedcounter|q [3] & (\c0|numblocksUsedcounter|modifiedcounter|q [0]))) # (!\c0|numblocksUsedcounter|modifiedcounter|q [1] & 
// ((\c0|numblocksUsedcounter|modifiedcounter|q [2] & (!\c0|numblocksUsedcounter|modifiedcounter|q [3])) # (!\c0|numblocksUsedcounter|modifiedcounter|q [2] & ((\c0|numblocksUsedcounter|modifiedcounter|q [0])))))

	.dataa(\c0|numblocksUsedcounter|modifiedcounter|q [1]),
	.datab(\c0|numblocksUsedcounter|modifiedcounter|q [3]),
	.datac(\c0|numblocksUsedcounter|modifiedcounter|q [0]),
	.datad(\c0|numblocksUsedcounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\hex4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr2~0 .lut_mask = 16'h3170;
defparam \hex4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N10
cycloneii_lcell_comb \hex4|WideOr1~0 (
// Equation(s):
// \hex4|WideOr1~0_combout  = (\c0|numblocksUsedcounter|modifiedcounter|q [1] & (!\c0|numblocksUsedcounter|modifiedcounter|q [3] & ((\c0|numblocksUsedcounter|modifiedcounter|q [0]) # (!\c0|numblocksUsedcounter|modifiedcounter|q [2])))) # 
// (!\c0|numblocksUsedcounter|modifiedcounter|q [1] & (\c0|numblocksUsedcounter|modifiedcounter|q [0] & (\c0|numblocksUsedcounter|modifiedcounter|q [3] $ (!\c0|numblocksUsedcounter|modifiedcounter|q [2]))))

	.dataa(\c0|numblocksUsedcounter|modifiedcounter|q [1]),
	.datab(\c0|numblocksUsedcounter|modifiedcounter|q [3]),
	.datac(\c0|numblocksUsedcounter|modifiedcounter|q [0]),
	.datad(\c0|numblocksUsedcounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\hex4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr1~0 .lut_mask = 16'h6032;
defparam \hex4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N8
cycloneii_lcell_comb \hex4|WideOr0~0 (
// Equation(s):
// \hex4|WideOr0~0_combout  = (\c0|numblocksUsedcounter|modifiedcounter|q [0] & ((\c0|numblocksUsedcounter|modifiedcounter|q [3]) # (\c0|numblocksUsedcounter|modifiedcounter|q [1] $ (\c0|numblocksUsedcounter|modifiedcounter|q [2])))) # 
// (!\c0|numblocksUsedcounter|modifiedcounter|q [0] & ((\c0|numblocksUsedcounter|modifiedcounter|q [1]) # (\c0|numblocksUsedcounter|modifiedcounter|q [3] $ (\c0|numblocksUsedcounter|modifiedcounter|q [2]))))

	.dataa(\c0|numblocksUsedcounter|modifiedcounter|q [1]),
	.datab(\c0|numblocksUsedcounter|modifiedcounter|q [3]),
	.datac(\c0|numblocksUsedcounter|modifiedcounter|q [0]),
	.datad(\c0|numblocksUsedcounter|modifiedcounter|q [2]),
	.cin(gnd),
	.combout(\hex4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex4|WideOr0~0 .lut_mask = 16'hDBEE;
defparam \hex4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N22
cycloneii_lcell_comb \d0|numblockscounter|modifiedcounter|q~3 (
// Equation(s):
// \d0|numblockscounter|modifiedcounter|q~3_combout  = (\d0|numblockscounter|modifiedcounter|q[3]~0_combout  & (\KEY~combout [0] & (\d0|numblockscounter|modifiedcounter|q [0] $ (\d0|numblockscounter|modifiedcounter|q [1]))))

	.dataa(\d0|numblockscounter|modifiedcounter|q [0]),
	.datab(\d0|numblockscounter|modifiedcounter|q[3]~0_combout ),
	.datac(\d0|numblockscounter|modifiedcounter|q [1]),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\d0|numblockscounter|modifiedcounter|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|q~3 .lut_mask = 16'h4800;
defparam \d0|numblockscounter|modifiedcounter|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N4
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[0]~28 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[0]~28_combout  = \d0|numblockscounter|clock1hz|q [0] $ (VCC)
// \d0|numblockscounter|clock1hz|q[0]~29  = CARRY(\d0|numblockscounter|clock1hz|q [0])

	.dataa(vcc),
	.datab(\d0|numblockscounter|clock1hz|q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|numblockscounter|clock1hz|q[0]~28_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[0]~29 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[0]~28 .lut_mask = 16'h33CC;
defparam \d0|numblockscounter|clock1hz|q[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N8
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[18]~66 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[18]~66_combout  = (\d0|numblockscounter|clock1hz|q [18] & ((GND) # (!\d0|numblockscounter|clock1hz|q[17]~65 ))) # (!\d0|numblockscounter|clock1hz|q [18] & (\d0|numblockscounter|clock1hz|q[17]~65  $ (GND)))
// \d0|numblockscounter|clock1hz|q[18]~67  = CARRY((\d0|numblockscounter|clock1hz|q [18]) # (!\d0|numblockscounter|clock1hz|q[17]~65 ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|clock1hz|q [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[17]~65 ),
	.combout(\d0|numblockscounter|clock1hz|q[18]~66_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[18]~67 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[18]~66 .lut_mask = 16'h3CCF;
defparam \d0|numblockscounter|clock1hz|q[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N12
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[20]~70 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[20]~70_combout  = (\d0|numblockscounter|clock1hz|q [20] & ((GND) # (!\d0|numblockscounter|clock1hz|q[19]~69 ))) # (!\d0|numblockscounter|clock1hz|q [20] & (\d0|numblockscounter|clock1hz|q[19]~69  $ (GND)))
// \d0|numblockscounter|clock1hz|q[20]~71  = CARRY((\d0|numblockscounter|clock1hz|q [20]) # (!\d0|numblockscounter|clock1hz|q[19]~69 ))

	.dataa(\d0|numblockscounter|clock1hz|q [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[19]~69 ),
	.combout(\d0|numblockscounter|clock1hz|q[20]~70_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[20]~71 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[20]~70 .lut_mask = 16'h5AAF;
defparam \d0|numblockscounter|clock1hz|q[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N14
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[21]~72 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[21]~72_combout  = (\d0|numblockscounter|clock1hz|q [21] & (\d0|numblockscounter|clock1hz|q[20]~71  & VCC)) # (!\d0|numblockscounter|clock1hz|q [21] & (!\d0|numblockscounter|clock1hz|q[20]~71 ))
// \d0|numblockscounter|clock1hz|q[21]~73  = CARRY((!\d0|numblockscounter|clock1hz|q [21] & !\d0|numblockscounter|clock1hz|q[20]~71 ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|clock1hz|q [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[20]~71 ),
	.combout(\d0|numblockscounter|clock1hz|q[21]~72_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[21]~73 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[21]~72 .lut_mask = 16'hC303;
defparam \d0|numblockscounter|clock1hz|q[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N16
cycloneii_lcell_comb \c0|Selector3~0 (
// Equation(s):
// \c0|Selector3~0_combout  = (\c0|current_state[2]~_Duplicate_1_regout  & (\KEY~combout [3] & (!\c0|current_state[3]~_Duplicate_1_regout ))) # (!\c0|current_state[2]~_Duplicate_1_regout  & (((\KEY~combout [1]))))

	.dataa(\KEY~combout [3]),
	.datab(\c0|current_state[3]~_Duplicate_1_regout ),
	.datac(\c0|current_state[2]~_Duplicate_1_regout ),
	.datad(\KEY~combout [1]),
	.cin(gnd),
	.combout(\c0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector3~0 .lut_mask = 16'h2F20;
defparam \c0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N12
cycloneii_lcell_comb \c0|Selector3~1 (
// Equation(s):
// \c0|Selector3~1_combout  = (\c0|current_state[1]~_Duplicate_1_regout  & ((\c0|Selector2~0_combout ))) # (!\c0|current_state[1]~_Duplicate_1_regout  & (\c0|Selector3~0_combout ))

	.dataa(vcc),
	.datab(\c0|current_state[1]~_Duplicate_1_regout ),
	.datac(\c0|Selector3~0_combout ),
	.datad(\c0|Selector2~0_combout ),
	.cin(gnd),
	.combout(\c0|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \c0|Selector3~1 .lut_mask = 16'hFC30;
defparam \c0|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y8_N13
cycloneii_lcell_ff \c0|current_state[0]~_Duplicate_1 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\c0|Selector3~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\c0|current_state[0]~_Duplicate_1_regout ));

// Location: LCCOMB_X59_Y8_N26
cycloneii_lcell_comb \d0|blockenable~0 (
// Equation(s):
// \d0|blockenable~0_combout  = (\d0|blockenable~regout  & ((\c0|current_state[2]~_Duplicate_1_regout ) # ((\c0|current_state[3]~_Duplicate_1_regout ) # (\c0|current_state[0]~_Duplicate_1_regout ))))

	.dataa(\c0|current_state[2]~_Duplicate_1_regout ),
	.datab(\c0|current_state[3]~_Duplicate_1_regout ),
	.datac(\d0|blockenable~regout ),
	.datad(\c0|current_state[0]~_Duplicate_1_regout ),
	.cin(gnd),
	.combout(\d0|blockenable~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|blockenable~0 .lut_mask = 16'hF0E0;
defparam \d0|blockenable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y8_N20
cycloneii_lcell_comb \d0|blockenable~1 (
// Equation(s):
// \d0|blockenable~1_combout  = (\d0|blockenable~0_combout ) # ((\c0|Decoder0~0_combout  & !\c0|current_state[3]~_Duplicate_1_regout ))

	.dataa(\c0|Decoder0~0_combout ),
	.datab(\c0|current_state[3]~_Duplicate_1_regout ),
	.datac(vcc),
	.datad(\d0|blockenable~0_combout ),
	.cin(gnd),
	.combout(\d0|blockenable~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|blockenable~1 .lut_mask = 16'hFF22;
defparam \d0|blockenable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y8_N21
cycloneii_lcell_ff \d0|blockenable (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|blockenable~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|blockenable~regout ));

// Location: LCCOMB_X42_Y8_N0
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[7]~31 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[7]~31_combout  = (\d0|blockenable~regout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|blockenable~regout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[7]~31 .lut_mask = 16'hFF0F;
defparam \d0|numblockscounter|clock1hz|q[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y8_N15
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[21]~72_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [21]));

// Location: LCCOMB_X41_Y8_N18
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[23]~76 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[23]~76_combout  = (\d0|numblockscounter|clock1hz|q [23] & (\d0|numblockscounter|clock1hz|q[22]~75  & VCC)) # (!\d0|numblockscounter|clock1hz|q [23] & (!\d0|numblockscounter|clock1hz|q[22]~75 ))
// \d0|numblockscounter|clock1hz|q[23]~77  = CARRY((!\d0|numblockscounter|clock1hz|q [23] & !\d0|numblockscounter|clock1hz|q[22]~75 ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|clock1hz|q [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[22]~75 ),
	.combout(\d0|numblockscounter|clock1hz|q[23]~76_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[23]~77 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[23]~76 .lut_mask = 16'hC303;
defparam \d0|numblockscounter|clock1hz|q[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y8_N19
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[23]~76_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [23]));

// Location: LCFF_X41_Y8_N13
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[20]~70_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [20]));

// Location: LCCOMB_X41_Y8_N30
cycloneii_lcell_comb \d0|numblockscounter|Equal1~8 (
// Equation(s):
// \d0|numblockscounter|Equal1~8_combout  = (\d0|numblockscounter|clock1hz|q [22]) # ((\d0|numblockscounter|clock1hz|q [23]) # ((\d0|numblockscounter|clock1hz|q [21]) # (\d0|numblockscounter|clock1hz|q [20])))

	.dataa(\d0|numblockscounter|clock1hz|q [22]),
	.datab(\d0|numblockscounter|clock1hz|q [23]),
	.datac(\d0|numblockscounter|clock1hz|q [21]),
	.datad(\d0|numblockscounter|clock1hz|q [20]),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~8 .lut_mask = 16'hFFFE;
defparam \d0|numblockscounter|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N20
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[24]~78 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[24]~78_combout  = (\d0|numblockscounter|clock1hz|q [24] & ((GND) # (!\d0|numblockscounter|clock1hz|q[23]~77 ))) # (!\d0|numblockscounter|clock1hz|q [24] & (\d0|numblockscounter|clock1hz|q[23]~77  $ (GND)))
// \d0|numblockscounter|clock1hz|q[24]~79  = CARRY((\d0|numblockscounter|clock1hz|q [24]) # (!\d0|numblockscounter|clock1hz|q[23]~77 ))

	.dataa(\d0|numblockscounter|clock1hz|q [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[23]~77 ),
	.combout(\d0|numblockscounter|clock1hz|q[24]~78_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[24]~79 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[24]~78 .lut_mask = 16'h5AAF;
defparam \d0|numblockscounter|clock1hz|q[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y8_N22
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[25]~80 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[25]~80_combout  = (\d0|numblockscounter|clock1hz|q [25] & (\d0|numblockscounter|clock1hz|q[24]~79  & VCC)) # (!\d0|numblockscounter|clock1hz|q [25] & (!\d0|numblockscounter|clock1hz|q[24]~79 ))
// \d0|numblockscounter|clock1hz|q[25]~81  = CARRY((!\d0|numblockscounter|clock1hz|q [25] & !\d0|numblockscounter|clock1hz|q[24]~79 ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|clock1hz|q [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[24]~79 ),
	.combout(\d0|numblockscounter|clock1hz|q[25]~80_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[25]~81 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[25]~80 .lut_mask = 16'hC303;
defparam \d0|numblockscounter|clock1hz|q[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y8_N23
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[25]~80_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [25]));

// Location: LCFF_X41_Y8_N25
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[26]~82_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [26]));

// Location: LCFF_X41_Y8_N21
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[24]~78_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [24]));

// Location: LCCOMB_X42_Y8_N2
cycloneii_lcell_comb \d0|numblockscounter|Equal1~9 (
// Equation(s):
// \d0|numblockscounter|Equal1~9_combout  = (\d0|numblockscounter|clock1hz|q [27]) # ((\d0|numblockscounter|clock1hz|q [26]) # ((\d0|numblockscounter|clock1hz|q [24]) # (\d0|numblockscounter|clock1hz|q [25])))

	.dataa(\d0|numblockscounter|clock1hz|q [27]),
	.datab(\d0|numblockscounter|clock1hz|q [26]),
	.datac(\d0|numblockscounter|clock1hz|q [24]),
	.datad(\d0|numblockscounter|clock1hz|q [25]),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~9 .lut_mask = 16'hFFFE;
defparam \d0|numblockscounter|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N28
cycloneii_lcell_comb \d0|numblockscounter|Equal1~10 (
// Equation(s):
// \d0|numblockscounter|Equal1~10_combout  = (\d0|numblockscounter|Equal1~7_combout ) # ((\d0|numblockscounter|Equal1~8_combout ) # (\d0|numblockscounter|Equal1~9_combout ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|Equal1~7_combout ),
	.datac(\d0|numblockscounter|Equal1~8_combout ),
	.datad(\d0|numblockscounter|Equal1~9_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~10 .lut_mask = 16'hFFFC;
defparam \d0|numblockscounter|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N20
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[8]~46 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[8]~46_combout  = (\d0|numblockscounter|clock1hz|q [8] & ((GND) # (!\d0|numblockscounter|clock1hz|q[7]~45 ))) # (!\d0|numblockscounter|clock1hz|q [8] & (\d0|numblockscounter|clock1hz|q[7]~45  $ (GND)))
// \d0|numblockscounter|clock1hz|q[8]~47  = CARRY((\d0|numblockscounter|clock1hz|q [8]) # (!\d0|numblockscounter|clock1hz|q[7]~45 ))

	.dataa(\d0|numblockscounter|clock1hz|q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[7]~45 ),
	.combout(\d0|numblockscounter|clock1hz|q[8]~46_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[8]~47 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[8]~46 .lut_mask = 16'h5AAF;
defparam \d0|numblockscounter|clock1hz|q[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y9_N21
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[8]~46_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [8]));

// Location: LCCOMB_X42_Y9_N2
cycloneii_lcell_comb \d0|numblockscounter|Equal1~4 (
// Equation(s):
// \d0|numblockscounter|Equal1~4_combout  = (\d0|numblockscounter|clock1hz|q [10]) # ((\d0|numblockscounter|clock1hz|q [11]) # ((\d0|numblockscounter|clock1hz|q [8]) # (\d0|numblockscounter|clock1hz|q [9])))

	.dataa(\d0|numblockscounter|clock1hz|q [10]),
	.datab(\d0|numblockscounter|clock1hz|q [11]),
	.datac(\d0|numblockscounter|clock1hz|q [8]),
	.datad(\d0|numblockscounter|clock1hz|q [9]),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~4 .lut_mask = 16'hFFFE;
defparam \d0|numblockscounter|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N6
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[1]~32 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[1]~32_combout  = (\d0|numblockscounter|clock1hz|q [1] & (\d0|numblockscounter|clock1hz|q[0]~29  & VCC)) # (!\d0|numblockscounter|clock1hz|q [1] & (!\d0|numblockscounter|clock1hz|q[0]~29 ))
// \d0|numblockscounter|clock1hz|q[1]~33  = CARRY((!\d0|numblockscounter|clock1hz|q [1] & !\d0|numblockscounter|clock1hz|q[0]~29 ))

	.dataa(\d0|numblockscounter|clock1hz|q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[0]~29 ),
	.combout(\d0|numblockscounter|clock1hz|q[1]~32_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[1]~33 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[1]~32 .lut_mask = 16'hA505;
defparam \d0|numblockscounter|clock1hz|q[1]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y9_N7
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[1]~32_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [1]));

// Location: LCCOMB_X41_Y9_N0
cycloneii_lcell_comb \d0|numblockscounter|Equal1~2 (
// Equation(s):
// \d0|numblockscounter|Equal1~2_combout  = (\d0|numblockscounter|clock1hz|q [3]) # ((\d0|numblockscounter|clock1hz|q [2]) # ((\d0|numblockscounter|clock1hz|q [0]) # (\d0|numblockscounter|clock1hz|q [1])))

	.dataa(\d0|numblockscounter|clock1hz|q [3]),
	.datab(\d0|numblockscounter|clock1hz|q [2]),
	.datac(\d0|numblockscounter|clock1hz|q [0]),
	.datad(\d0|numblockscounter|clock1hz|q [1]),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~2 .lut_mask = 16'hFFFE;
defparam \d0|numblockscounter|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y9_N16
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[6]~42 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[6]~42_combout  = (\d0|numblockscounter|clock1hz|q [6] & ((GND) # (!\d0|numblockscounter|clock1hz|q[5]~41 ))) # (!\d0|numblockscounter|clock1hz|q [6] & (\d0|numblockscounter|clock1hz|q[5]~41  $ (GND)))
// \d0|numblockscounter|clock1hz|q[6]~43  = CARRY((\d0|numblockscounter|clock1hz|q [6]) # (!\d0|numblockscounter|clock1hz|q[5]~41 ))

	.dataa(\d0|numblockscounter|clock1hz|q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[5]~41 ),
	.combout(\d0|numblockscounter|clock1hz|q[6]~42_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[6]~43 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[6]~42 .lut_mask = 16'h5AAF;
defparam \d0|numblockscounter|clock1hz|q[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y9_N17
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[6]~42_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [6]));

// Location: LCCOMB_X41_Y9_N12
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[4]~38 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[4]~38_combout  = (\d0|numblockscounter|clock1hz|q [4] & ((GND) # (!\d0|numblockscounter|clock1hz|q[3]~37 ))) # (!\d0|numblockscounter|clock1hz|q [4] & (\d0|numblockscounter|clock1hz|q[3]~37  $ (GND)))
// \d0|numblockscounter|clock1hz|q[4]~39  = CARRY((\d0|numblockscounter|clock1hz|q [4]) # (!\d0|numblockscounter|clock1hz|q[3]~37 ))

	.dataa(\d0|numblockscounter|clock1hz|q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[3]~37 ),
	.combout(\d0|numblockscounter|clock1hz|q[4]~38_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[4]~39 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[4]~38 .lut_mask = 16'h5AAF;
defparam \d0|numblockscounter|clock1hz|q[4]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y9_N13
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[4]~38_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [4]));

// Location: LCCOMB_X42_Y9_N0
cycloneii_lcell_comb \d0|numblockscounter|Equal1~3 (
// Equation(s):
// \d0|numblockscounter|Equal1~3_combout  = (\d0|numblockscounter|clock1hz|q [5]) # ((\d0|numblockscounter|clock1hz|q [6]) # ((\d0|numblockscounter|clock1hz|q [7]) # (\d0|numblockscounter|clock1hz|q [4])))

	.dataa(\d0|numblockscounter|clock1hz|q [5]),
	.datab(\d0|numblockscounter|clock1hz|q [6]),
	.datac(\d0|numblockscounter|clock1hz|q [7]),
	.datad(\d0|numblockscounter|clock1hz|q [4]),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~3 .lut_mask = 16'hFFFE;
defparam \d0|numblockscounter|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N8
cycloneii_lcell_comb \d0|numblockscounter|Equal1~6 (
// Equation(s):
// \d0|numblockscounter|Equal1~6_combout  = (\d0|numblockscounter|Equal1~5_combout ) # ((\d0|numblockscounter|Equal1~4_combout ) # ((\d0|numblockscounter|Equal1~2_combout ) # (\d0|numblockscounter|Equal1~3_combout )))

	.dataa(\d0|numblockscounter|Equal1~5_combout ),
	.datab(\d0|numblockscounter|Equal1~4_combout ),
	.datac(\d0|numblockscounter|Equal1~2_combout ),
	.datad(\d0|numblockscounter|Equal1~3_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~6 .lut_mask = 16'hFFFE;
defparam \d0|numblockscounter|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N22
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[7]~30 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[7]~30_combout  = ((!\d0|numblockscounter|Equal1~10_combout  & !\d0|numblockscounter|Equal1~6_combout )) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(\d0|numblockscounter|Equal1~10_combout ),
	.datac(\KEY~combout [0]),
	.datad(\d0|numblockscounter|Equal1~6_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[7]~30 .lut_mask = 16'h0F3F;
defparam \d0|numblockscounter|clock1hz|q[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y9_N5
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[0]~28_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [0]));

// Location: LCCOMB_X41_Y9_N8
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[2]~34 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[2]~34_combout  = (\d0|numblockscounter|clock1hz|q [2] & ((GND) # (!\d0|numblockscounter|clock1hz|q[1]~33 ))) # (!\d0|numblockscounter|clock1hz|q [2] & (\d0|numblockscounter|clock1hz|q[1]~33  $ (GND)))
// \d0|numblockscounter|clock1hz|q[2]~35  = CARRY((\d0|numblockscounter|clock1hz|q [2]) # (!\d0|numblockscounter|clock1hz|q[1]~33 ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|clock1hz|q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[1]~33 ),
	.combout(\d0|numblockscounter|clock1hz|q[2]~34_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[2]~35 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[2]~34 .lut_mask = 16'h3CCF;
defparam \d0|numblockscounter|clock1hz|q[2]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y9_N9
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[2]~34_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [2]));

// Location: LCCOMB_X41_Y9_N14
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[5]~40 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[5]~40_combout  = (\d0|numblockscounter|clock1hz|q [5] & (\d0|numblockscounter|clock1hz|q[4]~39  & VCC)) # (!\d0|numblockscounter|clock1hz|q [5] & (!\d0|numblockscounter|clock1hz|q[4]~39 ))
// \d0|numblockscounter|clock1hz|q[5]~41  = CARRY((!\d0|numblockscounter|clock1hz|q [5] & !\d0|numblockscounter|clock1hz|q[4]~39 ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|clock1hz|q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[4]~39 ),
	.combout(\d0|numblockscounter|clock1hz|q[5]~40_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[5]~41 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[5]~40 .lut_mask = 16'hC303;
defparam \d0|numblockscounter|clock1hz|q[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y9_N15
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[5]~40_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [5]));

// Location: LCCOMB_X41_Y9_N18
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[7]~44 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[7]~44_combout  = (\d0|numblockscounter|clock1hz|q [7] & (\d0|numblockscounter|clock1hz|q[6]~43  & VCC)) # (!\d0|numblockscounter|clock1hz|q [7] & (!\d0|numblockscounter|clock1hz|q[6]~43 ))
// \d0|numblockscounter|clock1hz|q[7]~45  = CARRY((!\d0|numblockscounter|clock1hz|q [7] & !\d0|numblockscounter|clock1hz|q[6]~43 ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|clock1hz|q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[6]~43 ),
	.combout(\d0|numblockscounter|clock1hz|q[7]~44_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[7]~45 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[7]~44 .lut_mask = 16'hC303;
defparam \d0|numblockscounter|clock1hz|q[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y9_N19
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[7]~44_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [7]));

// Location: LCCOMB_X41_Y9_N22
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[9]~48 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[9]~48_combout  = (\d0|numblockscounter|clock1hz|q [9] & (\d0|numblockscounter|clock1hz|q[8]~47  & VCC)) # (!\d0|numblockscounter|clock1hz|q [9] & (!\d0|numblockscounter|clock1hz|q[8]~47 ))
// \d0|numblockscounter|clock1hz|q[9]~49  = CARRY((!\d0|numblockscounter|clock1hz|q [9] & !\d0|numblockscounter|clock1hz|q[8]~47 ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|clock1hz|q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[8]~47 ),
	.combout(\d0|numblockscounter|clock1hz|q[9]~48_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[9]~49 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[9]~48 .lut_mask = 16'hC303;
defparam \d0|numblockscounter|clock1hz|q[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y9_N23
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[9]~48_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [9]));

// Location: LCCOMB_X41_Y9_N26
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[11]~52 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[11]~52_combout  = (\d0|numblockscounter|clock1hz|q [11] & (\d0|numblockscounter|clock1hz|q[10]~51  & VCC)) # (!\d0|numblockscounter|clock1hz|q [11] & (!\d0|numblockscounter|clock1hz|q[10]~51 ))
// \d0|numblockscounter|clock1hz|q[11]~53  = CARRY((!\d0|numblockscounter|clock1hz|q [11] & !\d0|numblockscounter|clock1hz|q[10]~51 ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|clock1hz|q [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[10]~51 ),
	.combout(\d0|numblockscounter|clock1hz|q[11]~52_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[11]~53 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[11]~52 .lut_mask = 16'hC303;
defparam \d0|numblockscounter|clock1hz|q[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y9_N27
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[11]~52_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [11]));

// Location: LCCOMB_X41_Y9_N28
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[12]~54 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[12]~54_combout  = (\d0|numblockscounter|clock1hz|q [12] & ((GND) # (!\d0|numblockscounter|clock1hz|q[11]~53 ))) # (!\d0|numblockscounter|clock1hz|q [12] & (\d0|numblockscounter|clock1hz|q[11]~53  $ (GND)))
// \d0|numblockscounter|clock1hz|q[12]~55  = CARRY((\d0|numblockscounter|clock1hz|q [12]) # (!\d0|numblockscounter|clock1hz|q[11]~53 ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|clock1hz|q [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[11]~53 ),
	.combout(\d0|numblockscounter|clock1hz|q[12]~54_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[12]~55 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[12]~54 .lut_mask = 16'h3CCF;
defparam \d0|numblockscounter|clock1hz|q[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y9_N29
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[12]~54_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [12]));

// Location: LCCOMB_X41_Y9_N30
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[13]~56 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[13]~56_combout  = (\d0|numblockscounter|clock1hz|q [13] & (\d0|numblockscounter|clock1hz|q[12]~55  & VCC)) # (!\d0|numblockscounter|clock1hz|q [13] & (!\d0|numblockscounter|clock1hz|q[12]~55 ))
// \d0|numblockscounter|clock1hz|q[13]~57  = CARRY((!\d0|numblockscounter|clock1hz|q [13] & !\d0|numblockscounter|clock1hz|q[12]~55 ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|clock1hz|q [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[12]~55 ),
	.combout(\d0|numblockscounter|clock1hz|q[13]~56_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[13]~57 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[13]~56 .lut_mask = 16'hC303;
defparam \d0|numblockscounter|clock1hz|q[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y9_N31
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[13]~56_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [13]));

// Location: LCCOMB_X41_Y8_N0
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[14]~58 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[14]~58_combout  = (\d0|numblockscounter|clock1hz|q [14] & ((GND) # (!\d0|numblockscounter|clock1hz|q[13]~57 ))) # (!\d0|numblockscounter|clock1hz|q [14] & (\d0|numblockscounter|clock1hz|q[13]~57  $ (GND)))
// \d0|numblockscounter|clock1hz|q[14]~59  = CARRY((\d0|numblockscounter|clock1hz|q [14]) # (!\d0|numblockscounter|clock1hz|q[13]~57 ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|clock1hz|q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[13]~57 ),
	.combout(\d0|numblockscounter|clock1hz|q[14]~58_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[14]~59 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[14]~58 .lut_mask = 16'h3CCF;
defparam \d0|numblockscounter|clock1hz|q[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y8_N1
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[14]~58_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [14]));

// Location: LCCOMB_X41_Y8_N2
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[15]~60 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[15]~60_combout  = (\d0|numblockscounter|clock1hz|q [15] & (\d0|numblockscounter|clock1hz|q[14]~59  & VCC)) # (!\d0|numblockscounter|clock1hz|q [15] & (!\d0|numblockscounter|clock1hz|q[14]~59 ))
// \d0|numblockscounter|clock1hz|q[15]~61  = CARRY((!\d0|numblockscounter|clock1hz|q [15] & !\d0|numblockscounter|clock1hz|q[14]~59 ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|clock1hz|q [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[14]~59 ),
	.combout(\d0|numblockscounter|clock1hz|q[15]~60_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[15]~61 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[15]~60 .lut_mask = 16'hC303;
defparam \d0|numblockscounter|clock1hz|q[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y8_N3
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[15]~60_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [15]));

// Location: LCCOMB_X41_Y8_N4
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[16]~62 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[16]~62_combout  = (\d0|numblockscounter|clock1hz|q [16] & ((GND) # (!\d0|numblockscounter|clock1hz|q[15]~61 ))) # (!\d0|numblockscounter|clock1hz|q [16] & (\d0|numblockscounter|clock1hz|q[15]~61  $ (GND)))
// \d0|numblockscounter|clock1hz|q[16]~63  = CARRY((\d0|numblockscounter|clock1hz|q [16]) # (!\d0|numblockscounter|clock1hz|q[15]~61 ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|clock1hz|q [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[15]~61 ),
	.combout(\d0|numblockscounter|clock1hz|q[16]~62_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[16]~63 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[16]~62 .lut_mask = 16'h3CCF;
defparam \d0|numblockscounter|clock1hz|q[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y8_N5
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[16]~62_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [16]));

// Location: LCCOMB_X41_Y8_N6
cycloneii_lcell_comb \d0|numblockscounter|clock1hz|q[17]~64 (
// Equation(s):
// \d0|numblockscounter|clock1hz|q[17]~64_combout  = (\d0|numblockscounter|clock1hz|q [17] & (\d0|numblockscounter|clock1hz|q[16]~63  & VCC)) # (!\d0|numblockscounter|clock1hz|q [17] & (!\d0|numblockscounter|clock1hz|q[16]~63 ))
// \d0|numblockscounter|clock1hz|q[17]~65  = CARRY((!\d0|numblockscounter|clock1hz|q [17] & !\d0|numblockscounter|clock1hz|q[16]~63 ))

	.dataa(\d0|numblockscounter|clock1hz|q [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|numblockscounter|clock1hz|q[16]~63 ),
	.combout(\d0|numblockscounter|clock1hz|q[17]~64_combout ),
	.cout(\d0|numblockscounter|clock1hz|q[17]~65 ));
// synopsys translate_off
defparam \d0|numblockscounter|clock1hz|q[17]~64 .lut_mask = 16'hA505;
defparam \d0|numblockscounter|clock1hz|q[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X41_Y8_N9
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[18]~66_combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [18]));

// Location: LCFF_X41_Y8_N7
cycloneii_lcell_ff \d0|numblockscounter|clock1hz|q[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|clock1hz|q[17]~64_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\d0|numblockscounter|clock1hz|q[7]~30_combout ),
	.ena(\d0|numblockscounter|clock1hz|q[7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|clock1hz|q [17]));

// Location: LCCOMB_X41_Y8_N28
cycloneii_lcell_comb \d0|numblockscounter|Equal1~7 (
// Equation(s):
// \d0|numblockscounter|Equal1~7_combout  = (\d0|numblockscounter|clock1hz|q [19]) # ((\d0|numblockscounter|clock1hz|q [18]) # ((\d0|numblockscounter|clock1hz|q [16]) # (\d0|numblockscounter|clock1hz|q [17])))

	.dataa(\d0|numblockscounter|clock1hz|q [19]),
	.datab(\d0|numblockscounter|clock1hz|q [18]),
	.datac(\d0|numblockscounter|clock1hz|q [16]),
	.datad(\d0|numblockscounter|clock1hz|q [17]),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~7 .lut_mask = 16'hFFFE;
defparam \d0|numblockscounter|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y8_N8
cycloneii_lcell_comb \d0|numblockscounter|Equal1~11 (
// Equation(s):
// \d0|numblockscounter|Equal1~11_combout  = (!\d0|numblockscounter|Equal1~9_combout  & (!\d0|numblockscounter|Equal1~7_combout  & (!\d0|numblockscounter|Equal1~8_combout  & !\d0|numblockscounter|Equal1~6_combout )))

	.dataa(\d0|numblockscounter|Equal1~9_combout ),
	.datab(\d0|numblockscounter|Equal1~7_combout ),
	.datac(\d0|numblockscounter|Equal1~8_combout ),
	.datad(\d0|numblockscounter|Equal1~6_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|Equal1~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|Equal1~11 .lut_mask = 16'h0001;
defparam \d0|numblockscounter|Equal1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y8_N9
cycloneii_lcell_ff \d0|numblockscounter|outEnable (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|Equal1~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|outEnable~regout ));

// Location: LCCOMB_X1_Y16_N4
cycloneii_lcell_comb \d0|numblockscounter|modifiedcounter|q[3]~2 (
// Equation(s):
// \d0|numblockscounter|modifiedcounter|q[3]~2_combout  = (\d0|numblockscounter|outEnable~regout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|numblockscounter|outEnable~regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\d0|numblockscounter|modifiedcounter|q[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|q[3]~2 .lut_mask = 16'hF0FF;
defparam \d0|numblockscounter|modifiedcounter|q[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y16_N23
cycloneii_lcell_ff \d0|numblockscounter|modifiedcounter|q[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|modifiedcounter|q~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|numblockscounter|modifiedcounter|q[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|modifiedcounter|q [1]));

// Location: LCCOMB_X1_Y16_N18
cycloneii_lcell_comb \d0|numblockscounter|modifiedcounter|Add0~0 (
// Equation(s):
// \d0|numblockscounter|modifiedcounter|Add0~0_combout  = \d0|numblockscounter|modifiedcounter|q [2] $ (((\d0|numblockscounter|modifiedcounter|q [1] & \d0|numblockscounter|modifiedcounter|q [0])))

	.dataa(vcc),
	.datab(\d0|numblockscounter|modifiedcounter|q [1]),
	.datac(\d0|numblockscounter|modifiedcounter|q [2]),
	.datad(\d0|numblockscounter|modifiedcounter|q [0]),
	.cin(gnd),
	.combout(\d0|numblockscounter|modifiedcounter|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|Add0~0 .lut_mask = 16'h3CF0;
defparam \d0|numblockscounter|modifiedcounter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N8
cycloneii_lcell_comb \d0|numblockscounter|modifiedcounter|q~4 (
// Equation(s):
// \d0|numblockscounter|modifiedcounter|q~4_combout  = (\d0|numblockscounter|modifiedcounter|Add0~0_combout  & (\KEY~combout [0] & \d0|numblockscounter|modifiedcounter|q[3]~0_combout ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|modifiedcounter|Add0~0_combout ),
	.datac(\KEY~combout [0]),
	.datad(\d0|numblockscounter|modifiedcounter|q[3]~0_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|modifiedcounter|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|q~4 .lut_mask = 16'hC000;
defparam \d0|numblockscounter|modifiedcounter|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y16_N9
cycloneii_lcell_ff \d0|numblockscounter|modifiedcounter|q[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|modifiedcounter|q~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|numblockscounter|modifiedcounter|q[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|modifiedcounter|q [2]));

// Location: LCCOMB_X1_Y16_N28
cycloneii_lcell_comb \d0|numblockscounter|modifiedcounter|Add0~1 (
// Equation(s):
// \d0|numblockscounter|modifiedcounter|Add0~1_combout  = \d0|numblockscounter|modifiedcounter|q [3] $ (((\d0|numblockscounter|modifiedcounter|q [0] & (\d0|numblockscounter|modifiedcounter|q [1] & \d0|numblockscounter|modifiedcounter|q [2]))))

	.dataa(\d0|numblockscounter|modifiedcounter|q [0]),
	.datab(\d0|numblockscounter|modifiedcounter|q [1]),
	.datac(\d0|numblockscounter|modifiedcounter|q [2]),
	.datad(\d0|numblockscounter|modifiedcounter|q [3]),
	.cin(gnd),
	.combout(\d0|numblockscounter|modifiedcounter|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|Add0~1 .lut_mask = 16'h7F80;
defparam \d0|numblockscounter|modifiedcounter|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N6
cycloneii_lcell_comb \d0|numblockscounter|modifiedcounter|q~5 (
// Equation(s):
// \d0|numblockscounter|modifiedcounter|q~5_combout  = (\d0|numblockscounter|modifiedcounter|Add0~1_combout  & (\KEY~combout [0] & \d0|numblockscounter|modifiedcounter|q[3]~0_combout ))

	.dataa(vcc),
	.datab(\d0|numblockscounter|modifiedcounter|Add0~1_combout ),
	.datac(\KEY~combout [0]),
	.datad(\d0|numblockscounter|modifiedcounter|q[3]~0_combout ),
	.cin(gnd),
	.combout(\d0|numblockscounter|modifiedcounter|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|q~5 .lut_mask = 16'hC000;
defparam \d0|numblockscounter|modifiedcounter|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y16_N7
cycloneii_lcell_ff \d0|numblockscounter|modifiedcounter|q[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|modifiedcounter|q~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|numblockscounter|modifiedcounter|q[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|modifiedcounter|q [3]));

// Location: LCCOMB_X1_Y16_N2
cycloneii_lcell_comb \d0|numblockscounter|modifiedcounter|q[3]~0 (
// Equation(s):
// \d0|numblockscounter|modifiedcounter|q[3]~0_combout  = (\d0|numblockscounter|modifiedcounter|q [0]) # ((\d0|numblockscounter|modifiedcounter|q [1]) # ((\d0|numblockscounter|modifiedcounter|q [3]) # (!\d0|numblockscounter|modifiedcounter|q [2])))

	.dataa(\d0|numblockscounter|modifiedcounter|q [0]),
	.datab(\d0|numblockscounter|modifiedcounter|q [1]),
	.datac(\d0|numblockscounter|modifiedcounter|q [2]),
	.datad(\d0|numblockscounter|modifiedcounter|q [3]),
	.cin(gnd),
	.combout(\d0|numblockscounter|modifiedcounter|q[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|q[3]~0 .lut_mask = 16'hFFEF;
defparam \d0|numblockscounter|modifiedcounter|q[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N12
cycloneii_lcell_comb \d0|numblockscounter|modifiedcounter|q~1 (
// Equation(s):
// \d0|numblockscounter|modifiedcounter|q~1_combout  = (\d0|numblockscounter|modifiedcounter|q[3]~0_combout  & (!\d0|numblockscounter|modifiedcounter|q [0] & \KEY~combout [0]))

	.dataa(vcc),
	.datab(\d0|numblockscounter|modifiedcounter|q[3]~0_combout ),
	.datac(\d0|numblockscounter|modifiedcounter|q [0]),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\d0|numblockscounter|modifiedcounter|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|numblockscounter|modifiedcounter|q~1 .lut_mask = 16'h0C00;
defparam \d0|numblockscounter|modifiedcounter|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y16_N13
cycloneii_lcell_ff \d0|numblockscounter|modifiedcounter|q[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|numblockscounter|modifiedcounter|q~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|numblockscounter|modifiedcounter|q[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|numblockscounter|modifiedcounter|q [0]));

// Location: LCCOMB_X1_Y16_N24
cycloneii_lcell_comb \hex5|WideOr6~0 (
// Equation(s):
// \hex5|WideOr6~0_combout  = (\d0|numblockscounter|modifiedcounter|q [2] & (!\d0|numblockscounter|modifiedcounter|q [1] & (\d0|numblockscounter|modifiedcounter|q [0] $ (!\d0|numblockscounter|modifiedcounter|q [3])))) # 
// (!\d0|numblockscounter|modifiedcounter|q [2] & (\d0|numblockscounter|modifiedcounter|q [0] & (\d0|numblockscounter|modifiedcounter|q [1] $ (!\d0|numblockscounter|modifiedcounter|q [3]))))

	.dataa(\d0|numblockscounter|modifiedcounter|q [0]),
	.datab(\d0|numblockscounter|modifiedcounter|q [1]),
	.datac(\d0|numblockscounter|modifiedcounter|q [2]),
	.datad(\d0|numblockscounter|modifiedcounter|q [3]),
	.cin(gnd),
	.combout(\hex5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr6~0 .lut_mask = 16'h2812;
defparam \hex5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N10
cycloneii_lcell_comb \hex5|WideOr5~0 (
// Equation(s):
// \hex5|WideOr5~0_combout  = (\d0|numblockscounter|modifiedcounter|q [1] & ((\d0|numblockscounter|modifiedcounter|q [0] & ((\d0|numblockscounter|modifiedcounter|q [3]))) # (!\d0|numblockscounter|modifiedcounter|q [0] & 
// (\d0|numblockscounter|modifiedcounter|q [2])))) # (!\d0|numblockscounter|modifiedcounter|q [1] & (\d0|numblockscounter|modifiedcounter|q [2] & (\d0|numblockscounter|modifiedcounter|q [0] $ (\d0|numblockscounter|modifiedcounter|q [3]))))

	.dataa(\d0|numblockscounter|modifiedcounter|q [0]),
	.datab(\d0|numblockscounter|modifiedcounter|q [1]),
	.datac(\d0|numblockscounter|modifiedcounter|q [2]),
	.datad(\d0|numblockscounter|modifiedcounter|q [3]),
	.cin(gnd),
	.combout(\hex5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr5~0 .lut_mask = 16'hD860;
defparam \hex5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N16
cycloneii_lcell_comb \hex5|WideOr4~0 (
// Equation(s):
// \hex5|WideOr4~0_combout  = (\d0|numblockscounter|modifiedcounter|q [2] & (\d0|numblockscounter|modifiedcounter|q [3] & ((\d0|numblockscounter|modifiedcounter|q [1]) # (!\d0|numblockscounter|modifiedcounter|q [0])))) # 
// (!\d0|numblockscounter|modifiedcounter|q [2] & (!\d0|numblockscounter|modifiedcounter|q [0] & (\d0|numblockscounter|modifiedcounter|q [1] & !\d0|numblockscounter|modifiedcounter|q [3])))

	.dataa(\d0|numblockscounter|modifiedcounter|q [0]),
	.datab(\d0|numblockscounter|modifiedcounter|q [1]),
	.datac(\d0|numblockscounter|modifiedcounter|q [2]),
	.datad(\d0|numblockscounter|modifiedcounter|q [3]),
	.cin(gnd),
	.combout(\hex5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr4~0 .lut_mask = 16'hD004;
defparam \hex5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N14
cycloneii_lcell_comb \hex5|WideOr3~0 (
// Equation(s):
// \hex5|WideOr3~0_combout  = (\d0|numblockscounter|modifiedcounter|q [0] & (\d0|numblockscounter|modifiedcounter|q [1] $ ((!\d0|numblockscounter|modifiedcounter|q [2])))) # (!\d0|numblockscounter|modifiedcounter|q [0] & 
// ((\d0|numblockscounter|modifiedcounter|q [1] & (!\d0|numblockscounter|modifiedcounter|q [2] & \d0|numblockscounter|modifiedcounter|q [3])) # (!\d0|numblockscounter|modifiedcounter|q [1] & (\d0|numblockscounter|modifiedcounter|q [2] & 
// !\d0|numblockscounter|modifiedcounter|q [3]))))

	.dataa(\d0|numblockscounter|modifiedcounter|q [0]),
	.datab(\d0|numblockscounter|modifiedcounter|q [1]),
	.datac(\d0|numblockscounter|modifiedcounter|q [2]),
	.datad(\d0|numblockscounter|modifiedcounter|q [3]),
	.cin(gnd),
	.combout(\hex5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr3~0 .lut_mask = 16'h8692;
defparam \hex5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N20
cycloneii_lcell_comb \hex5|WideOr2~0 (
// Equation(s):
// \hex5|WideOr2~0_combout  = (\d0|numblockscounter|modifiedcounter|q [1] & (\d0|numblockscounter|modifiedcounter|q [0] & ((!\d0|numblockscounter|modifiedcounter|q [3])))) # (!\d0|numblockscounter|modifiedcounter|q [1] & 
// ((\d0|numblockscounter|modifiedcounter|q [2] & ((!\d0|numblockscounter|modifiedcounter|q [3]))) # (!\d0|numblockscounter|modifiedcounter|q [2] & (\d0|numblockscounter|modifiedcounter|q [0]))))

	.dataa(\d0|numblockscounter|modifiedcounter|q [0]),
	.datab(\d0|numblockscounter|modifiedcounter|q [1]),
	.datac(\d0|numblockscounter|modifiedcounter|q [2]),
	.datad(\d0|numblockscounter|modifiedcounter|q [3]),
	.cin(gnd),
	.combout(\hex5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr2~0 .lut_mask = 16'h02BA;
defparam \hex5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N30
cycloneii_lcell_comb \hex5|WideOr1~0 (
// Equation(s):
// \hex5|WideOr1~0_combout  = (\d0|numblockscounter|modifiedcounter|q [0] & (\d0|numblockscounter|modifiedcounter|q [3] $ (((\d0|numblockscounter|modifiedcounter|q [1]) # (!\d0|numblockscounter|modifiedcounter|q [2]))))) # 
// (!\d0|numblockscounter|modifiedcounter|q [0] & (\d0|numblockscounter|modifiedcounter|q [1] & (!\d0|numblockscounter|modifiedcounter|q [2] & !\d0|numblockscounter|modifiedcounter|q [3])))

	.dataa(\d0|numblockscounter|modifiedcounter|q [0]),
	.datab(\d0|numblockscounter|modifiedcounter|q [1]),
	.datac(\d0|numblockscounter|modifiedcounter|q [2]),
	.datad(\d0|numblockscounter|modifiedcounter|q [3]),
	.cin(gnd),
	.combout(\hex5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr1~0 .lut_mask = 16'h208E;
defparam \hex5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N0
cycloneii_lcell_comb \hex5|WideOr0~0 (
// Equation(s):
// \hex5|WideOr0~0_combout  = (\d0|numblockscounter|modifiedcounter|q [0] & ((\d0|numblockscounter|modifiedcounter|q [3]) # (\d0|numblockscounter|modifiedcounter|q [1] $ (\d0|numblockscounter|modifiedcounter|q [2])))) # 
// (!\d0|numblockscounter|modifiedcounter|q [0] & ((\d0|numblockscounter|modifiedcounter|q [1]) # (\d0|numblockscounter|modifiedcounter|q [2] $ (\d0|numblockscounter|modifiedcounter|q [3]))))

	.dataa(\d0|numblockscounter|modifiedcounter|q [0]),
	.datab(\d0|numblockscounter|modifiedcounter|q [1]),
	.datac(\d0|numblockscounter|modifiedcounter|q [2]),
	.datad(\d0|numblockscounter|modifiedcounter|q [3]),
	.cin(gnd),
	.combout(\hex5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex5|WideOr0~0 .lut_mask = 16'hEF7C;
defparam \hex5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \VGA|mypll|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_50~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .bandwidth = 0;
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "low";
defparam \VGA|mypll|altpll_component|pll .c0_high = 16;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 16;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .charge_pump_current = 80;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clk0";
defparam \VGA|mypll|altpll_component|pll .gate_lock_counter = 0;
defparam \VGA|mypll|altpll_component|pll .gate_lock_signal = "no";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c = 3;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \VGA|mypll|altpll_component|pll .m = 16;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 100000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 2484;
defparam \VGA|mypll|altpll_component|pll .pll_compensation_delay = 5370;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .valid_lock_multiplier = 1;
defparam \VGA|mypll|altpll_component|pll .vco_center = 1333;
defparam \VGA|mypll|altpll_component|pll .vco_max = 2000;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneii_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N5
cycloneii_lcell_ff \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [0]));

// Location: LCCOMB_X24_Y19_N8
cycloneii_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y19_N9
cycloneii_lcell_ff \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [2]));

// Location: LCCOMB_X24_Y19_N10
cycloneii_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneii_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(\VGA|controller|xCounter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneii_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneii_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA|controller|Add0~10_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h00F0;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N27
cycloneii_lcell_ff \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|xCounter~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [5]));

// Location: LCCOMB_X24_Y19_N16
cycloneii_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(\VGA|controller|xCounter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y19_N17
cycloneii_lcell_ff \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~12_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [6]));

// Location: LCCOMB_X24_Y19_N28
cycloneii_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [1] & (\VGA|controller|xCounter [0] & (!\VGA|controller|xCounter [6] & !\VGA|controller|xCounter [5])))

	.dataa(\VGA|controller|xCounter [1]),
	.datab(\VGA|controller|xCounter [0]),
	.datac(\VGA|controller|xCounter [6]),
	.datad(\VGA|controller|xCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0008;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N13
cycloneii_lcell_ff \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~8_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [4]));

// Location: LCCOMB_X24_Y19_N18
cycloneii_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y19_N19
cycloneii_lcell_ff \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~14_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [7]));

// Location: LCCOMB_X25_Y19_N4
cycloneii_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [4] & (!\VGA|controller|xCounter [7] & \VGA|controller|xCounter [8])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [4]),
	.datac(\VGA|controller|xCounter [7]),
	.datad(\VGA|controller|xCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h0800;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneii_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|xCounter [3] & (\VGA|controller|Equal0~0_combout  & (\VGA|controller|xCounter [2] & \VGA|controller|Equal0~1_combout )))

	.dataa(\VGA|controller|xCounter [3]),
	.datab(\VGA|controller|Equal0~0_combout ),
	.datac(\VGA|controller|xCounter [2]),
	.datad(\VGA|controller|Equal0~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneii_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(vcc),
	.datab(\VGA|controller|xCounter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneii_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|Add0~16_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h0F00;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N5
cycloneii_lcell_ff \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|xCounter~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [8]));

// Location: LCCOMB_X24_Y19_N22
cycloneii_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|Add0~17  $ (\VGA|controller|xCounter [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|xCounter [9]),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneii_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (\VGA|controller|Add0~18_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(vcc),
	.datab(\VGA|controller|Add0~18_combout ),
	.datac(vcc),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h00CC;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N1
cycloneii_lcell_ff \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|xCounter~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [9]));

// Location: LCCOMB_X24_Y20_N24
cycloneii_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (\VGA|controller|VGA_HS1~1_combout ) # (((\VGA|controller|xCounter [8]) # (!\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9]))

	.dataa(\VGA|controller|VGA_HS1~1_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFBFF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N25
cycloneii_lcell_ff \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_HS1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_HS1~regout ));

// Location: LCCOMB_X25_Y20_N2
cycloneii_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneii_lcell_comb \VGA|controller|yCounter[0]~9 (
// Equation(s):
// \VGA|controller|yCounter[0]~9_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|always1~2_combout  & ((\VGA|controller|Add1~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [0]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|Add1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~9 .lut_mask = 16'h7250;
defparam \VGA|controller|yCounter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N27
cycloneii_lcell_ff \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[0]~9_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [0]));

// Location: LCCOMB_X24_Y20_N6
cycloneii_lcell_comb \VGA|controller|yCounter[1]~8 (
// Equation(s):
// \VGA|controller|yCounter[1]~8_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~2_combout  & ((!\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [1]))))

	.dataa(\VGA|controller|Add1~2_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~8 .lut_mask = 16'h30B8;
defparam \VGA|controller|yCounter[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N7
cycloneii_lcell_ff \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[1]~8_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [1]));

// Location: LCCOMB_X25_Y20_N24
cycloneii_lcell_comb \VGA|controller|yCounter[7]~1 (
// Equation(s):
// \VGA|controller|yCounter[7]~1_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~14_combout  & (!\VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [7]))))

	.dataa(\VGA|controller|Add1~14_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~1 .lut_mask = 16'h22F0;
defparam \VGA|controller|yCounter[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N25
cycloneii_lcell_ff \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[7]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [7]));

// Location: LCCOMB_X25_Y21_N22
cycloneii_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [1] & !\VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(\VGA|controller|yCounter [0]),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneii_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneii_lcell_comb \VGA|controller|yCounter[4]~4 (
// Equation(s):
// \VGA|controller|yCounter[4]~4_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|always1~2_combout  & ((\VGA|controller|Add1~8_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [4]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~4 .lut_mask = 16'h7250;
defparam \VGA|controller|yCounter[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N23
cycloneii_lcell_ff \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[4]~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [4]));

// Location: LCCOMB_X24_Y20_N2
cycloneii_lcell_comb \VGA|controller|yCounter[2]~6 (
// Equation(s):
// \VGA|controller|yCounter[2]~6_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~4_combout  & ((!\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [2]))))

	.dataa(\VGA|controller|Add1~4_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~6 .lut_mask = 16'h30B8;
defparam \VGA|controller|yCounter[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N3
cycloneii_lcell_ff \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [2]));

// Location: LCCOMB_X25_Y21_N20
cycloneii_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (\VGA|controller|yCounter [3] & (\VGA|controller|yCounter [9] & (!\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2])))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|yCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h0800;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneii_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(vcc),
	.datab(\VGA|controller|yCounter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneii_lcell_comb \VGA|controller|yCounter[5]~3 (
// Equation(s):
// \VGA|controller|yCounter[5]~3_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|always1~2_combout  & ((\VGA|controller|Add1~10_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|Add1~10_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~3 .lut_mask = 16'h7250;
defparam \VGA|controller|yCounter[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N1
cycloneii_lcell_ff \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[5]~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [5]));

// Location: LCCOMB_X25_Y21_N26
cycloneii_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [6] & (\VGA|controller|always1~1_combout  & (\VGA|controller|always1~0_combout  & !\VGA|controller|yCounter [5])))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|always1~1_combout ),
	.datac(\VGA|controller|always1~0_combout ),
	.datad(\VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h0040;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneii_lcell_comb \VGA|controller|yCounter[9]~7 (
// Equation(s):
// \VGA|controller|yCounter[9]~7_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~18_combout  & (!\VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [9]))))

	.dataa(\VGA|controller|Add1~18_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~7 .lut_mask = 16'h22F0;
defparam \VGA|controller|yCounter[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N29
cycloneii_lcell_ff \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[9]~7_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [9]));

// Location: LCCOMB_X25_Y21_N28
cycloneii_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ((\VGA|controller|yCounter [9]) # ((\VGA|controller|yCounter [4]) # (!\VGA|controller|yCounter [2]))) # (!\VGA|controller|yCounter [3])

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|yCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hFDFF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneii_lcell_comb \VGA|controller|yCounter[6]~2 (
// Equation(s):
// \VGA|controller|yCounter[6]~2_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|always1~2_combout  & ((\VGA|controller|Add1~12_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [6]))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|Add1~12_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~2 .lut_mask = 16'h7250;
defparam \VGA|controller|yCounter[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N31
cycloneii_lcell_ff \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[6]~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [6]));

// Location: LCCOMB_X25_Y21_N30
cycloneii_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [6] & \VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneii_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = (\VGA|controller|VGA_VS1~0_combout ) # ((\VGA|controller|yCounter [1] $ (!\VGA|controller|yCounter [0])) # (!\VGA|controller|VGA_VS1~1_combout ))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|VGA_VS1~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hEDFF;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N19
cycloneii_lcell_ff \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_VS1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_VS1~regout ));

// Location: LCCOMB_X25_Y21_N24
cycloneii_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [7] & !\VGA|controller|xCounter [8])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0057;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneii_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (\VGA|controller|VGA_BLANK1~0_combout  & !\VGA|controller|VGA_VS1~1_combout )

	.dataa(vcc),
	.datab(\VGA|controller|VGA_BLANK1~0_combout ),
	.datac(vcc),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h00CC;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y28_N24
cycloneii_lcell_comb \VGA|controller|VGA_BLANK1~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK1~feeder_combout  = \VGA|controller|VGA_BLANK1~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA|controller|VGA_BLANK1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_BLANK1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y28_N25
cycloneii_lcell_ff \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|VGA_BLANK1~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|VGA_BLANK1~regout ));

// Location: LCCOMB_X22_Y20_N6
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~3 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~3_combout  = (\d0|whiteball|ballpos|value_y [1] & ((\d0|whiteball|collide|dir_y~regout  & ((\d0|whiteball|ballpos|Add2~1 ) # (GND))) # (!\d0|whiteball|collide|dir_y~regout  & (!\d0|whiteball|ballpos|Add2~1 )))) # 
// (!\d0|whiteball|ballpos|value_y [1] & ((\d0|whiteball|collide|dir_y~regout  & (!\d0|whiteball|ballpos|Add2~1 )) # (!\d0|whiteball|collide|dir_y~regout  & (\d0|whiteball|ballpos|Add2~1  & VCC))))
// \d0|whiteball|ballpos|Add2~4  = CARRY((\d0|whiteball|ballpos|value_y [1] & ((\d0|whiteball|collide|dir_y~regout ) # (!\d0|whiteball|ballpos|Add2~1 ))) # (!\d0|whiteball|ballpos|value_y [1] & (\d0|whiteball|collide|dir_y~regout  & 
// !\d0|whiteball|ballpos|Add2~1 )))

	.dataa(\d0|whiteball|ballpos|value_y [1]),
	.datab(\d0|whiteball|collide|dir_y~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add2~1 ),
	.combout(\d0|whiteball|ballpos|Add2~3_combout ),
	.cout(\d0|whiteball|ballpos|Add2~4 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~3 .lut_mask = 16'h968E;
defparam \d0|whiteball|ballpos|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~5 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~5_combout  = ((\d0|whiteball|ballpos|value_y [2] $ (\d0|whiteball|collide|dir_y~regout  $ (!\d0|whiteball|ballpos|Add2~4 )))) # (GND)
// \d0|whiteball|ballpos|Add2~6  = CARRY((\d0|whiteball|ballpos|value_y [2] & (!\d0|whiteball|collide|dir_y~regout  & !\d0|whiteball|ballpos|Add2~4 )) # (!\d0|whiteball|ballpos|value_y [2] & ((!\d0|whiteball|ballpos|Add2~4 ) # 
// (!\d0|whiteball|collide|dir_y~regout ))))

	.dataa(\d0|whiteball|ballpos|value_y [2]),
	.datab(\d0|whiteball|collide|dir_y~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add2~4 ),
	.combout(\d0|whiteball|ballpos|Add2~5_combout ),
	.cout(\d0|whiteball|ballpos|Add2~6 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~5 .lut_mask = 16'h6917;
defparam \d0|whiteball|ballpos|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~9 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~9_combout  = ((\d0|whiteball|ballpos|value_y [4] $ (\d0|whiteball|collide|dir_y~regout  $ (!\d0|whiteball|ballpos|Add2~8 )))) # (GND)
// \d0|whiteball|ballpos|Add2~10  = CARRY((\d0|whiteball|ballpos|value_y [4] & (!\d0|whiteball|collide|dir_y~regout  & !\d0|whiteball|ballpos|Add2~8 )) # (!\d0|whiteball|ballpos|value_y [4] & ((!\d0|whiteball|ballpos|Add2~8 ) # 
// (!\d0|whiteball|collide|dir_y~regout ))))

	.dataa(\d0|whiteball|ballpos|value_y [4]),
	.datab(\d0|whiteball|collide|dir_y~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add2~8 ),
	.combout(\d0|whiteball|ballpos|Add2~9_combout ),
	.cout(\d0|whiteball|ballpos|Add2~10 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~9 .lut_mask = 16'h6917;
defparam \d0|whiteball|ballpos|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~17 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~17_combout  = (\KEY~combout [0] & !\d0|whiteball|ballpos|Add2~9_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|Add2~9_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add2~17_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~17 .lut_mask = 16'h00F0;
defparam \d0|whiteball|ballpos|Add2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N27
cycloneii_lcell_ff \d0|whiteball|ballpos|value_y[4] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add2~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_y [4]));

// Location: LCCOMB_X23_Y20_N0
cycloneii_lcell_comb \d0|whiteball|collide|dir_y~1 (
// Equation(s):
// \d0|whiteball|collide|dir_y~1_combout  = (\d0|whiteball|ballpos|value_y [5] & (\d0|whiteball|ballpos|value_y [6] & (\d0|whiteball|collide|dir_y~regout  & !\d0|whiteball|ballpos|value_y [4]))) # (!\d0|whiteball|ballpos|value_y [5] & 
// (!\d0|whiteball|ballpos|value_y [6] & (!\d0|whiteball|collide|dir_y~regout  & \d0|whiteball|ballpos|value_y [4])))

	.dataa(\d0|whiteball|ballpos|value_y [5]),
	.datab(\d0|whiteball|ballpos|value_y [6]),
	.datac(\d0|whiteball|collide|dir_y~regout ),
	.datad(\d0|whiteball|ballpos|value_y [4]),
	.cin(gnd),
	.combout(\d0|whiteball|collide|dir_y~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|dir_y~1 .lut_mask = 16'h0180;
defparam \d0|whiteball|collide|dir_y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~19 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~19_combout  = (\KEY~combout [0] & !\d0|whiteball|ballpos|Add2~5_combout )

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(\d0|whiteball|ballpos|Add2~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~19 .lut_mask = 16'h0A0A;
defparam \d0|whiteball|ballpos|Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N31
cycloneii_lcell_ff \d0|whiteball|ballpos|value_y[2] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add2~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_y [2]));

// Location: LCCOMB_X20_Y21_N20
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~24 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~24_combout  = \d0|whiteball|collide|dir_x~regout  $ (\d0|whiteball|ballpos|Add1~22  $ (!\d0|whiteball|ballpos|value_x [10]))

	.dataa(vcc),
	.datab(\d0|whiteball|collide|dir_x~regout ),
	.datac(vcc),
	.datad(\d0|whiteball|ballpos|value_x [10]),
	.cin(\d0|whiteball|ballpos|Add1~22 ),
	.combout(\d0|whiteball|ballpos|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~24 .lut_mask = 16'h3CC3;
defparam \d0|whiteball|ballpos|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N28
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~26 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~26_combout  = (\d0|whiteball|ballpos|Add1~24_combout  & \KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|whiteball|ballpos|Add1~24_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~26 .lut_mask = 16'hF000;
defparam \d0|whiteball|ballpos|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N29
cycloneii_lcell_ff \d0|whiteball|ballpos|value_x[10] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add1~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_x [10]));

// Location: LCCOMB_X21_Y21_N10
cycloneii_lcell_comb \d0|whiteball|collide|dir_y~2 (
// Equation(s):
// \d0|whiteball|collide|dir_y~2_combout  = (!\d0|whiteball|ballpos|value_y [1] & (!\d0|whiteball|ballpos|value_x [9] & (!\d0|whiteball|ballpos|value_y [0] & !\d0|whiteball|ballpos|value_x [10])))

	.dataa(\d0|whiteball|ballpos|value_y [1]),
	.datab(\d0|whiteball|ballpos|value_x [9]),
	.datac(\d0|whiteball|ballpos|value_y [0]),
	.datad(\d0|whiteball|ballpos|value_x [10]),
	.cin(gnd),
	.combout(\d0|whiteball|collide|dir_y~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|dir_y~2 .lut_mask = 16'h0001;
defparam \d0|whiteball|collide|dir_y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~31 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~31_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|Add1~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|Add1~12_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add1~31_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~31 .lut_mask = 16'hF000;
defparam \d0|whiteball|ballpos|Add1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N17
cycloneii_lcell_ff \d0|whiteball|ballpos|value_x[5] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add1~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_x [5]));

// Location: LCCOMB_X21_Y21_N30
cycloneii_lcell_comb \d0|whiteball|ballpos|Add1~32 (
// Equation(s):
// \d0|whiteball|ballpos|Add1~32_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|Add1~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|Add1~14_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add1~32 .lut_mask = 16'hF000;
defparam \d0|whiteball|ballpos|Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N31
cycloneii_lcell_ff \d0|whiteball|ballpos|value_x[6] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add1~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_x [6]));

// Location: LCCOMB_X22_Y21_N24
cycloneii_lcell_comb \d0|whiteball|collide|oob~1 (
// Equation(s):
// \d0|whiteball|collide|oob~1_combout  = (!\d0|whiteball|ballpos|value_x [5] & (!\d0|whiteball|ballpos|value_x [6] & !\d0|whiteball|ballpos|value_x [7]))

	.dataa(vcc),
	.datab(\d0|whiteball|ballpos|value_x [5]),
	.datac(\d0|whiteball|ballpos|value_x [6]),
	.datad(\d0|whiteball|ballpos|value_x [7]),
	.cin(gnd),
	.combout(\d0|whiteball|collide|oob~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|oob~1 .lut_mask = 16'h0003;
defparam \d0|whiteball|collide|oob~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
cycloneii_lcell_comb \d0|whiteball|collide|dir_y~3 (
// Equation(s):
// \d0|whiteball|collide|dir_y~3_combout  = (\d0|whiteball|ballpos|value_x [8] & (\d0|whiteball|collide|oob~1_combout  & \d0|whiteball|collide|oob~0_combout ))

	.dataa(vcc),
	.datab(\d0|whiteball|ballpos|value_x [8]),
	.datac(\d0|whiteball|collide|oob~1_combout ),
	.datad(\d0|whiteball|collide|oob~0_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|collide|dir_y~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|dir_y~3 .lut_mask = 16'hC000;
defparam \d0|whiteball|collide|dir_y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
cycloneii_lcell_comb \d0|whiteball|collide|dir_y~4 (
// Equation(s):
// \d0|whiteball|collide|dir_y~4_combout  = (\d0|whiteball|ballpos|value_x [7] & (\d0|whiteball|ballpos|value_x [2] & (!\d0|whiteball|ballpos|value_x [8] & \d0|whiteball|ballpos|value_x [3])))

	.dataa(\d0|whiteball|ballpos|value_x [7]),
	.datab(\d0|whiteball|ballpos|value_x [2]),
	.datac(\d0|whiteball|ballpos|value_x [8]),
	.datad(\d0|whiteball|ballpos|value_x [3]),
	.cin(gnd),
	.combout(\d0|whiteball|collide|dir_y~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|dir_y~4 .lut_mask = 16'h0800;
defparam \d0|whiteball|collide|dir_y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneii_lcell_comb \d0|whiteball|collide|hit~0 (
// Equation(s):
// \d0|whiteball|collide|hit~0_combout  = (\d0|whiteball|ballpos|value_x [4] & (\d0|whiteball|ballpos|value_x [6] & \d0|whiteball|ballpos|value_x [5]))

	.dataa(\d0|whiteball|ballpos|value_x [4]),
	.datab(vcc),
	.datac(\d0|whiteball|ballpos|value_x [6]),
	.datad(\d0|whiteball|ballpos|value_x [5]),
	.cin(gnd),
	.combout(\d0|whiteball|collide|hit~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|hit~0 .lut_mask = 16'hA000;
defparam \d0|whiteball|collide|hit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneii_lcell_comb \d0|whiteball|collide|dir_y~5 (
// Equation(s):
// \d0|whiteball|collide|dir_y~5_combout  = (!\d0|whiteball|ballpos|value_x [1] & (\d0|whiteball|collide|dir_y~4_combout  & \d0|whiteball|collide|hit~0_combout ))

	.dataa(vcc),
	.datab(\d0|whiteball|ballpos|value_x [1]),
	.datac(\d0|whiteball|collide|dir_y~4_combout ),
	.datad(\d0|whiteball|collide|hit~0_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|collide|dir_y~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|dir_y~5 .lut_mask = 16'h3000;
defparam \d0|whiteball|collide|dir_y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneii_lcell_comb \d0|whiteball|collide|dir_y~6 (
// Equation(s):
// \d0|whiteball|collide|dir_y~6_combout  = (\d0|whiteball|collide|dir_y~2_combout  & ((\d0|whiteball|collide|dir_y~3_combout ) # (\d0|whiteball|collide|dir_y~5_combout )))

	.dataa(vcc),
	.datab(\d0|whiteball|collide|dir_y~2_combout ),
	.datac(\d0|whiteball|collide|dir_y~3_combout ),
	.datad(\d0|whiteball|collide|dir_y~5_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|collide|dir_y~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|dir_y~6 .lut_mask = 16'hCCC0;
defparam \d0|whiteball|collide|dir_y~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneii_lcell_comb \d0|whiteball|collide|dir_y~7 (
// Equation(s):
// \d0|whiteball|collide|dir_y~7_combout  = (\d0|whiteball|collide|dir_y~1_combout  & ((\d0|whiteball|ballpos|value_y [3]) # ((!\d0|whiteball|collide|dir_y~regout  & \d0|whiteball|collide|dir_y~6_combout )))) # (!\d0|whiteball|collide|dir_y~1_combout  & 
// (((\d0|whiteball|collide|dir_y~regout ))))

	.dataa(\d0|whiteball|ballpos|value_y [3]),
	.datab(\d0|whiteball|collide|dir_y~1_combout ),
	.datac(\d0|whiteball|collide|dir_y~regout ),
	.datad(\d0|whiteball|collide|dir_y~6_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|collide|dir_y~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|dir_y~7 .lut_mask = 16'hBCB8;
defparam \d0|whiteball|collide|dir_y~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneii_lcell_comb \d0|whiteball|collide|dir_y~8 (
// Equation(s):
// \d0|whiteball|collide|dir_y~8_combout  = (\d0|whiteball|collide|dir_y~0_combout  & (\d0|whiteball|collide|dir_y~7_combout  & ((\d0|whiteball|ballpos|value_y [2]) # (!\d0|whiteball|collide|dir_y~1_combout ))))

	.dataa(\d0|whiteball|collide|dir_y~0_combout ),
	.datab(\d0|whiteball|collide|dir_y~1_combout ),
	.datac(\d0|whiteball|ballpos|value_y [2]),
	.datad(\d0|whiteball|collide|dir_y~7_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|collide|dir_y~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|dir_y~8 .lut_mask = 16'hA200;
defparam \d0|whiteball|collide|dir_y~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneii_lcell_comb \d0|whiteball|collide|dir_y~9 (
// Equation(s):
// \d0|whiteball|collide|dir_y~9_combout  = (!\d0|whiteball|collide|oob~regout ) # (!\KEY~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|collide|oob~regout ),
	.cin(gnd),
	.combout(\d0|whiteball|collide|dir_y~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|collide|dir_y~9 .lut_mask = 16'h0FFF;
defparam \d0|whiteball|collide|dir_y~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N17
cycloneii_lcell_ff \d0|whiteball|collide|dir_y (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|collide|dir_y~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(\d0|whiteball|collide|dir_y~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|collide|dir_y~regout ));

// Location: LCCOMB_X22_Y20_N14
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~11 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~11_combout  = (\d0|whiteball|collide|dir_y~regout  & ((\d0|whiteball|ballpos|value_y [5] & (!\d0|whiteball|ballpos|Add2~10 )) # (!\d0|whiteball|ballpos|value_y [5] & ((\d0|whiteball|ballpos|Add2~10 ) # (GND))))) # 
// (!\d0|whiteball|collide|dir_y~regout  & ((\d0|whiteball|ballpos|value_y [5] & (\d0|whiteball|ballpos|Add2~10  & VCC)) # (!\d0|whiteball|ballpos|value_y [5] & (!\d0|whiteball|ballpos|Add2~10 ))))
// \d0|whiteball|ballpos|Add2~12  = CARRY((\d0|whiteball|collide|dir_y~regout  & ((!\d0|whiteball|ballpos|Add2~10 ) # (!\d0|whiteball|ballpos|value_y [5]))) # (!\d0|whiteball|collide|dir_y~regout  & (!\d0|whiteball|ballpos|value_y [5] & 
// !\d0|whiteball|ballpos|Add2~10 )))

	.dataa(\d0|whiteball|collide|dir_y~regout ),
	.datab(\d0|whiteball|ballpos|value_y [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ballpos|Add2~10 ),
	.combout(\d0|whiteball|ballpos|Add2~11_combout ),
	.cout(\d0|whiteball|ballpos|Add2~12 ));
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~11 .lut_mask = 16'h692B;
defparam \d0|whiteball|ballpos|Add2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~16 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~16_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|Add2~11_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|Add2~11_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~16 .lut_mask = 16'hF000;
defparam \d0|whiteball|ballpos|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N13
cycloneii_lcell_ff \d0|whiteball|ballpos|value_y[5] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add2~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_y [5]));

// Location: LCCOMB_X23_Y20_N22
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~15 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~15_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|Add2~13_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|Add2~13_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add2~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~15 .lut_mask = 16'hF000;
defparam \d0|whiteball|ballpos|Add2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N23
cycloneii_lcell_ff \d0|whiteball|ballpos|value_y[6] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add2~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_y [6]));

// Location: LCCOMB_X23_Y20_N28
cycloneii_lcell_comb \d0|whiteball|ball|y_in~0 (
// Equation(s):
// \d0|whiteball|ball|y_in~0_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|value_y [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|value_y [6]),
	.cin(gnd),
	.combout(\d0|whiteball|ball|y_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|y_in~0 .lut_mask = 16'hF000;
defparam \d0|whiteball|ball|y_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N29
cycloneii_lcell_ff \d0|whiteball|ball|y_in[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|y_in~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|y_in [6]));

// Location: LCCOMB_X23_Y20_N24
cycloneii_lcell_comb \d0|whiteball|ball|y_in~2 (
// Equation(s):
// \d0|whiteball|ball|y_in~2_combout  = (\KEY~combout [0] & !\d0|whiteball|ballpos|value_y [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|value_y [4]),
	.cin(gnd),
	.combout(\d0|whiteball|ball|y_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|y_in~2 .lut_mask = 16'h00F0;
defparam \d0|whiteball|ball|y_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N25
cycloneii_lcell_ff \d0|whiteball|ball|y_in[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|y_in~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|y_in [4]));

// Location: LCCOMB_X21_Y20_N12
cycloneii_lcell_comb \d0|whiteball|ball|y_in~4 (
// Equation(s):
// \d0|whiteball|ball|y_in~4_combout  = (\KEY~combout [0] & !\d0|whiteball|ballpos|value_y [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|value_y [2]),
	.cin(gnd),
	.combout(\d0|whiteball|ball|y_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|y_in~4 .lut_mask = 16'h00F0;
defparam \d0|whiteball|ball|y_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N13
cycloneii_lcell_ff \d0|whiteball|ball|y_in[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|y_in~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|y_in [2]));

// Location: LCCOMB_X21_Y21_N2
cycloneii_lcell_comb \d0|whiteball|ballpos|Add2~20 (
// Equation(s):
// \d0|whiteball|ballpos|Add2~20_combout  = (\KEY~combout [0] & !\d0|whiteball|ballpos|Add2~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|Add2~3_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ballpos|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ballpos|Add2~20 .lut_mask = 16'h00F0;
defparam \d0|whiteball|ballpos|Add2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N3
cycloneii_lcell_ff \d0|whiteball|ballpos|value_y[1] (
	.clk(\d0|whiteball|clock_60hz|modifiedcounter|q[0]~clkctrl_outclk ),
	.datain(\d0|whiteball|ballpos|Add2~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ballpos|value_y [1]));

// Location: LCCOMB_X21_Y21_N22
cycloneii_lcell_comb \d0|whiteball|ball|y_in~5 (
// Equation(s):
// \d0|whiteball|ball|y_in~5_combout  = (\KEY~combout [0] & !\d0|whiteball|ballpos|value_y [1])

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\d0|whiteball|ballpos|value_y [1]),
	.cin(gnd),
	.combout(\d0|whiteball|ball|y_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|y_in~5 .lut_mask = 16'h00CC;
defparam \d0|whiteball|ball|y_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N23
cycloneii_lcell_ff \d0|whiteball|ball|y_in[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|y_in~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|y_in [1]));

// Location: LCCOMB_X23_Y21_N24
cycloneii_lcell_comb \d0|whiteball|ball|counter[2]~8 (
// Equation(s):
// \d0|whiteball|ball|counter[2]~8_combout  = (\d0|whiteball|ball|counter [2] & (\d0|whiteball|ball|counter[1]~7  $ (GND))) # (!\d0|whiteball|ball|counter [2] & (!\d0|whiteball|ball|counter[1]~7  & VCC))
// \d0|whiteball|ball|counter[2]~9  = CARRY((\d0|whiteball|ball|counter [2] & !\d0|whiteball|ball|counter[1]~7 ))

	.dataa(\d0|whiteball|ball|counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ball|counter[1]~7 ),
	.combout(\d0|whiteball|ball|counter[2]~8_combout ),
	.cout(\d0|whiteball|ball|counter[2]~9 ));
// synopsys translate_off
defparam \d0|whiteball|ball|counter[2]~8 .lut_mask = 16'hA50A;
defparam \d0|whiteball|ball|counter[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneii_lcell_comb \d0|whiteball|ball|counter[3]~10 (
// Equation(s):
// \d0|whiteball|ball|counter[3]~10_combout  = \d0|whiteball|ball|counter[2]~9  $ (\d0|whiteball|ball|counter [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\d0|whiteball|ball|counter [3]),
	.cin(\d0|whiteball|ball|counter[2]~9 ),
	.combout(\d0|whiteball|ball|counter[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|counter[3]~10 .lut_mask = 16'h0FF0;
defparam \d0|whiteball|ball|counter[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y21_N27
cycloneii_lcell_ff \d0|whiteball|ball|counter[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|counter[3]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|counter [3]));

// Location: LCCOMB_X23_Y21_N28
cycloneii_lcell_comb \d0|whiteball|ball|vga_out~0 (
// Equation(s):
// \d0|whiteball|ball|vga_out~0_combout  = (\d0|whiteball|ball|counter [0]) # ((\d0|whiteball|ball|counter [1]) # ((\d0|whiteball|ball|counter [2]) # (\d0|whiteball|ball|counter [3])))

	.dataa(\d0|whiteball|ball|counter [0]),
	.datab(\d0|whiteball|ball|counter [1]),
	.datac(\d0|whiteball|ball|counter [2]),
	.datad(\d0|whiteball|ball|counter [3]),
	.cin(gnd),
	.combout(\d0|whiteball|ball|vga_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|vga_out~0 .lut_mask = 16'hFFFE;
defparam \d0|whiteball|ball|vga_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneii_lcell_comb \d0|whiteball|ball|vga_out~1 (
// Equation(s):
// \d0|whiteball|ball|vga_out~1_combout  = ((\d0|whiteball|ball|vga_out~regout  & \d0|whiteball|ball|vga_out~0_combout )) # (!\d0|whiteball|collide|oob~regout )

	.dataa(vcc),
	.datab(\d0|whiteball|collide|oob~regout ),
	.datac(\d0|whiteball|ball|vga_out~regout ),
	.datad(\d0|whiteball|ball|vga_out~0_combout ),
	.cin(gnd),
	.combout(\d0|whiteball|ball|vga_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|vga_out~1 .lut_mask = 16'hF333;
defparam \d0|whiteball|ball|vga_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y17_N13
cycloneii_lcell_ff \d0|whiteball|ball|vga_out (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|vga_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|vga_out~regout ));

// Location: LCCOMB_X23_Y21_N22
cycloneii_lcell_comb \d0|whiteball|ball|counter[1]~6 (
// Equation(s):
// \d0|whiteball|ball|counter[1]~6_combout  = (\d0|whiteball|ball|counter [1] & (!\d0|whiteball|ball|counter[0]~5 )) # (!\d0|whiteball|ball|counter [1] & ((\d0|whiteball|ball|counter[0]~5 ) # (GND)))
// \d0|whiteball|ball|counter[1]~7  = CARRY((!\d0|whiteball|ball|counter[0]~5 ) # (!\d0|whiteball|ball|counter [1]))

	.dataa(vcc),
	.datab(\d0|whiteball|ball|counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ball|counter[0]~5 ),
	.combout(\d0|whiteball|ball|counter[1]~6_combout ),
	.cout(\d0|whiteball|ball|counter[1]~7 ));
// synopsys translate_off
defparam \d0|whiteball|ball|counter[1]~6 .lut_mask = 16'h3C3F;
defparam \d0|whiteball|ball|counter[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y21_N23
cycloneii_lcell_ff \d0|whiteball|ball|counter[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|counter[1]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|counter [1]));

// Location: LCFF_X23_Y21_N25
cycloneii_lcell_ff \d0|whiteball|ball|counter[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|counter[2]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\KEY~combout [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|counter [2]));

// Location: LCCOMB_X23_Y23_N18
cycloneii_lcell_comb \d0|whiteball|ball|Add2~0 (
// Equation(s):
// \d0|whiteball|ball|Add2~0_combout  = (\d0|whiteball|ball|y_in [0] & (\d0|whiteball|ball|counter [2] $ (VCC))) # (!\d0|whiteball|ball|y_in [0] & (\d0|whiteball|ball|counter [2] & VCC))
// \d0|whiteball|ball|Add2~1  = CARRY((\d0|whiteball|ball|y_in [0] & \d0|whiteball|ball|counter [2]))

	.dataa(\d0|whiteball|ball|y_in [0]),
	.datab(\d0|whiteball|ball|counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|whiteball|ball|Add2~0_combout ),
	.cout(\d0|whiteball|ball|Add2~1 ));
// synopsys translate_off
defparam \d0|whiteball|ball|Add2~0 .lut_mask = 16'h6688;
defparam \d0|whiteball|ball|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneii_lcell_comb \d0|whiteball|ball|Add2~2 (
// Equation(s):
// \d0|whiteball|ball|Add2~2_combout  = (\d0|whiteball|ball|counter [3] & ((\d0|whiteball|ball|y_in [1] & (\d0|whiteball|ball|Add2~1  & VCC)) # (!\d0|whiteball|ball|y_in [1] & (!\d0|whiteball|ball|Add2~1 )))) # (!\d0|whiteball|ball|counter [3] & 
// ((\d0|whiteball|ball|y_in [1] & (!\d0|whiteball|ball|Add2~1 )) # (!\d0|whiteball|ball|y_in [1] & ((\d0|whiteball|ball|Add2~1 ) # (GND)))))
// \d0|whiteball|ball|Add2~3  = CARRY((\d0|whiteball|ball|counter [3] & (!\d0|whiteball|ball|y_in [1] & !\d0|whiteball|ball|Add2~1 )) # (!\d0|whiteball|ball|counter [3] & ((!\d0|whiteball|ball|Add2~1 ) # (!\d0|whiteball|ball|y_in [1]))))

	.dataa(\d0|whiteball|ball|counter [3]),
	.datab(\d0|whiteball|ball|y_in [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ball|Add2~1 ),
	.combout(\d0|whiteball|ball|Add2~2_combout ),
	.cout(\d0|whiteball|ball|Add2~3 ));
// synopsys translate_off
defparam \d0|whiteball|ball|Add2~2 .lut_mask = 16'h9617;
defparam \d0|whiteball|ball|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cycloneii_lcell_comb \d0|whiteball|ball|Add2~4 (
// Equation(s):
// \d0|whiteball|ball|Add2~4_combout  = (\d0|whiteball|ball|y_in [2] & (\d0|whiteball|ball|Add2~3  $ (GND))) # (!\d0|whiteball|ball|y_in [2] & (!\d0|whiteball|ball|Add2~3  & VCC))
// \d0|whiteball|ball|Add2~5  = CARRY((\d0|whiteball|ball|y_in [2] & !\d0|whiteball|ball|Add2~3 ))

	.dataa(vcc),
	.datab(\d0|whiteball|ball|y_in [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ball|Add2~3 ),
	.combout(\d0|whiteball|ball|Add2~4_combout ),
	.cout(\d0|whiteball|ball|Add2~5 ));
// synopsys translate_off
defparam \d0|whiteball|ball|Add2~4 .lut_mask = 16'hC30C;
defparam \d0|whiteball|ball|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneii_lcell_comb \d0|whiteball|ball|Add2~6 (
// Equation(s):
// \d0|whiteball|ball|Add2~6_combout  = (\d0|whiteball|ball|y_in [3] & (!\d0|whiteball|ball|Add2~5 )) # (!\d0|whiteball|ball|y_in [3] & ((\d0|whiteball|ball|Add2~5 ) # (GND)))
// \d0|whiteball|ball|Add2~7  = CARRY((!\d0|whiteball|ball|Add2~5 ) # (!\d0|whiteball|ball|y_in [3]))

	.dataa(\d0|whiteball|ball|y_in [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ball|Add2~5 ),
	.combout(\d0|whiteball|ball|Add2~6_combout ),
	.cout(\d0|whiteball|ball|Add2~7 ));
// synopsys translate_off
defparam \d0|whiteball|ball|Add2~6 .lut_mask = 16'h5A5F;
defparam \d0|whiteball|ball|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cycloneii_lcell_comb \d0|whiteball|ball|Add2~8 (
// Equation(s):
// \d0|whiteball|ball|Add2~8_combout  = (\d0|whiteball|ball|y_in [4] & (\d0|whiteball|ball|Add2~7  $ (GND))) # (!\d0|whiteball|ball|y_in [4] & (!\d0|whiteball|ball|Add2~7  & VCC))
// \d0|whiteball|ball|Add2~9  = CARRY((\d0|whiteball|ball|y_in [4] & !\d0|whiteball|ball|Add2~7 ))

	.dataa(vcc),
	.datab(\d0|whiteball|ball|y_in [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ball|Add2~7 ),
	.combout(\d0|whiteball|ball|Add2~8_combout ),
	.cout(\d0|whiteball|ball|Add2~9 ));
// synopsys translate_off
defparam \d0|whiteball|ball|Add2~8 .lut_mask = 16'hC30C;
defparam \d0|whiteball|ball|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cycloneii_lcell_comb \d0|whiteball|ball|Add2~10 (
// Equation(s):
// \d0|whiteball|ball|Add2~10_combout  = (\d0|whiteball|ball|y_in [5] & (!\d0|whiteball|ball|Add2~9 )) # (!\d0|whiteball|ball|y_in [5] & ((\d0|whiteball|ball|Add2~9 ) # (GND)))
// \d0|whiteball|ball|Add2~11  = CARRY((!\d0|whiteball|ball|Add2~9 ) # (!\d0|whiteball|ball|y_in [5]))

	.dataa(\d0|whiteball|ball|y_in [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ball|Add2~9 ),
	.combout(\d0|whiteball|ball|Add2~10_combout ),
	.cout(\d0|whiteball|ball|Add2~11 ));
// synopsys translate_off
defparam \d0|whiteball|ball|Add2~10 .lut_mask = 16'h5A5F;
defparam \d0|whiteball|ball|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cycloneii_lcell_comb \d0|whiteball|ball|Add2~12 (
// Equation(s):
// \d0|whiteball|ball|Add2~12_combout  = \d0|whiteball|ball|Add2~11  $ (!\d0|whiteball|ball|y_in [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\d0|whiteball|ball|y_in [6]),
	.cin(\d0|whiteball|ball|Add2~11 ),
	.combout(\d0|whiteball|ball|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|Add2~12 .lut_mask = 16'hF00F;
defparam \d0|whiteball|ball|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneii_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\d0|whiteball|ball|Add2~6_combout  & ((\d0|whiteball|ball|Add2~10_combout  & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\d0|whiteball|ball|Add2~10_combout  & (!\VGA|user_input_translator|Add0~5 )))) # 
// (!\d0|whiteball|ball|Add2~6_combout  & ((\d0|whiteball|ball|Add2~10_combout  & (!\VGA|user_input_translator|Add0~5 )) # (!\d0|whiteball|ball|Add2~10_combout  & ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\d0|whiteball|ball|Add2~6_combout  & (!\d0|whiteball|ball|Add2~10_combout  & !\VGA|user_input_translator|Add0~5 )) # (!\d0|whiteball|ball|Add2~6_combout  & ((!\VGA|user_input_translator|Add0~5 ) # 
// (!\d0|whiteball|ball|Add2~10_combout ))))

	.dataa(\d0|whiteball|ball|Add2~6_combout ),
	.datab(\d0|whiteball|ball|Add2~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneii_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((\d0|whiteball|ball|Add2~12_combout  $ (\d0|whiteball|ball|Add2~8_combout  $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((\d0|whiteball|ball|Add2~12_combout  & ((\d0|whiteball|ball|Add2~8_combout ) # (!\VGA|user_input_translator|Add0~7 ))) # (!\d0|whiteball|ball|Add2~12_combout  & (\d0|whiteball|ball|Add2~8_combout  & 
// !\VGA|user_input_translator|Add0~7 )))

	.dataa(\d0|whiteball|ball|Add2~12_combout ),
	.datab(\d0|whiteball|ball|Add2~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneii_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (\d0|whiteball|ball|Add2~10_combout  & (!\VGA|user_input_translator|Add0~9 )) # (!\d0|whiteball|ball|Add2~10_combout  & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!\d0|whiteball|ball|Add2~10_combout ))

	.dataa(vcc),
	.datab(\d0|whiteball|ball|Add2~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N0
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (\d0|whiteball|ball|Add1~10_combout  & (\d0|whiteball|ball|Add2~0_combout  $ (VCC))) # (!\d0|whiteball|ball|Add1~10_combout  & (\d0|whiteball|ball|Add2~0_combout  & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((\d0|whiteball|ball|Add1~10_combout  & \d0|whiteball|ball|Add2~0_combout ))

	.dataa(\d0|whiteball|ball|Add1~10_combout ),
	.datab(\d0|whiteball|ball|Add2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N2
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (\d0|whiteball|ball|Add1~12_combout  & ((\d0|whiteball|ball|Add2~2_combout  & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!\d0|whiteball|ball|Add2~2_combout  & 
// (!\VGA|user_input_translator|mem_address[5]~1 )))) # (!\d0|whiteball|ball|Add1~12_combout  & ((\d0|whiteball|ball|Add2~2_combout  & (!\VGA|user_input_translator|mem_address[5]~1 )) # (!\d0|whiteball|ball|Add2~2_combout  & 
// ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((\d0|whiteball|ball|Add1~12_combout  & (!\d0|whiteball|ball|Add2~2_combout  & !\VGA|user_input_translator|mem_address[5]~1 )) # (!\d0|whiteball|ball|Add1~12_combout  & 
// ((!\VGA|user_input_translator|mem_address[5]~1 ) # (!\d0|whiteball|ball|Add2~2_combout ))))

	.dataa(\d0|whiteball|ball|Add1~12_combout ),
	.datab(\d0|whiteball|ball|Add2~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N4
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = (\VGA|user_input_translator|Add0~0_combout  & (\VGA|user_input_translator|mem_address[6]~3  $ (GND))) # (!\VGA|user_input_translator|Add0~0_combout  & (!\VGA|user_input_translator|mem_address[6]~3  & 
// VCC))
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\VGA|user_input_translator|Add0~0_combout  & !\VGA|user_input_translator|mem_address[6]~3 ))

	.dataa(\VGA|user_input_translator|Add0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N6
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(\VGA|user_input_translator|Add0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N8
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(\VGA|user_input_translator|Add0~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N10
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N12
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N14
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N16
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N18
cycloneii_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|Add0~14_combout  $ (\VGA|user_input_translator|mem_address[13]~17 )

	.dataa(\VGA|user_input_translator|Add0~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h5A5A;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneii_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = (!\d0|whiteball|ball|Add2~8_combout ) # (!\d0|whiteball|ball|Add2~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\d0|whiteball|ball|Add2~6_combout ),
	.datad(\d0|whiteball|ball|Add2~8_combout ),
	.cin(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|writeEn~0 .lut_mask = 16'h0FFF;
defparam \VGA|writeEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N28
cycloneii_lcell_comb \VGA|writeEn~1 (
// Equation(s):
// \VGA|writeEn~1_combout  = (\d0|whiteball|ball|vga_out~regout  & (((\VGA|writeEn~0_combout ) # (!\d0|whiteball|ball|Add2~10_combout )) # (!\d0|whiteball|ball|Add2~12_combout )))

	.dataa(\d0|whiteball|ball|vga_out~regout ),
	.datab(\d0|whiteball|ball|Add2~12_combout ),
	.datac(\VGA|writeEn~0_combout ),
	.datad(\d0|whiteball|ball|Add2~10_combout ),
	.cin(gnd),
	.combout(\VGA|writeEn~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|writeEn~1 .lut_mask = 16'hA2AA;
defparam \VGA|writeEn~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N26
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3] = (!\VGA|user_input_translator|mem_address[13]~16_combout  & (\VGA|user_input_translator|mem_address[14]~18_combout  & (!\VGA|user_input_translator|mem_address[12]~14_combout  & 
// \VGA|writeEn~1_combout )))

	.dataa(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datab(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datac(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datad(\VGA|writeEn~1_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3] .lut_mask = 16'h0400;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneii_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneii_lcell_comb \VGA|controller|yCounter[3]~5 (
// Equation(s):
// \VGA|controller|yCounter[3]~5_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~6_combout  & ((!\VGA|controller|always1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & (((\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|Add1~6_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~5 .lut_mask = 16'h30B8;
defparam \VGA|controller|yCounter[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N1
cycloneii_lcell_ff \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|yCounter[3]~5_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|yCounter [3]));

// Location: LCCOMB_X24_Y21_N8
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [2] $ (VCC))) # (!\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [2] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [3] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|yCounter [3] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|xCounter [8] & ((\VGA|controller|yCounter [3] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|xCounter [8] & (!\VGA|controller|yCounter [3] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|yCounter [3]))))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|yCounter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|controller_translator|Add0~0_combout  $ (\VGA|controller|xCounter [9] $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|controller_translator|Add0~0_combout  & ((\VGA|controller|xCounter [9]) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # 
// (!\VGA|controller|controller_translator|Add0~0_combout  & (\VGA|controller|xCounter [9] & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(\VGA|controller|controller_translator|Add0~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(\VGA|controller|controller_translator|Add0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|Add0~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|Add0~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneii_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|Add0~14_combout  $ (\VGA|controller|controller_translator|mem_address[13]~17 )

	.dataa(\VGA|controller|controller_translator|Add0~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout  = (!\VGA|controller|controller_translator|mem_address[12]~14_combout  & (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// \VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datab(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(vcc),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 .lut_mask = 16'h1100;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N24
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout  = (!\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[12]~14_combout  & \VGA|user_input_translator|mem_address[14]~18_combout ))

	.dataa(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datab(vcc),
	.datac(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0 .lut_mask = 16'h0500;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N11
cycloneii_lcell_ff \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\VGA|controller|Add0~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|controller|xCounter [3]));

// Location: LCCOMB_X21_Y21_N28
cycloneii_lcell_comb \d0|whiteball|ball|y_in~6 (
// Equation(s):
// \d0|whiteball|ball|y_in~6_combout  = (\KEY~combout [0] & \d0|whiteball|ballpos|value_y [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\d0|whiteball|ballpos|value_y [0]),
	.cin(gnd),
	.combout(\d0|whiteball|ball|y_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|whiteball|ball|y_in~6 .lut_mask = 16'hF000;
defparam \d0|whiteball|ball|y_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N29
cycloneii_lcell_ff \d0|whiteball|ball|y_in[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\d0|whiteball|ball|y_in~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\d0|whiteball|ball|y_in [0]));

// Location: LCCOMB_X23_Y21_N2
cycloneii_lcell_comb \d0|whiteball|ball|Add1~0 (
// Equation(s):
// \d0|whiteball|ball|Add1~0_combout  = (\d0|whiteball|ball|counter [0] & (\d0|whiteball|ball|y_in [0] $ (VCC))) # (!\d0|whiteball|ball|counter [0] & (\d0|whiteball|ball|y_in [0] & VCC))
// \d0|whiteball|ball|Add1~1  = CARRY((\d0|whiteball|ball|counter [0] & \d0|whiteball|ball|y_in [0]))

	.dataa(\d0|whiteball|ball|counter [0]),
	.datab(\d0|whiteball|ball|y_in [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|whiteball|ball|Add1~0_combout ),
	.cout(\d0|whiteball|ball|Add1~1 ));
// synopsys translate_off
defparam \d0|whiteball|ball|Add1~0 .lut_mask = 16'h6688;
defparam \d0|whiteball|ball|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneii_lcell_comb \d0|whiteball|ball|Add1~2 (
// Equation(s):
// \d0|whiteball|ball|Add1~2_combout  = (\d0|whiteball|ball|x_in [1] & ((\d0|whiteball|ball|counter [1] & (\d0|whiteball|ball|Add1~1  & VCC)) # (!\d0|whiteball|ball|counter [1] & (!\d0|whiteball|ball|Add1~1 )))) # (!\d0|whiteball|ball|x_in [1] & 
// ((\d0|whiteball|ball|counter [1] & (!\d0|whiteball|ball|Add1~1 )) # (!\d0|whiteball|ball|counter [1] & ((\d0|whiteball|ball|Add1~1 ) # (GND)))))
// \d0|whiteball|ball|Add1~3  = CARRY((\d0|whiteball|ball|x_in [1] & (!\d0|whiteball|ball|counter [1] & !\d0|whiteball|ball|Add1~1 )) # (!\d0|whiteball|ball|x_in [1] & ((!\d0|whiteball|ball|Add1~1 ) # (!\d0|whiteball|ball|counter [1]))))

	.dataa(\d0|whiteball|ball|x_in [1]),
	.datab(\d0|whiteball|ball|counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ball|Add1~1 ),
	.combout(\d0|whiteball|ball|Add1~2_combout ),
	.cout(\d0|whiteball|ball|Add1~3 ));
// synopsys translate_off
defparam \d0|whiteball|ball|Add1~2 .lut_mask = 16'h9617;
defparam \d0|whiteball|ball|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneii_lcell_comb \d0|whiteball|ball|Add1~4 (
// Equation(s):
// \d0|whiteball|ball|Add1~4_combout  = (\d0|whiteball|ball|x_in [2] & (\d0|whiteball|ball|Add1~3  $ (GND))) # (!\d0|whiteball|ball|x_in [2] & (!\d0|whiteball|ball|Add1~3  & VCC))
// \d0|whiteball|ball|Add1~5  = CARRY((\d0|whiteball|ball|x_in [2] & !\d0|whiteball|ball|Add1~3 ))

	.dataa(\d0|whiteball|ball|x_in [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ball|Add1~3 ),
	.combout(\d0|whiteball|ball|Add1~4_combout ),
	.cout(\d0|whiteball|ball|Add1~5 ));
// synopsys translate_off
defparam \d0|whiteball|ball|Add1~4 .lut_mask = 16'hA50A;
defparam \d0|whiteball|ball|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneii_lcell_comb \d0|whiteball|ball|Add1~6 (
// Equation(s):
// \d0|whiteball|ball|Add1~6_combout  = (\d0|whiteball|ball|x_in [3] & (!\d0|whiteball|ball|Add1~5 )) # (!\d0|whiteball|ball|x_in [3] & ((\d0|whiteball|ball|Add1~5 ) # (GND)))
// \d0|whiteball|ball|Add1~7  = CARRY((!\d0|whiteball|ball|Add1~5 ) # (!\d0|whiteball|ball|x_in [3]))

	.dataa(\d0|whiteball|ball|x_in [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\d0|whiteball|ball|Add1~5 ),
	.combout(\d0|whiteball|ball|Add1~6_combout ),
	.cout(\d0|whiteball|ball|Add1~7 ));
// synopsys translate_off
defparam \d0|whiteball|ball|Add1~6 .lut_mask = 16'h5A5F;
defparam \d0|whiteball|ball|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X26_Y22
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|whiteball|ball|Add1~8_combout ,\d0|whiteball|ball|Add1~6_combout ,
\d0|whiteball|ball|Add1~4_combout ,\d0|whiteball|ball|Add1~2_combout ,\d0|whiteball|ball|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14 .mem_init0 = 2048'h00000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3] = (\VGA|writeEn~1_combout  & (\VGA|user_input_translator|mem_address[13]~16_combout  & (\VGA|user_input_translator|mem_address[12]~14_combout  & 
// !\VGA|user_input_translator|mem_address[14]~18_combout )))

	.dataa(\VGA|writeEn~1_combout ),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3] .lut_mask = 16'h0080;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3] = (\VGA|controller|controller_translator|mem_address[12]~14_combout  & (\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] .lut_mask = 16'h00C0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout  = (\VGA|user_input_translator|mem_address[13]~16_combout  & (\VGA|user_input_translator|mem_address[12]~14_combout  & !\VGA|user_input_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0 .lut_mask = 16'h00C0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y21
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode272w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode272w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode272w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|whiteball|ball|Add1~8_combout ,\d0|whiteball|ball|Add1~6_combout ,
\d0|whiteball|ball|Add1~4_combout ,\d0|whiteball|ball|Add1~2_combout ,\d0|whiteball|ball|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mem_init1 = 2048'h00000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000E4BD0000000000000000000000000000000000012685000000000000000000000000000000000001268500000000000000000000000000000000000125BD0000000000000000000000000000000000012585000000000000000000000000000000000000E4BD000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11 .mem_init0 = 2048'h0000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000247850000000000000000000000000000000000024485000000000000000000000000000000000002389D000000000000000000000000000000000005289500000000000000000000000000000000000528;
// synopsys translate_on

// Location: LCFF_X25_Y21_N11
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [1]));

// Location: LCFF_X25_Y21_N13
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]));

// Location: LCFF_X25_Y21_N5
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [0]));

// Location: LCFF_X25_Y21_N3
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]));

// Location: LCCOMB_X21_Y20_N26
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3] = (\VGA|writeEn~1_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[12]~14_combout  & 
// !\VGA|user_input_translator|mem_address[14]~18_combout )))

	.dataa(\VGA|writeEn~1_combout ),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3] .lut_mask = 16'h0002;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3] = (!\VGA|controller|controller_translator|mem_address[12]~14_combout  & (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] .lut_mask = 16'h0003;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout  = (!\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[12]~14_combout  & !\VGA|user_input_translator|mem_address[14]~18_combout 
// ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0 .lut_mask = 16'h0003;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y21
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|whiteball|ball|Add1~8_combout ,\d0|whiteball|ball|Add1~6_combout ,
\d0|whiteball|ball|Add1~4_combout ,\d0|whiteball|ball|Add1~2_combout ,\d0|whiteball|ball|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mem_init1 = 2048'h00000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000EF39000000000000000000000000000000000000214500000000000000000000000000000000000021710000000000000000000000000000000000002F0D00000000000000000000000000000000000021450000000000000000000000000000000000002F39000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2 .mem_init0 = 2048'h01000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout )) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a5~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 .lut_mask = 16'hE3E0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  & 
// ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout  & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout )))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a8~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a11~portadataout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~0_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 .lut_mask = 16'hCFA0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N7
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [2]));

// Location: LCFF_X25_Y21_N1
cycloneii_lcell_ff \VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA|VideoMemory|auto_generated|altsyncram1|address_reg_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]));

// Location: LCCOMB_X25_Y22_N4
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout )) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & ((\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout )))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a14~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs441w[0]~1_combout ),
	.datac(vcc),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0 .lut_mask = 16'hAACC;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y19
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|whiteball|ball|Add1~8_combout ,\d0|whiteball|ball|Add1~6_combout ,
\d0|whiteball|ball|Add1~4_combout ,\d0|whiteball|ball|Add1~2_combout ,\d0|whiteball|ball|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mem_init1 = 2048'h00000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000EF39000000000000000000000000000000000000214500000000000000000000000000000000000021710000000000000000000000000000000000002F0D00000000000000000000000000000000000021450000000000000000000000000000000000002F39000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1 .mem_init0 = 2048'h01000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ) # 
// ((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & 
// \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a7~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 .lut_mask = 16'hCBC8;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3] = (\VGA|writeEn~1_combout  & (!\VGA|user_input_translator|mem_address[13]~16_combout  & (\VGA|user_input_translator|mem_address[12]~14_combout  & 
// !\VGA|user_input_translator|mem_address[14]~18_combout )))

	.dataa(\VGA|writeEn~1_combout ),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3] .lut_mask = 16'h0020;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3] = (\VGA|controller|controller_translator|mem_address[12]~14_combout  & (!\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] .lut_mask = 16'h000C;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout  = (!\VGA|user_input_translator|mem_address[13]~16_combout  & (\VGA|user_input_translator|mem_address[12]~14_combout  & !\VGA|user_input_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0 .lut_mask = 16'h0030;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y18
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode252w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode252w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode252w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|whiteball|ball|Add1~8_combout ,\d0|whiteball|ball|Add1~6_combout ,
\d0|whiteball|ball|Add1~4_combout ,\d0|whiteball|ball|Add1~2_combout ,\d0|whiteball|ball|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mem_init1 = 2048'h000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000F38C6519000000000000000000000000000000001452952500000000000000000000000000000000F3929705000000000000000000000000000000001452952500000000000000000000000000000000F3CC651900000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4 .mem_init0 = 2048'h00000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ) # 
// ((!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0])))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout  & (((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & 
// \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a10~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 .lut_mask = 16'hBC8C;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|whiteball|ball|Add1~8_combout ,\d0|whiteball|ball|Add1~6_combout ,
\d0|whiteball|ball|Add1~4_combout ,\d0|whiteball|ball|Add1~2_combout ,\d0|whiteball|ball|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13 .mem_init0 = 2048'h00000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & (\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ))

	.dataa(vcc),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs393w[0]~1_combout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a13~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0 .lut_mask = 16'hFC0C;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y20
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode235w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode235w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode235w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|whiteball|ball|Add1~8_combout ,\d0|whiteball|ball|Add1~6_combout ,
\d0|whiteball|ball|Add1~4_combout ,\d0|whiteball|ball|Add1~2_combout ,\d0|whiteball|ball|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2048'h00000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000EF39000000000000000000000000000000000000214500000000000000000000000000000000000021710000000000000000000000000000000000002F0D00000000000000000000000000000000000021450000000000000000000000000000000000002F39000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h01000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & (((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0])))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & ((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & (\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout )) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a3~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [0]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 .lut_mask = 16'hE3E0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3] = (\VGA|writeEn~1_combout  & (\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[12]~14_combout  & 
// !\VGA|user_input_translator|mem_address[14]~18_combout )))

	.dataa(\VGA|writeEn~1_combout ),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3] .lut_mask = 16'h0008;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3] = (!\VGA|controller|controller_translator|mem_address[12]~14_combout  & (\VGA|controller|controller_translator|mem_address[13]~16_combout  & 
// !\VGA|controller|controller_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] .lut_mask = 16'h0030;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout  = (\VGA|user_input_translator|mem_address[13]~16_combout  & (!\VGA|user_input_translator|mem_address[12]~14_combout  & !\VGA|user_input_translator|mem_address[14]~18_combout ))

	.dataa(vcc),
	.datab(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.datac(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.datad(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0 .lut_mask = 16'h000C;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y20
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode262w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode262w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode262w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|whiteball|ball|Add1~8_combout ,\d0|whiteball|ball|Add1~6_combout ,
\d0|whiteball|ball|Add1~4_combout ,\d0|whiteball|ball|Add1~2_combout ,\d0|whiteball|ball|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mem_init1 = 2048'h95000000000000000000000000000000000008909D00000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6 .mem_init0 = 2048'h000000000100000000000000000000000000000000000000010000000000000000000000000000000000004F39000000000000000000000000000000000000414500000000000000000000000000000000000041710000000000000000000000000000000000004F0D0000000000000000000000000000000000004145000000000000000000000000000000000001FF39000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ) # 
// ((!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1])))) # (!\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout  & (((\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1] & 
// \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a9~portadataout ),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [1]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 .lut_mask = 16'hBC8C;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y24
cycloneii_ram_block \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\VGA|VideoMemory|auto_generated|altsyncram1|decode4|w_anode282w [3]),
	.portbaddrstall(gnd),
	.clk0(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.clk1(\CLOCK_50~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|altsyncram1|decode_a|w_anode282w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|altsyncram1|decode_b|w_anode282w[3]~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc}),
	.portbaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\d0|whiteball|ball|Add1~8_combout ,\d0|whiteball|ball|Add1~6_combout ,
\d0|whiteball|ball|Add1~4_combout ,\d0|whiteball|ball|Add1~2_combout ,\d0|whiteball|ball|Add1~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .operation_mode = "bidir_dual_port";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clock = "clock0";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_disable_ce_on_output_registers = "on";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_a_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_byte_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clear = "none";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .ram_block_type = "M4K";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .safe_write = "err_on_2clk";
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12 .mem_init0 = 2048'h00000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000000000000000000001000000000000000000000000000000000000000100000000000000;
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cycloneii_lcell_comb \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout  = (\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & ((\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ))) # 
// (!\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2] & (\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ))

	.dataa(vcc),
	.datab(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|w_mux_outputs345w[0]~1_combout ),
	.datac(\VGA|VideoMemory|auto_generated|altsyncram1|out_address_reg_a [2]),
	.datad(\VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a12~portadataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0 .lut_mask = 16'hFC0C;
defparam \VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PS2_CLK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_CLK));
// synopsys translate_off
defparam \PS2_CLK~I .input_async_reset = "none";
defparam \PS2_CLK~I .input_power_up = "low";
defparam \PS2_CLK~I .input_register_mode = "none";
defparam \PS2_CLK~I .input_sync_reset = "none";
defparam \PS2_CLK~I .oe_async_reset = "none";
defparam \PS2_CLK~I .oe_power_up = "low";
defparam \PS2_CLK~I .oe_register_mode = "none";
defparam \PS2_CLK~I .oe_sync_reset = "none";
defparam \PS2_CLK~I .open_drain_output = "true";
defparam \PS2_CLK~I .operation_mode = "bidir";
defparam \PS2_CLK~I .output_async_reset = "none";
defparam \PS2_CLK~I .output_power_up = "low";
defparam \PS2_CLK~I .output_register_mode = "none";
defparam \PS2_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \PS2_DAT~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_DAT));
// synopsys translate_off
defparam \PS2_DAT~I .input_async_reset = "none";
defparam \PS2_DAT~I .input_power_up = "low";
defparam \PS2_DAT~I .input_register_mode = "none";
defparam \PS2_DAT~I .input_sync_reset = "none";
defparam \PS2_DAT~I .oe_async_reset = "none";
defparam \PS2_DAT~I .oe_power_up = "low";
defparam \PS2_DAT~I .oe_register_mode = "none";
defparam \PS2_DAT~I .oe_sync_reset = "none";
defparam \PS2_DAT~I .open_drain_output = "true";
defparam \PS2_DAT~I .operation_mode = "bidir";
defparam \PS2_DAT~I .output_async_reset = "none";
defparam \PS2_DAT~I .output_power_up = "low";
defparam \PS2_DAT~I .output_register_mode = "none";
defparam \PS2_DAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[0]~I (
	.datain(\hex0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[1]~I (
	.datain(\hex0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[2]~I (
	.datain(\hex0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[3]~I (
	.datain(\hex0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[4]~I (
	.datain(\hex0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[5]~I (
	.datain(\hex0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX0[6]~I (
	.datain(!\hex0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[0]~I (
	.datain(\hex2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[1]~I (
	.datain(\hex2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[2]~I (
	.datain(\hex2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[3]~I (
	.datain(\hex2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[4]~I (
	.datain(\hex2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[5]~I (
	.datain(\hex2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX2[6]~I (
	.datain(!\hex2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX4[0]~I (
	.datain(\hex4|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX4[1]~I (
	.datain(\hex4|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX4[2]~I (
	.datain(\hex4|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX4[3]~I (
	.datain(\hex4|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX4[4]~I (
	.datain(\hex4|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX4[5]~I (
	.datain(\hex4|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX4[6]~I (
	.datain(!\hex4|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX5[0]~I (
	.datain(\hex5|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX5[1]~I (
	.datain(\hex5|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX5[2]~I (
	.datain(\hex5|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX5[3]~I (
	.datain(\hex5|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX5[4]~I (
	.datain(\hex5|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX5[5]~I (
	.datain(\hex5|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \HEX5[6]~I (
	.datain(!\hex5|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[0]~I (
	.datain(\c0|Selector3~1_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "register";
defparam \LEDG[0]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[1]~I (
	.datain(\c0|Selector2~3_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "register";
defparam \LEDG[1]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[2]~I (
	.datain(\c0|Selector1~2_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "register";
defparam \LEDG[2]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[3]~I (
	.datain(\c0|Selector0~1_combout ),
	.oe(vcc),
	.outclk(\CLOCK_50~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(!\KEY~combout [0]),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "register";
defparam \LEDG[3]~I .output_sync_reset = "clear";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_CLK~I (
	.datain(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLK));
// synopsys translate_off
defparam \VGA_CLK~I .input_async_reset = "none";
defparam \VGA_CLK~I .input_power_up = "low";
defparam \VGA_CLK~I .input_register_mode = "none";
defparam \VGA_CLK~I .input_sync_reset = "none";
defparam \VGA_CLK~I .oe_async_reset = "none";
defparam \VGA_CLK~I .oe_power_up = "low";
defparam \VGA_CLK~I .oe_register_mode = "none";
defparam \VGA_CLK~I .oe_sync_reset = "none";
defparam \VGA_CLK~I .operation_mode = "output";
defparam \VGA_CLK~I .output_async_reset = "none";
defparam \VGA_CLK~I .output_power_up = "low";
defparam \VGA_CLK~I .output_register_mode = "none";
defparam \VGA_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_HS~I (
	.datain(\VGA|controller|VGA_HS1~regout ),
	.oe(vcc),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "register";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_VS~I (
	.datain(\VGA|controller|VGA_VS1~regout ),
	.oe(vcc),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "register";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_BLANK~I (
	.datain(\VGA|controller|VGA_BLANK1~regout ),
	.oe(vcc),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK));
// synopsys translate_off
defparam \VGA_BLANK~I .input_async_reset = "none";
defparam \VGA_BLANK~I .input_power_up = "low";
defparam \VGA_BLANK~I .input_register_mode = "none";
defparam \VGA_BLANK~I .input_sync_reset = "none";
defparam \VGA_BLANK~I .oe_async_reset = "none";
defparam \VGA_BLANK~I .oe_power_up = "low";
defparam \VGA_BLANK~I .oe_register_mode = "none";
defparam \VGA_BLANK~I .oe_sync_reset = "none";
defparam \VGA_BLANK~I .operation_mode = "output";
defparam \VGA_BLANK~I .output_async_reset = "none";
defparam \VGA_BLANK~I .output_power_up = "low";
defparam \VGA_BLANK~I .output_register_mode = "register";
defparam \VGA_BLANK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_SYNC~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC));
// synopsys translate_off
defparam \VGA_SYNC~I .input_async_reset = "none";
defparam \VGA_SYNC~I .input_power_up = "low";
defparam \VGA_SYNC~I .input_register_mode = "none";
defparam \VGA_SYNC~I .input_sync_reset = "none";
defparam \VGA_SYNC~I .oe_async_reset = "none";
defparam \VGA_SYNC~I .oe_power_up = "low";
defparam \VGA_SYNC~I .oe_register_mode = "none";
defparam \VGA_SYNC~I .oe_sync_reset = "none";
defparam \VGA_SYNC~I .operation_mode = "output";
defparam \VGA_SYNC~I .output_async_reset = "none";
defparam \VGA_SYNC~I .output_power_up = "low";
defparam \VGA_SYNC~I .output_register_mode = "none";
defparam \VGA_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_R[0]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_R[1]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_R[2]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_R[3]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_R[4]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[4]));
// synopsys translate_off
defparam \VGA_R[4]~I .input_async_reset = "none";
defparam \VGA_R[4]~I .input_power_up = "low";
defparam \VGA_R[4]~I .input_register_mode = "none";
defparam \VGA_R[4]~I .input_sync_reset = "none";
defparam \VGA_R[4]~I .oe_async_reset = "none";
defparam \VGA_R[4]~I .oe_power_up = "low";
defparam \VGA_R[4]~I .oe_register_mode = "none";
defparam \VGA_R[4]~I .oe_sync_reset = "none";
defparam \VGA_R[4]~I .operation_mode = "output";
defparam \VGA_R[4]~I .output_async_reset = "none";
defparam \VGA_R[4]~I .output_power_up = "low";
defparam \VGA_R[4]~I .output_register_mode = "none";
defparam \VGA_R[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_R[5]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[5]));
// synopsys translate_off
defparam \VGA_R[5]~I .input_async_reset = "none";
defparam \VGA_R[5]~I .input_power_up = "low";
defparam \VGA_R[5]~I .input_register_mode = "none";
defparam \VGA_R[5]~I .input_sync_reset = "none";
defparam \VGA_R[5]~I .oe_async_reset = "none";
defparam \VGA_R[5]~I .oe_power_up = "low";
defparam \VGA_R[5]~I .oe_register_mode = "none";
defparam \VGA_R[5]~I .oe_sync_reset = "none";
defparam \VGA_R[5]~I .operation_mode = "output";
defparam \VGA_R[5]~I .output_async_reset = "none";
defparam \VGA_R[5]~I .output_power_up = "low";
defparam \VGA_R[5]~I .output_register_mode = "none";
defparam \VGA_R[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_R[6]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[6]));
// synopsys translate_off
defparam \VGA_R[6]~I .input_async_reset = "none";
defparam \VGA_R[6]~I .input_power_up = "low";
defparam \VGA_R[6]~I .input_register_mode = "none";
defparam \VGA_R[6]~I .input_sync_reset = "none";
defparam \VGA_R[6]~I .oe_async_reset = "none";
defparam \VGA_R[6]~I .oe_power_up = "low";
defparam \VGA_R[6]~I .oe_register_mode = "none";
defparam \VGA_R[6]~I .oe_sync_reset = "none";
defparam \VGA_R[6]~I .operation_mode = "output";
defparam \VGA_R[6]~I .output_async_reset = "none";
defparam \VGA_R[6]~I .output_power_up = "low";
defparam \VGA_R[6]~I .output_register_mode = "none";
defparam \VGA_R[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_R[7]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[7]));
// synopsys translate_off
defparam \VGA_R[7]~I .input_async_reset = "none";
defparam \VGA_R[7]~I .input_power_up = "low";
defparam \VGA_R[7]~I .input_register_mode = "none";
defparam \VGA_R[7]~I .input_sync_reset = "none";
defparam \VGA_R[7]~I .oe_async_reset = "none";
defparam \VGA_R[7]~I .oe_power_up = "low";
defparam \VGA_R[7]~I .oe_register_mode = "none";
defparam \VGA_R[7]~I .oe_sync_reset = "none";
defparam \VGA_R[7]~I .operation_mode = "output";
defparam \VGA_R[7]~I .output_async_reset = "none";
defparam \VGA_R[7]~I .output_power_up = "low";
defparam \VGA_R[7]~I .output_register_mode = "none";
defparam \VGA_R[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_R[8]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[8]));
// synopsys translate_off
defparam \VGA_R[8]~I .input_async_reset = "none";
defparam \VGA_R[8]~I .input_power_up = "low";
defparam \VGA_R[8]~I .input_register_mode = "none";
defparam \VGA_R[8]~I .input_sync_reset = "none";
defparam \VGA_R[8]~I .oe_async_reset = "none";
defparam \VGA_R[8]~I .oe_power_up = "low";
defparam \VGA_R[8]~I .oe_register_mode = "none";
defparam \VGA_R[8]~I .oe_sync_reset = "none";
defparam \VGA_R[8]~I .operation_mode = "output";
defparam \VGA_R[8]~I .output_async_reset = "none";
defparam \VGA_R[8]~I .output_power_up = "low";
defparam \VGA_R[8]~I .output_register_mode = "none";
defparam \VGA_R[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_R[9]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result2w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[9]));
// synopsys translate_off
defparam \VGA_R[9]~I .input_async_reset = "none";
defparam \VGA_R[9]~I .input_power_up = "low";
defparam \VGA_R[9]~I .input_register_mode = "none";
defparam \VGA_R[9]~I .input_sync_reset = "none";
defparam \VGA_R[9]~I .oe_async_reset = "none";
defparam \VGA_R[9]~I .oe_power_up = "low";
defparam \VGA_R[9]~I .oe_register_mode = "none";
defparam \VGA_R[9]~I .oe_sync_reset = "none";
defparam \VGA_R[9]~I .operation_mode = "output";
defparam \VGA_R[9]~I .output_async_reset = "none";
defparam \VGA_R[9]~I .output_power_up = "low";
defparam \VGA_R[9]~I .output_register_mode = "none";
defparam \VGA_R[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_G[0]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_G[1]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_G[2]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_G[3]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_G[4]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[4]));
// synopsys translate_off
defparam \VGA_G[4]~I .input_async_reset = "none";
defparam \VGA_G[4]~I .input_power_up = "low";
defparam \VGA_G[4]~I .input_register_mode = "none";
defparam \VGA_G[4]~I .input_sync_reset = "none";
defparam \VGA_G[4]~I .oe_async_reset = "none";
defparam \VGA_G[4]~I .oe_power_up = "low";
defparam \VGA_G[4]~I .oe_register_mode = "none";
defparam \VGA_G[4]~I .oe_sync_reset = "none";
defparam \VGA_G[4]~I .operation_mode = "output";
defparam \VGA_G[4]~I .output_async_reset = "none";
defparam \VGA_G[4]~I .output_power_up = "low";
defparam \VGA_G[4]~I .output_register_mode = "none";
defparam \VGA_G[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_G[5]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[5]));
// synopsys translate_off
defparam \VGA_G[5]~I .input_async_reset = "none";
defparam \VGA_G[5]~I .input_power_up = "low";
defparam \VGA_G[5]~I .input_register_mode = "none";
defparam \VGA_G[5]~I .input_sync_reset = "none";
defparam \VGA_G[5]~I .oe_async_reset = "none";
defparam \VGA_G[5]~I .oe_power_up = "low";
defparam \VGA_G[5]~I .oe_register_mode = "none";
defparam \VGA_G[5]~I .oe_sync_reset = "none";
defparam \VGA_G[5]~I .operation_mode = "output";
defparam \VGA_G[5]~I .output_async_reset = "none";
defparam \VGA_G[5]~I .output_power_up = "low";
defparam \VGA_G[5]~I .output_register_mode = "none";
defparam \VGA_G[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_G[6]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[6]));
// synopsys translate_off
defparam \VGA_G[6]~I .input_async_reset = "none";
defparam \VGA_G[6]~I .input_power_up = "low";
defparam \VGA_G[6]~I .input_register_mode = "none";
defparam \VGA_G[6]~I .input_sync_reset = "none";
defparam \VGA_G[6]~I .oe_async_reset = "none";
defparam \VGA_G[6]~I .oe_power_up = "low";
defparam \VGA_G[6]~I .oe_register_mode = "none";
defparam \VGA_G[6]~I .oe_sync_reset = "none";
defparam \VGA_G[6]~I .operation_mode = "output";
defparam \VGA_G[6]~I .output_async_reset = "none";
defparam \VGA_G[6]~I .output_power_up = "low";
defparam \VGA_G[6]~I .output_register_mode = "none";
defparam \VGA_G[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_G[7]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[7]));
// synopsys translate_off
defparam \VGA_G[7]~I .input_async_reset = "none";
defparam \VGA_G[7]~I .input_power_up = "low";
defparam \VGA_G[7]~I .input_register_mode = "none";
defparam \VGA_G[7]~I .input_sync_reset = "none";
defparam \VGA_G[7]~I .oe_async_reset = "none";
defparam \VGA_G[7]~I .oe_power_up = "low";
defparam \VGA_G[7]~I .oe_register_mode = "none";
defparam \VGA_G[7]~I .oe_sync_reset = "none";
defparam \VGA_G[7]~I .operation_mode = "output";
defparam \VGA_G[7]~I .output_async_reset = "none";
defparam \VGA_G[7]~I .output_power_up = "low";
defparam \VGA_G[7]~I .output_register_mode = "none";
defparam \VGA_G[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_G[8]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[8]));
// synopsys translate_off
defparam \VGA_G[8]~I .input_async_reset = "none";
defparam \VGA_G[8]~I .input_power_up = "low";
defparam \VGA_G[8]~I .input_register_mode = "none";
defparam \VGA_G[8]~I .input_sync_reset = "none";
defparam \VGA_G[8]~I .oe_async_reset = "none";
defparam \VGA_G[8]~I .oe_power_up = "low";
defparam \VGA_G[8]~I .oe_register_mode = "none";
defparam \VGA_G[8]~I .oe_sync_reset = "none";
defparam \VGA_G[8]~I .operation_mode = "output";
defparam \VGA_G[8]~I .output_async_reset = "none";
defparam \VGA_G[8]~I .output_power_up = "low";
defparam \VGA_G[8]~I .output_register_mode = "none";
defparam \VGA_G[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_G[9]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result1w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[9]));
// synopsys translate_off
defparam \VGA_G[9]~I .input_async_reset = "none";
defparam \VGA_G[9]~I .input_power_up = "low";
defparam \VGA_G[9]~I .input_register_mode = "none";
defparam \VGA_G[9]~I .input_sync_reset = "none";
defparam \VGA_G[9]~I .oe_async_reset = "none";
defparam \VGA_G[9]~I .oe_power_up = "low";
defparam \VGA_G[9]~I .oe_register_mode = "none";
defparam \VGA_G[9]~I .oe_sync_reset = "none";
defparam \VGA_G[9]~I .operation_mode = "output";
defparam \VGA_G[9]~I .output_async_reset = "none";
defparam \VGA_G[9]~I .output_power_up = "low";
defparam \VGA_G[9]~I .output_register_mode = "none";
defparam \VGA_G[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_B[0]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_B[1]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_B[2]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_B[3]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_B[4]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[4]));
// synopsys translate_off
defparam \VGA_B[4]~I .input_async_reset = "none";
defparam \VGA_B[4]~I .input_power_up = "low";
defparam \VGA_B[4]~I .input_register_mode = "none";
defparam \VGA_B[4]~I .input_sync_reset = "none";
defparam \VGA_B[4]~I .oe_async_reset = "none";
defparam \VGA_B[4]~I .oe_power_up = "low";
defparam \VGA_B[4]~I .oe_register_mode = "none";
defparam \VGA_B[4]~I .oe_sync_reset = "none";
defparam \VGA_B[4]~I .operation_mode = "output";
defparam \VGA_B[4]~I .output_async_reset = "none";
defparam \VGA_B[4]~I .output_power_up = "low";
defparam \VGA_B[4]~I .output_register_mode = "none";
defparam \VGA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_B[5]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[5]));
// synopsys translate_off
defparam \VGA_B[5]~I .input_async_reset = "none";
defparam \VGA_B[5]~I .input_power_up = "low";
defparam \VGA_B[5]~I .input_register_mode = "none";
defparam \VGA_B[5]~I .input_sync_reset = "none";
defparam \VGA_B[5]~I .oe_async_reset = "none";
defparam \VGA_B[5]~I .oe_power_up = "low";
defparam \VGA_B[5]~I .oe_register_mode = "none";
defparam \VGA_B[5]~I .oe_sync_reset = "none";
defparam \VGA_B[5]~I .operation_mode = "output";
defparam \VGA_B[5]~I .output_async_reset = "none";
defparam \VGA_B[5]~I .output_power_up = "low";
defparam \VGA_B[5]~I .output_register_mode = "none";
defparam \VGA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_B[6]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[6]));
// synopsys translate_off
defparam \VGA_B[6]~I .input_async_reset = "none";
defparam \VGA_B[6]~I .input_power_up = "low";
defparam \VGA_B[6]~I .input_register_mode = "none";
defparam \VGA_B[6]~I .input_sync_reset = "none";
defparam \VGA_B[6]~I .oe_async_reset = "none";
defparam \VGA_B[6]~I .oe_power_up = "low";
defparam \VGA_B[6]~I .oe_register_mode = "none";
defparam \VGA_B[6]~I .oe_sync_reset = "none";
defparam \VGA_B[6]~I .operation_mode = "output";
defparam \VGA_B[6]~I .output_async_reset = "none";
defparam \VGA_B[6]~I .output_power_up = "low";
defparam \VGA_B[6]~I .output_register_mode = "none";
defparam \VGA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_B[7]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[7]));
// synopsys translate_off
defparam \VGA_B[7]~I .input_async_reset = "none";
defparam \VGA_B[7]~I .input_power_up = "low";
defparam \VGA_B[7]~I .input_register_mode = "none";
defparam \VGA_B[7]~I .input_sync_reset = "none";
defparam \VGA_B[7]~I .oe_async_reset = "none";
defparam \VGA_B[7]~I .oe_power_up = "low";
defparam \VGA_B[7]~I .oe_register_mode = "none";
defparam \VGA_B[7]~I .oe_sync_reset = "none";
defparam \VGA_B[7]~I .operation_mode = "output";
defparam \VGA_B[7]~I .output_async_reset = "none";
defparam \VGA_B[7]~I .output_power_up = "low";
defparam \VGA_B[7]~I .output_register_mode = "none";
defparam \VGA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_B[8]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[8]));
// synopsys translate_off
defparam \VGA_B[8]~I .input_async_reset = "none";
defparam \VGA_B[8]~I .input_power_up = "low";
defparam \VGA_B[8]~I .input_register_mode = "none";
defparam \VGA_B[8]~I .input_sync_reset = "none";
defparam \VGA_B[8]~I .oe_async_reset = "none";
defparam \VGA_B[8]~I .oe_power_up = "low";
defparam \VGA_B[8]~I .oe_register_mode = "none";
defparam \VGA_B[8]~I .oe_sync_reset = "none";
defparam \VGA_B[8]~I .operation_mode = "output";
defparam \VGA_B[8]~I .output_async_reset = "none";
defparam \VGA_B[8]~I .output_power_up = "low";
defparam \VGA_B[8]~I .output_register_mode = "none";
defparam \VGA_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
cycloneii_io \VGA_B[9]~I (
	.datain(\VGA|VideoMemory|auto_generated|altsyncram1|mux5|muxlut_result0w~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[9]));
// synopsys translate_off
defparam \VGA_B[9]~I .input_async_reset = "none";
defparam \VGA_B[9]~I .input_power_up = "low";
defparam \VGA_B[9]~I .input_register_mode = "none";
defparam \VGA_B[9]~I .input_sync_reset = "none";
defparam \VGA_B[9]~I .oe_async_reset = "none";
defparam \VGA_B[9]~I .oe_power_up = "low";
defparam \VGA_B[9]~I .oe_register_mode = "none";
defparam \VGA_B[9]~I .oe_sync_reset = "none";
defparam \VGA_B[9]~I .operation_mode = "output";
defparam \VGA_B[9]~I .output_async_reset = "none";
defparam \VGA_B[9]~I .output_power_up = "low";
defparam \VGA_B[9]~I .output_register_mode = "none";
defparam \VGA_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
