
"C:/lscc/radiant/2024.2/tcltk/windows/bin/tclsh" "e155_project_fpga_impl_1_synthesize.tcl"

synthesis -f C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/impl_1/e155_project_fpga_impl_1_lattice.synproj -logfile e155_project_fpga_impl_1_lattice.srp
synthesis:  version Radiant Software (64-bit) 2024.2.0.3.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Thu Dec  4 12:44:01 2025


Command Line:  C:\lscc\radiant\2024.2\ispfpga\bin\nt64\synthesis.exe -f C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/impl_1/e155_project_fpga_impl_1_lattice.synproj -logfile e155_project_fpga_impl_1_lattice.srp -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine launched.

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.

###################### Device Information ######################
----------------------------------------------------------------
Lattice Family        | iCE40UP
----------------------------------------------------------------
Device                | iCE40UP5K
----------------------------------------------------------------
Package               | SG48
----------------------------------------------------------------
Performance Grade     | High-Performance_1.2V
----------------------------------------------------------------
################################################################

####################### Device Resources #######################
----------------------------------------------------------------
Logic Cells           | 5280
----------------------------------------------------------------
RAM Blocks            | 30
----------------------------------------------------------------
DSP Blocks            | 8
----------------------------------------------------------------
PLLs                  | 1
----------------------------------------------------------------
I/O Pins              | 56
----------------------------------------------------------------
################################################################

Resolving user-selected strategy settings...


###################### Strategy Settings #######################
----------------------------------------------------------------
Optimization Goal     | Area
----------------------------------------------------------------
Top-level Module Name | top
----------------------------------------------------------------
Target Frequency      | 200.000 MHz
----------------------------------------------------------------
Maximum Fanout        | 1000
----------------------------------------------------------------
Timing Path Count     | 3
----------------------------------------------------------------
RAM Read/Write Check  | False
----------------------------------------------------------------
BRAM Utilization      | 100.0%
----------------------------------------------------------------
DSP Usage             | True
----------------------------------------------------------------
DSP Utilization       | 100.0%
----------------------------------------------------------------
FSM Encoding Style    | Auto
----------------------------------------------------------------
Resolve Mixed Drivers | False
----------------------------------------------------------------
Fix Gated Clocks      | True
----------------------------------------------------------------
Mux Style             | Auto
----------------------------------------------------------------
Use Carry Chain       | True
----------------------------------------------------------------
Carry Chain Length    | Infinite
----------------------------------------------------------------
Loop Limit            | 1950
----------------------------------------------------------------
Use I/O Insertion     | True
----------------------------------------------------------------
Use I/O Registers     | True
----------------------------------------------------------------
Resource Sharing      | True
----------------------------------------------------------------
Propagate Constants   | True
----------------------------------------------------------------
Remove Duplicate Reg  | True
----------------------------------------------------------------
Force GSR             | False
----------------------------------------------------------------
ROM Style             | Auto
----------------------------------------------------------------
RAM Style             | Auto
----------------------------------------------------------------
Remove LOC Properties | False
----------------------------------------------------------------
Partition Flow        | False
----------------------------------------------------------------
################################################################


The -comp option is FALSE.
The -syn option is FALSE.

Output HDL filename: e155_project_fpga_impl_1.vm
-path C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga (searchpath added)
-path C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/impl_1 (searchpath added)
-path C:/lscc/radiant/2024.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/source/impl_1/top.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/source/impl_1/led_driver.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/source/impl_1/counter.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/source/impl_1/led_shifter.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/source/impl_1/servo_driver.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/source/impl_1/song_timing.sv
Verilog design file: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/source/impl_1/update_rgb_string.sv
VHDL library: pmi
VHDL design file: C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.vhd
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050

Compiling design...

Analyzing Verilog file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/top.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/led_driver.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/counter.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/led_shifter.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/servo_driver.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/song_timing.sv. VERI-1482
Analyzing Verilog file c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/update_rgb_string.sv. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - The default VHDL library search path is now "C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
INFO <35901018> - c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/top.sv(1): compiling module top. VERI-1018
INFO <35901018> - C:/lscc/radiant/2024.2/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC(CLKHF_DIV=2&apos;b01). VERI-1018
INFO <35901018> - c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/led_shifter.sv(6): compiling module led_shifter. VERI-1018
INFO <35901018> - c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/led_driver.sv(6): compiling module led_driver. VERI-1018
INFO <35901018> - c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/counter.sv(9): compiling module counter. VERI-1018
INFO <35901018> - c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/song_timing.sv(6): compiling module song_timing. VERI-1018
INFO <35901018> - c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/servo_driver.sv(6): compiling module servo_driver. VERI-1018
WARNING <35931002> - c:/users/ekendrick/documents/github/e155-project/e155_project_fpga/source/impl_1/top.sv(20): net reset does not have a driver. VDB-1002
[Parameter Setting Section Start]

	[Parameter Settings for Instance(s): hf_osc]
	(Module: HSOSC)
		CLKHF_DIV                 2'b01

[Parameter Setting Section End]
######## Missing driver on net reset. Patching with GND.



CRITICAL <35001747> - Bit(s) of register driving \servo/high_num[31:0] stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19
CRITICAL <35001747> - Bit(s) of register driving \servo/high_num[31:0] stuck at '0': 18, 17
CRITICAL <35001747> - Bit(s) of register driving \servo/high_num[31:0] stuck at '0': 1, 0
CRITICAL <35001747> - Bit(s) of register driving \servo/low_num[31:0] stuck at '0': 1, 0
CRITICAL <35001747> - Bit(s) of register driving \led_shifter1/state[3:0] stuck at '0': 3
CRITICAL <35001747> - Bit(s) of register \servo/low_num stuck at '0': 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19
CRITICAL <35001748> - Bit(s) of register \servo/low_num stuck at '1': 18
Mapped 1 multiplier(s)


CRITICAL <35001747> - Bit(s) of register driving \led_shifter1/single_led/state[4:0] stuck at '0': 4
CRITICAL <35001747> - Bit(s) of register driving \song_timing1/state[3:0] stuck at '0': 3, 2
CRITICAL <35001747> - Bit(s) of register driving \servo/state[2:0] stuck at '0': 2
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i0 clock is stuck at One. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i31 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i30 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i29 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i28 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i27 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i26 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i25 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i24 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i23 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i22 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i21 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i20 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i19 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i18 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i17 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i16 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i15 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i14 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i13 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i12 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i11 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i10 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i9 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i8 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i7 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i6 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i5 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i2 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i5 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i6 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i7 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i8 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i9 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i10 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i11 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i12 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i13 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i14 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i15 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i16 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i17 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i18 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i19 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i20 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i21 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i22 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i23 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i24 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i25 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i26 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i27 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i28 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i29 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i30 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_low_i31 clock is stuck at Zero. VDB-5040
WARNING <35935040> - Register \led_shifter1/single_led/num_high_i0 clock is stuck at Zero. VDB-5040

################### Begin Area Report (top)######################
Number of register bits => 556 of 5280 (10 % )
CCU2 => 129
FD1P3XZ => 556
HSOSC => 1
IB => 1
LUT4 => 311
MAC16 => 1
OB => 2
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 9

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : led_shifter1/single_led/n1760, loads : 159
  Net : led_shifter1/single_led/n9_c, loads : 157
  Net : led_shifter1/n1945, loads : 152
  Net : led_shifter1/n1974, loads : 146
  Net : song_timing1/n178, loads : 42
  Net : led_shifter1/delay_counter/n174, loads : 40
  Net : servo/n186, loads : 39
  Net : servo/counter_high/n182, loads : 39
  Net : led_shifter1/single_led/n194, loads : 39
  Net : led_shifter1/single_led/n190, loads : 39
################### End Clock Report ##################

################### Begin Constraint Report ######################
Constraint Summary:
  Total number of constraints: 0
  Total number of constraints dropped: 0
###################  End Constraint Report  ######################

Peak Memory Usage: 102 MB

--------------------------------------------------------------
Total CPU Time: 6 secs 
Total REAL Time: 12 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: 22ee7cfd2183eb3188a8bc6e27c4c99c1a20b3c



postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o e155_project_fpga_impl_1_syn.udb e155_project_fpga_impl_1.vm
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2024.2.0.3.0
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o e155_project_fpga_impl_1_syn.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/promote.xml e155_project_fpga_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'e155_project_fpga_impl_1.vm' ...
CPU Time to convert: 0.125
REAL Time to convert: 0
convert PEAK Memory Usage: 43 MB
convert CURRENT Memory Usage: 43 MB
Removing unused logic ...
Starting design annotation....
 
Constraint Summary:
   Total number of constraints: 1
   Total number of constraints dropped: 0
 
Writing output file 'e155_project_fpga_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 47 MB
Checksum -- postsyn: 44089d0e733ac6a2abb208deac177216b38107b



pnmainc -log pnmain "e155_project_fpga_impl_1_map.tcl"
map:  version Radiant Software (64-bit) 2024.2.0.3.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -pdc C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/pins.pdc -i e155_project_fpga_impl_1_syn.udb -o e155_project_fpga_impl_1_map.udb -mp e155_project_fpga_impl_1.mrp -hierrpt -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/promote.xml 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2024.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

WARNING <1026001> - C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/pins.pdc (3) : No port matched &apos;servo_down&apos;.
WARNING <1027013> - No port matched 'servo_down'.
WARNING <1026001> - C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/pins.pdc (3) : Can&apos;t resolve object &apos;servo_down&apos; in constraint &apos;ldc_set_location -site {9} [get_ports servo_down]&apos;.
WARNING <1011001> - Remove invalid constraint 'ldc_set_location -site {9} [get_ports servo_down]'.
Running general design DRC...




Design Summary:
   Number of slice registers: 556 out of  5280 (11%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           719 out of  5280 (14%)
      Number of logic LUT4s:             312
      Number of inserted feedthru LUT4s: 149
      Number of ripple logic:            129 (258 LUT4s)
   Number of IO sites used:   3 out of 39 (8%)
      Number of IO sites used for general PIO: 3
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 3 out of 36 (8%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 3 out of 39 (8%)
   Number of DSPs:             1 out of 8 (13%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk: 445 loads, 445 rising, 0 falling (Driver: Pin hf_osc.osc_inst/CLKHF)
   Number of Clock Enables:  4
      Net VCC_net: 1 loads, 0 SLICEs
      Net led_shifter1.n5: 6 loads, 6 SLICEs
      Net led_shifter1.n1945: 144 loads, 144 SLICEs
      Net led_shifter1.single_led.n1760: 150 loads, 150 SLICEs
   Number of LSRs:  11
      Net song_timing1.n178: 17 loads, 17 SLICEs
      Net song_timing1.n14[0]: 1 loads, 1 SLICEs
      Net servo.n186: 17 loads, 17 SLICEs
      Net servo.counter_high.n182: 17 loads, 17 SLICEs
      Net led_shifter1.n1974: 144 loads, 144 SLICEs
      Net led_shifter1.n1964: 6 loads, 6 SLICEs
      Net led_shifter1.single_led.n9_c: 6 loads, 6 SLICEs
      Net led_shifter1.single_led.n194: 17 loads, 17 SLICEs
      Net led_shifter1.single_led.n190: 17 loads, 17 SLICEs
      Net led_shifter1.single_led.n1962: 1 loads, 1 SLICEs
      Net led_shifter1.delay_counter.n174: 17 loads, 17 SLICEs
   Top 10 highest fanout non-clock nets:
      Net led_shifter1.single_led.n9_c: 151 loads
      Net led_shifter1.single_led.n1760: 150 loads
      Net led_shifter1.n1945: 144 loads
      Net led_shifter1.n1974: 144 loads
      Net VCC_net: 27 loads
      Net led_shifter1.single_led.n190: 17 loads
      Net led_shifter1.single_led.n194: 17 loads
      Net servo.counter_high.n182: 17 loads
      Net servo.n186: 17 loads
      Net song_timing1.n178: 17 loads
Running physical design DRC...

 


   Number of warnings:  4
   Number of criticals: 0
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 5
   Total number of constraints dropped: 1
   Dropped constraint is:
     ldc_set_location -site {9} [get_ports servo_down]


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 78 MB

Checksum -- map: c2c6e1bdda4c26e8826e6be5a85d5128b96f49
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /0 secs 

pnmainc -log pnmain "e155_project_fpga_impl_1_par.tcl"

PAR: Place And Route Radiant Software (64-bit) 2024.2.0.3.0.
PARed on: Thu Dec  4 12:44:32 2025

Command Line: par -w -t 1 -cores 1 -hsp m -exp parPathBased=ON \
	e155_project_fpga_impl_1_map.udb e155_project_fpga_impl_1_par.dir/5_1.udb 

Loading e155_project_fpga_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2024.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V

Constraint Summary
   Total number of constraints: 4
   Total number of constraints dropped: 0

Number of Signals: 1521
Number of Connections: 3476
Device utilization summary:

   SLICE (est.)     387/2640         15% used
     LUT            719/5280         14% used
     REG            556/5280         11% used
   PIO                3/56            5% used
                      3/36            8% bonded
   IOLOGIC            0/56            0% used
   DSP                1/8            13% used
   I2C                0/2             0% used
   HFOSC              1/1           100% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                0/1             0% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   3 out of 3 pins locked (100% locked).

Finished Placer Phase 0 (HIER). CPU time: 0 secs , REAL time: 0 secs 


.................
Finished Placer Phase 0 (AP).  CPU time: 1 secs , REAL time: 0 secs 

Starting Placer Phase 1. CPU time: 1 secs , REAL time: 0 secs 
..  ..
....................

Placer score = 100570.

Device SLICE utilization summary after final SLICE packing:
   SLICE            377/2640         14% used

Finished Placer Phase 1. CPU time: 6 secs , REAL time: 6 secs 

Starting Placer Phase 2.
.

Placer score =  137152
Finished Placer Phase 2.  CPU time: 6 secs , REAL time: 6 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "clk" from comp "hf_osc.osc_inst" on site "HFOSC_R1C32", clk load = 292, ce load = 0, sr load = 0
  PRIMARY "led_shifter1.single_led.n1760" from F1 on comp "led_shifter1.single_led.SLICE_450" on site "R13C7B", clk load = 0, ce load = 79, sr load = 0
  PRIMARY "led_shifter1.n1974" from F1 on comp "led_shifter1.SLICE_525" on site "R14C13A", clk load = 0, ce load = 0, sr load = 72
  PRIMARY "led_shifter1.n1945" from F0 on comp "led_shifter1.SLICE_528" on site "R14C30C", clk load = 0, ce load = 72, sr load = 0

  PRIMARY  : 4 out of 8 (50%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   3 out of 56 (5.4%) I/O sites used.
   3 out of 36 (8.3%) bonded I/O sites used.
   Number of I/O components: 3; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 14 (  0%) | OFF        |            |            |
| 1        | 1 / 14 (  7%) | 3.3V       |            |            |
| 2        | 2 / 8 ( 25%)  | 3.3V       |            |            |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 6 secs , REAL time: 6 secs 


Checksum -- place: 67248e3eb51b5f6323b454b2fe0fa361b2c59aa8
Writing design to file e155_project_fpga_impl_1_par.dir/5_1.udb ...


Start NBR router at 12:44:38 12/04/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
4 global clock signals routed
1319 connections routed (of 3108 total) (42.44%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (4 used out of 8 available):
#0  Signal "led_shifter1.n1974"
       Control loads: 72    out of    72 routed (100.00%)
#1  Signal "led_shifter1.n1945"
       Control loads: 72    out of    72 routed (100.00%)
#4  Signal "clk"
       Clock   loads: 292   out of   292 routed (100.00%)
#5  Signal "led_shifter1.single_led.n1760"
       Control loads: 79    out of    79 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
    TimerIf::skewscore 0

Start NBR section for initial routing at 12:44:39 12/04/25
Level 4, iteration 1
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
23(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 19.540ns/0.000ns; real time: 0 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 12:44:39 12/04/25
Level 4, iteration 1
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 19.540ns/0.000ns; real time: 2 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 19.540ns/0.000ns; real time: 2 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 12:44:40 12/04/25
Changing speed to m;   changing temperature to -40
Changing speed to 6;   changing temperature to 100

Start NBR section for post-routing at 12:44:40 12/04/25

End NBR router with 0 unrouted connection(s)
Changing speed to m;   changing temperature to -40
Changing speed to 6;   changing temperature to 100

Checksum -- route: 2a4c40a3dd5f6faa7bd277777990b8d01f10f3e5

Total CPU time 2 secs 
Total REAL time: 2 secs 
Completely routed.
End of route.  3108 routed (100.00%); 0 unrouted.

Writing design to file e155_project_fpga_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Estimated worst slack<setup/<ns>> = 20.938
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Estimated worst slack<hold/<ns>> = 1.743
PAR_SUMMARY::Timing score<hold/<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Note: user must run 'timing' for timing closure signoff.

Total CPU  Time: 8 secs 
Total REAL Time: 9 secs 
Peak Memory Usage: 145.08 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /10 secs 

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "e155_project_fpga_impl_1.twr" "e155_project_fpga_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt e155_project_fpga_impl_1.twr e155_project_fpga_impl_1.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/promote.xml
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2024.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.05 seconds

Initializing timer
Starting design annotation....
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  292  counted  2745  covered  2731
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 114 MB

 0.938487s wall, 0.796875s user + 0.125000s system = 0.921875s CPU (98.2%)


tmcheck -par "e155_project_fpga_impl_1.par"  

pnmainc -log pnmain "e155_project_fpga_impl_1_bit.tcl"
Loading e155_project_fpga_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/lscc/radiant/2024.2/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V

Constraint Summary
   Total number of constraints: 4
   Total number of constraints dropped: 0

Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2024.2.0.3.0
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/impl_1/e155_project_fpga_impl_1.bin".
Bitstream generation complete!

Total CPU Time: 0 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 126 MB

Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /6 secs 
